-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "10/23/2019 11:20:18"

-- 
-- Device: Altera EP4CE40F23C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	UART_NIOSII IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	reset_reset_n : IN std_logic;
	serial_rxd : IN std_logic;
	serial_txd : OUT std_logic
	);
END UART_NIOSII;

-- Design Ports Information
-- serial_txd	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_reset_n	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- serial_rxd	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF UART_NIOSII IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_reset_reset_n : std_logic;
SIGNAL ww_serial_rxd : std_logic;
SIGNAL ww_serial_txd : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \reset_reset_n~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \clk_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset_reset_n~input_o\ : std_logic;
SIGNAL \reset_reset_n~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller_001|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller_001|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller_001|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller_001|r_sync_rst~q\ : std_logic;
SIGNAL \rst_controller_001|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \memory|wren~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller_001|always2~0_combout\ : std_logic;
SIGNAL \rst_controller_001|r_early_rst~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[35]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir[1]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|always2~0_combout\ : std_logic;
SIGNAL \rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_reset_req~combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[0]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[1]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~54_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_mem8~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_mem16~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_jmp_direct~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \hostpc|cpu|E_valid_from_R~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_valid_from_R~q\ : std_logic;
SIGNAL \hostpc|cpu|R_src1~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[25]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_br_nxt~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_br_cmp~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_br_cmp~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_br_cmp~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_op_rdctl~combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \hostpc|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \serial_rxd~input_o\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|always4~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|rxd_edge~combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~13_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Equal0~2_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~1_cout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~2_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~18_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~3\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~4_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~12_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~5\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~6_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~17_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~7\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~8_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~11_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|always2~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~9\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~10_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~16_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~11\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~12_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~15_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~13\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~14_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~10_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~15\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Add0~16_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~14_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_clk_en~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_clk_en~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|delayed_unxrx_in_processxx3~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|WideOr0~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|WideOr0~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|WideOr0~2_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|break_detect~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|break_detect~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~8_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data~7_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|tx_data[2]~feeder_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[2]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_ld~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_ld~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_translator|end_begintransfer~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|rx_char_ready~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|rx_overrun~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|rx_overrun~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~13_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data~12_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[3]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_mem32~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \hostpc|cpu|d_read~q\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_aligning_data_nxt~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[1]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[4]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[9]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data~15_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~9_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~22\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~23_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~24\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[8]~25_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|Equal0~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|always4~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~10\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~11_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~12\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~13_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~14\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~15_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~16\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~17_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~18\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~19_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~20\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~21_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|Equal0~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|Equal0~2_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_clk_en~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[8]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[28]~45_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data~18_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~19_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[6]~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_alu_force_xor~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_alu_force_xor~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_alu_force_xor~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_alu_force_xor~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[9]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[17]~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|framing_error~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|framing_error~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|framing_error~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|status_reg[8]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_data[8]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[30]~49_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[10]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[13]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[15]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[22]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte2_data[1]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_force_src2_zero~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[4]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_src_imm5_shift_rot~q\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[1]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[1]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[1]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_rot_right~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_rot_right~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_rot_right_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_logical~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[2]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[3]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[20]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte2_data[5]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[25]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[26]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[29]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[29]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~61_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_retaddr~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_retaddr~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_retaddr~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \hostpc|cpu|R_src1~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_invert_arith_src_msb~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \hostpc|cpu|Add1~59_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[31]~35_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[30]~3_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a84\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[20]~45_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[20]~37_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~60_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[28]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~62_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[27]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~63_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[27]~39_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[26]~40_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[26]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~64_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[25]~41_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~65_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[24]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~66_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[23]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~67_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[22]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~68_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[21]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~69_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[21]~45_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~70_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[19]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~71_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[19]~34_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[18]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[15]~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[17]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[17]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[16]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[16]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[14]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[13]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[12]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[11]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[10]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~40\ : std_logic;
SIGNAL \hostpc|cpu|Add1~42\ : std_logic;
SIGNAL \hostpc|cpu|Add1~44\ : std_logic;
SIGNAL \hostpc|cpu|Add1~45_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[10]~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~46\ : std_logic;
SIGNAL \hostpc|cpu|Add1~47_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[11]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~48\ : std_logic;
SIGNAL \hostpc|cpu|Add1~50\ : std_logic;
SIGNAL \hostpc|cpu|Add1~52\ : std_logic;
SIGNAL \hostpc|cpu|Add1~54\ : std_logic;
SIGNAL \hostpc|cpu|Add1~55_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[15]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[15]~31\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[16]~32_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~56\ : std_logic;
SIGNAL \hostpc|cpu|Add1~58\ : std_logic;
SIGNAL \hostpc|cpu|Add1~73\ : std_logic;
SIGNAL \hostpc|cpu|Add1~75\ : std_logic;
SIGNAL \hostpc|cpu|Add1~77\ : std_logic;
SIGNAL \hostpc|cpu|Add1~79\ : std_logic;
SIGNAL \hostpc|cpu|Add1~81\ : std_logic;
SIGNAL \hostpc|cpu|Add1~83\ : std_logic;
SIGNAL \hostpc|cpu|Add1~85\ : std_logic;
SIGNAL \hostpc|cpu|Add1~87\ : std_logic;
SIGNAL \hostpc|cpu|Add1~89\ : std_logic;
SIGNAL \hostpc|cpu|Add1~91\ : std_logic;
SIGNAL \hostpc|cpu|Add1~93\ : std_logic;
SIGNAL \hostpc|cpu|Add1~95\ : std_logic;
SIGNAL \hostpc|cpu|Add1~96_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[31]~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[31]~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_rot~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_op_opx_rsv63~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_rot~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_rot~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_shift_rot~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[31]~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[30]~36_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~94_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[30]~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[30]~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[30]~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[29]~37_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~92_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[29]~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[29]~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[29]~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[28]~38_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[28]~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~90_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[28]~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[28]~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~32_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_mem_byte_en[3]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~88_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[27]~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[27]~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[27]~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[24]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[26]~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~86_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[26]~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[26]~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[25]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[25]~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~84_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[25]~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[25]~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[24]~42_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[24]~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~82_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[24]~22_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[24]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[24]~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[23]~43_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~80_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[23]~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[23]~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[23]~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[22]~44_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[22]~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~78_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[22]~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte2_data[6]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[22]~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[29]~57_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[21]~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~76_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[21]~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[21]~32_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[20]~46_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[20]~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~74_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[20]~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte2_data[4]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[20]~33_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[20]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[19]~47_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte2_data[3]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[19]~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~72_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[19]~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[19]~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[21]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a85\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[21]~43_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[21]~36_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[18]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[18]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~57_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[18]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte2_data[2]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[18]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[3]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[4]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[5]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[5]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[6]~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[7]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[8]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[9]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[10]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[11]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[12]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[13]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[14]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[15]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[16]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[17]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[18]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[19]~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[20]~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[21]~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[22]~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[23]~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[24]~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[25]~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[26]~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[27]~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[28]~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[29]~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[30]~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[31]~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[0]~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_result_nxt[1]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[0]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[0]~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[0]~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[17]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[23]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[23]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte2_data[0]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[16]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~53_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[16]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[16]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[15]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[15]~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_mem_byte_en[1]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[14]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[14]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~49_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[12]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[14]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[14]~7_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[13]~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[13]~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[13]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[14]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[14]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a76\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[12]~29_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[12]~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[12]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[13]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[13]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[13]~8_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[18]~49_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a82\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[18]~39_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \hostpc|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~42_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[18]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~55_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~57_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~58_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \hostpc|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \hostpc|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[18]~40_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[12]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[12]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[12]~9_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[31]~61_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[31]~51_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[31]~52_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[11]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~43_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[11]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[11]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[11]~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[30]~59_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a94\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[30]~50_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[7]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[6]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[4]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[2]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~4_cout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~6\ : std_logic;
SIGNAL \hostpc|cpu|Add1~8\ : std_logic;
SIGNAL \hostpc|cpu|Add1~10\ : std_logic;
SIGNAL \hostpc|cpu|Add1~13\ : std_logic;
SIGNAL \hostpc|cpu|Add1~16\ : std_logic;
SIGNAL \hostpc|cpu|Add1~32\ : std_logic;
SIGNAL \hostpc|cpu|Add1~34\ : std_logic;
SIGNAL \hostpc|cpu|Add1~36\ : std_logic;
SIGNAL \hostpc|cpu|Add1~38\ : std_logic;
SIGNAL \hostpc|cpu|Add1~39_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[7]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[8]~16_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[9]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|control_reg[9]~feeder_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte1_data[1]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[9]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[19]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte2_data[7]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_ld_signed~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \hostpc|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte1_data[0]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[8]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[18]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[29]~47_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[29]~48_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[9]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[9]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[9]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[7]~39_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[7]~4_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~5_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data~4_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[7]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[7]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data[7]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[7]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[7]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[7]~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[12]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[12]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~83_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~77_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~78_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[12]~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[6]~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[6]~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[6]~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[28]~55_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[28]~46_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[8]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~37_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[6]~18_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[5]~31_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a69\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[5]~32_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[5]~22_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data~21_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|tx_shift_empty~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|tx_shift_empty~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~22_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[5]~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[5]~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[5]~20_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|tx_data[5]~feeder_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|pre_txd~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|pre_txd~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|WideOr0~combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|do_load_shifter~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|tx_ready~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|tx_ready~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|tx_overrun~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|tx_overrun~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~16_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[4]~15_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[4]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[4]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[4]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[11]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[11]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[9]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~71_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~72_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[9]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[8]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[8]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[5]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~67_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~68_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~75_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~76_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~32_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~81_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~82_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~73_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~74_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~79_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~80_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~63_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~64_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~69_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~70_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux30~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[3]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[3]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[3]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[27]~53_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[27]~43_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[27]~44_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[1]~32_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_mem_byte_en[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte1_data[2]~6_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a66\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[2]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[2]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[2]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[7]~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~35_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[5]~19_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[1]~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~2_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[1]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[1]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[1]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[10]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[10]~41_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[10]~42_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[10]~34_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[10]~35_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[6]~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~33_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[6]~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[6]~15_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[11]~23_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[11]~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[11]~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[5]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[5]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[5]~16_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[8]~21_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[8]~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[8]~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[8]~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[4]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[4]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[4]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[23]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[23]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[23]~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[22]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a86\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[22]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[22]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[22]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a90\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[26]~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[26]~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[26]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~17_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_dst_regnum[2]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a89\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[25]~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[25]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_dst_regnum[3]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[10]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~41_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[10]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[10]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[24]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[24]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_dst_regnum[2]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src1[0]~33_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_mem_byte_en[2]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~53_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[1]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[8]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[8]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[13]~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \hostpc|cpu|Add1~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[3]~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[4]~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~61_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~62_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[2]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[2]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_dst_regnum[1]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[17]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[17]~51_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[17]~41_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[17]~42_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_dst_regnum[0]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[3]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[3]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[3]~1_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[16]~27_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[16]~28_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[16]~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_op_opx_rsv17~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[2]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~51_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~35_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~36_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[4]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_byteenable[2]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[16]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|src_payload~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[16]~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~65_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~66_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[25]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[0]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_st_data[8]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a73\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[9]~32_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[9]~33_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_op_wrctl~combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \hostpc|cpu|E_wrctl_status~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_ienable_reg[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_bstatus_reg_inst_nxt~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \hostpc|cpu|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|qualified_irq~3_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|qualified_irq~1_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|qualified_irq~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|qualified_irq~2_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|qualified_irq~combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|irq~q\ : std_logic;
SIGNAL \hostpc|cpu|W_ipending_reg_nxt[0]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_control_rd_data[0]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[0]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[0]~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[0]~10_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|rx_data[0]~feeder_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~10_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[0]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_byte0_data_nxt[0]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wr_data[0]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a70\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[6]~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[6]~29_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[2]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[2]~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~44_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[7]~30_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[7]~31_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \hostpc|cpu|E_wrctl_status~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_op_eret~combout\ : std_logic;
SIGNAL \hostpc|cpu|W_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \hostpc|cpu|D_iw[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[5]~24_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \hostpc|cpu|E_src2[11]~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_src2_lo[15]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[15]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[15]~6_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[15]~35_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[15]~36_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[15]~27_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_op_eret~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[16]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[16]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][58]~q\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][58]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_translator|Add0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|WideOr1~combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|i_read~q\ : std_logic;
SIGNAL \hostpc|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_valid~q\ : std_logic;
SIGNAL \hostpc|cpu|R_valid~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_valid~q\ : std_logic;
SIGNAL \hostpc|cpu|E_new_inst~q\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \hostpc|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \hostpc|cpu|d_write~q\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src0_valid~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|saved_grant[0]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[3]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \hostpc|cpu|E_logic_result[17]~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_alu_result[17]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[12]~22_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[12]~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal62~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~59_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~60_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[19]~38_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_src1[15]~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~51_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[13]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[14]~10_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[14]~33_combout\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|ram_block1a78\ : std_logic;
SIGNAL \memory|the_altsyncram|auto_generated|mux2|result_node[14]~34_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[14]~25_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_iw[14]~26_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|Add1~97\ : std_logic;
SIGNAL \hostpc|cpu|Add1~98_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~8_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|Equal127~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_cmp_result~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \hostpc|cpu|Equal0~18_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_br_uncond~q\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[9]~23_combout\ : std_logic;
SIGNAL \hostpc|cpu|F_pc_no_crst_nxt[9]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][76]~q\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][76]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|d_write_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \hostpc|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_stall~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_stall~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_stall~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_stall~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|E_stall~6_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|W_valid~q\ : std_logic;
SIGNAL \hostpc|cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_wr_dst_reg~3_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_wr_dst_reg~4_combout\ : std_logic;
SIGNAL \hostpc|cpu|D_wr_dst_reg~5_combout\ : std_logic;
SIGNAL \hostpc|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \hostpc|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_regs|tx_data[0]~feeder_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|pre_txd~2_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|pre_txd~3_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|pre_txd~q\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|txd~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|txd~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|uart_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hostpc|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \hostpc|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|decode3|w_anode818w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \hostpc|cpu|F_pc\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \hostpc|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \hostpc|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hostpc|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_regs|control_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_regs|tx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm_interconnect_0|uart_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|decode3|w_anode831w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hostpc|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \hostpc|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \hostpc|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memory|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|rsp_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \hostpc|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller_001|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst_controller_001|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_regs|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \hostpc|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \hostpc|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hostpc|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_rx|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_regs|selected_read_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \hostpc|cpu|ALT_INV_D_iw\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \uart|the_UART_NIOSII_uart_tx|ALT_INV_txd~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \rst_controller_001|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ : std_logic;
SIGNAL \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
ww_reset_reset_n <= reset_reset_n;
ww_serial_rxd <= serial_rxd;
serial_txd <= ww_serial_txd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[15]~18_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[14]~17_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[12]~15_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[11]~12_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[9]~5_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[8]~11_combout\ & gnd & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ & 
\mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(48) & \mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & \mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a64~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a65\ <= \memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a66\ <= \memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a67\ <= \memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a35~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a36~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ & 
\mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(48) & \mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & \mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a68~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a69\ <= \memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a70\ <= \memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a71\ <= \memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\(3);

\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \hostpc|cpu|W_rf_wr_data[31]~27_combout\ & \hostpc|cpu|W_rf_wr_data[30]~28_combout\ & 
\hostpc|cpu|W_rf_wr_data[29]~29_combout\ & \hostpc|cpu|W_rf_wr_data[28]~30_combout\ & \hostpc|cpu|W_rf_wr_data[27]~31_combout\ & \hostpc|cpu|W_rf_wr_data[26]~26_combout\ & \hostpc|cpu|W_rf_wr_data[25]~25_combout\ & \hostpc|cpu|W_rf_wr_data[24]~24_combout\
& \hostpc|cpu|W_rf_wr_data[23]~23_combout\ & \hostpc|cpu|W_rf_wr_data[22]~22_combout\ & \hostpc|cpu|W_rf_wr_data[21]~32_combout\ & \hostpc|cpu|W_rf_wr_data[20]~33_combout\ & \hostpc|cpu|W_rf_wr_data[19]~21_combout\ & 
\hostpc|cpu|W_rf_wr_data[18]~8_combout\ & \hostpc|cpu|W_rf_wr_data[17]~9_combout\ & \hostpc|cpu|W_rf_wr_data[16]~10_combout\ & \hostpc|cpu|W_rf_wr_data[15]~11_combout\ & \hostpc|cpu|W_rf_wr_data[14]~12_combout\ & \hostpc|cpu|W_rf_wr_data[13]~13_combout\
& \hostpc|cpu|W_rf_wr_data[12]~14_combout\ & \hostpc|cpu|W_rf_wr_data[11]~15_combout\ & \hostpc|cpu|W_rf_wr_data[10]~16_combout\ & \hostpc|cpu|W_rf_wr_data[9]~0_combout\ & \hostpc|cpu|W_rf_wr_data[8]~17_combout\ & \hostpc|cpu|W_rf_wr_data[7]~18_combout\
& \hostpc|cpu|W_rf_wr_data[6]~19_combout\ & \hostpc|cpu|W_rf_wr_data[5]~20_combout\ & \hostpc|cpu|W_rf_wr_data[4]~7_combout\ & \hostpc|cpu|W_rf_wr_data[3]~6_combout\ & \hostpc|cpu|W_rf_wr_data[2]~2_combout\ & \hostpc|cpu|W_rf_wr_data[1]~1_combout\ & 
\hostpc|cpu|W_rf_wr_data[0]~5_combout\);

\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\hostpc|cpu|R_dst_regnum\(4) & \hostpc|cpu|R_dst_regnum\(3) & \hostpc|cpu|R_dst_regnum\(2) & \hostpc|cpu|R_dst_regnum\(1) & 
\hostpc|cpu|R_dst_regnum\(0));

\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\hostpc|cpu|D_iw\(26) & \hostpc|cpu|D_iw\(25) & \hostpc|cpu|D_iw\(24) & \hostpc|cpu|D_iw\(23) & \hostpc|cpu|D_iw\(22));

\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \hostpc|cpu|W_rf_wr_data[31]~27_combout\ & \hostpc|cpu|W_rf_wr_data[30]~28_combout\ & 
\hostpc|cpu|W_rf_wr_data[29]~29_combout\ & \hostpc|cpu|W_rf_wr_data[28]~30_combout\ & \hostpc|cpu|W_rf_wr_data[27]~31_combout\ & \hostpc|cpu|W_rf_wr_data[26]~26_combout\ & \hostpc|cpu|W_rf_wr_data[25]~25_combout\ & \hostpc|cpu|W_rf_wr_data[24]~24_combout\
& \hostpc|cpu|W_rf_wr_data[23]~23_combout\ & \hostpc|cpu|W_rf_wr_data[22]~22_combout\ & \hostpc|cpu|W_rf_wr_data[21]~32_combout\ & \hostpc|cpu|W_rf_wr_data[20]~33_combout\ & \hostpc|cpu|W_rf_wr_data[19]~21_combout\ & 
\hostpc|cpu|W_rf_wr_data[18]~8_combout\ & \hostpc|cpu|W_rf_wr_data[17]~9_combout\ & \hostpc|cpu|W_rf_wr_data[16]~10_combout\ & \hostpc|cpu|W_rf_wr_data[15]~11_combout\ & \hostpc|cpu|W_rf_wr_data[14]~12_combout\ & \hostpc|cpu|W_rf_wr_data[13]~13_combout\
& \hostpc|cpu|W_rf_wr_data[12]~14_combout\ & \hostpc|cpu|W_rf_wr_data[11]~15_combout\ & \hostpc|cpu|W_rf_wr_data[10]~16_combout\ & \hostpc|cpu|W_rf_wr_data[9]~0_combout\ & \hostpc|cpu|W_rf_wr_data[8]~17_combout\ & \hostpc|cpu|W_rf_wr_data[7]~18_combout\
& \hostpc|cpu|W_rf_wr_data[6]~19_combout\ & \hostpc|cpu|W_rf_wr_data[5]~20_combout\ & \hostpc|cpu|W_rf_wr_data[4]~7_combout\ & \hostpc|cpu|W_rf_wr_data[3]~6_combout\ & \hostpc|cpu|W_rf_wr_data[2]~2_combout\ & \hostpc|cpu|W_rf_wr_data[1]~1_combout\ & 
\hostpc|cpu|W_rf_wr_data[0]~5_combout\);

\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\hostpc|cpu|R_dst_regnum\(4) & \hostpc|cpu|R_dst_regnum\(3) & \hostpc|cpu|R_dst_regnum\(2) & \hostpc|cpu|R_dst_regnum\(1) & 
\hostpc|cpu|R_dst_regnum\(0));

\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\hostpc|cpu|D_iw\(31) & \hostpc|cpu|D_iw\(30) & \hostpc|cpu|D_iw\(29) & \hostpc|cpu|D_iw\(28) & \hostpc|cpu|D_iw\(27));

\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a54~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a55~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ & 
\mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(48) & \mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & \mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a88~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a89\ <= \memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a90\ <= \memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a91\ <= \memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a58~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ & 
\mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(48) & \mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & \mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a72~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a73\ <= \memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a75\ <= \memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a77\ <= \memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a45~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ & 
\mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(48) & \mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & \mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a80~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a85\ <= \memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a86\ <= \memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a87\ <= \memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a44~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a37~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a46~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a47~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a38~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a39~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(32);

\memory|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a42~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ & 
\mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(48) & \mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & \mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(33);

\memory|the_altsyncram|auto_generated|ram_block1a74~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a76\ <= \memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a78\ <= \memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a79\ <= \memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a53~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a52~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a51~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a50~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ & 
\mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(48) & \mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & \mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(34);

\memory|the_altsyncram|auto_generated|ram_block1a81~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a82\ <= \memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a83\ <= \memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a84\ <= \memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a59~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ & \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ & 
\mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

\memory|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(48) & \mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & 
\mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & \mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & 
\mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a92~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);
\memory|the_altsyncram|auto_generated|ram_block1a93\ <= \memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(1);
\memory|the_altsyncram|auto_generated|ram_block1a94\ <= \memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(2);
\memory|the_altsyncram|auto_generated|ram_block1a95\ <= \memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\(3);

\memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a61~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a62~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a63~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\;

\memory|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_001|src_data\(50) & \mm_interconnect_0|cmd_mux_001|src_data\(49) & \mm_interconnect_0|cmd_mux_001|src_data\(48) & 
\mm_interconnect_0|cmd_mux_001|src_data\(47) & \mm_interconnect_0|cmd_mux_001|src_data\(46) & \mm_interconnect_0|cmd_mux_001|src_data\(45) & \mm_interconnect_0|cmd_mux_001|src_data\(44) & \mm_interconnect_0|cmd_mux_001|src_data\(43) & 
\mm_interconnect_0|cmd_mux_001|src_data\(42) & \mm_interconnect_0|cmd_mux_001|src_data\(41) & \mm_interconnect_0|cmd_mux_001|src_data\(40) & \mm_interconnect_0|cmd_mux_001|src_data\(39) & \mm_interconnect_0|cmd_mux_001|src_data\(38));

\memory|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_001|src_data\(35);

\memory|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[26]~10_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[25]~9_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[24]~8_combout\ & gnd & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[23]~7_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[22]~6_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[16]~14_combout\);

\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ <= (
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\);

\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(9);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(10);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(11);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(12);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(13);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(14);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(15);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(16);

\reset_reset_n~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset_reset_n~input_o\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller_001|r_sync_rst~q\);

\rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|r_sync_rst~q\);

\clk_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_clk~input_o\);

\rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|merged_reset~0_combout\);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8);
\hostpc|cpu|ALT_INV_D_iw\(2) <= NOT \hostpc|cpu|D_iw\(2);
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;
\uart|the_UART_NIOSII_uart_tx|ALT_INV_txd~q\ <= NOT \uart|the_UART_NIOSII_uart_tx|txd~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\rst_controller_001|ALT_INV_r_early_rst~q\ <= NOT \rst_controller_001|r_early_rst~q\;
\hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \hostpc|cpu|av_ld_rshift8~1_combout\;
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ <= NOT \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~1_combout\;
\rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \rst_controller|merged_reset~0clkctrl_outclk\;
\rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \rst_controller|r_sync_rst~clkctrl_outclk\;
\rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \rst_controller_001|r_sync_rst~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;

-- Location: IOOBUF_X32_Y43_N30
\serial_txd~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \uart|the_UART_NIOSII_uart_tx|ALT_INV_txd~q\,
	devoe => ww_devoe,
	o => ww_serial_txd);

-- Location: IOOBUF_X0_Y22_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y21_N8
\clk_clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: CLKCTRL_G2
\clk_clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X34_Y27_N0
\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~feeder_combout\);

-- Location: LCCOMB_X29_Y31_N28
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y23_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y23_N15
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y24_N22
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y22_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X22_Y25_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X22_Y25_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X22_Y25_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X22_Y25_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X22_Y25_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X22_Y25_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X22_Y25_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: LCCOMB_X22_Y25_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\);

-- Location: FF_X22_Y25_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X21_Y25_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X21_Y25_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X21_Y25_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X21_Y25_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X21_Y25_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X21_Y25_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X23_Y25_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X23_Y25_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X23_Y25_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X23_Y25_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X23_Y25_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X23_Y25_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X23_Y25_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X23_Y25_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X23_Y25_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X23_Y25_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X23_Y25_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X23_Y25_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X23_Y25_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X23_Y25_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X23_Y25_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X23_Y25_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X23_Y25_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X23_Y25_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X23_Y25_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X23_Y25_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X23_Y25_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X23_Y25_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X23_Y25_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X22_Y25_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X22_Y25_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X25_Y24_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X25_Y24_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X23_Y24_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X23_Y26_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: FF_X23_Y26_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X23_Y26_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X23_Y26_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X23_Y26_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X23_Y26_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: FF_X23_Y26_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X23_Y26_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: FF_X23_Y26_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X23_Y26_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X23_Y26_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X23_Y26_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X23_Y26_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X23_Y26_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X23_Y26_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y26_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X23_Y26_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X23_Y26_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X23_Y26_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X23_Y26_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X23_Y26_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X33_Y28_N16
\mm_interconnect_0|cmd_mux|src_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_valid~0_combout\ = (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_valid~0_combout\);

-- Location: LCCOMB_X33_Y28_N2
\mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ & ((\mm_interconnect_0|cmd_mux|src_valid~0_combout\) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- \mm_interconnect_0|cmd_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	datab => \mm_interconnect_0|cmd_mux|src_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X34_Y28_N20
\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\ & (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\ & \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X34_Y28_N21
\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X35_Y28_N28
\mm_interconnect_0|rsp_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux|src0_valid~0_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\) # 
-- (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X33_Y31_N0
\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~1_combout\ = (\mm_interconnect_0|router|Equal2~2_combout\ & (!\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\ & 
-- !\mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~2_combout\,
	datab => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X33_Y31_N1
\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X33_Y27_N10
\mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCCOMB_X35_Y40_N22
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y21_N15
\reset_reset_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_reset_n,
	o => \reset_reset_n~input_o\);

-- Location: CLKCTRL_G4
\reset_reset_n~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_reset_n~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_reset_n~inputclkctrl_outclk\);

-- Location: FF_X35_Y40_N23
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \reset_reset_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X35_Y40_N21
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \reset_reset_n~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X35_Y40_N26
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X35_Y40_N27
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \reset_reset_n~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X35_Y40_N9
\rst_controller_001|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X35_Y40_N5
\rst_controller_001|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller_001|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X35_Y40_N31
\rst_controller_001|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller_001|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|altera_reset_synchronizer_int_chain\(2));

-- Location: FF_X35_Y40_N19
\rst_controller_001|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|r_sync_rst_chain\(3));

-- Location: LCCOMB_X35_Y40_N10
\rst_controller_001|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|r_sync_rst_chain~1_combout\ = (\rst_controller_001|altera_reset_synchronizer_int_chain\(2) & \rst_controller_001|r_sync_rst_chain\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	datad => \rst_controller_001|r_sync_rst_chain\(3),
	combout => \rst_controller_001|r_sync_rst_chain~1_combout\);

-- Location: FF_X35_Y40_N11
\rst_controller_001|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|r_sync_rst_chain\(2));

-- Location: LCCOMB_X35_Y40_N6
\rst_controller_001|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|r_sync_rst_chain~0_combout\ = (\rst_controller_001|altera_reset_synchronizer_int_chain\(2) & \rst_controller_001|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	datad => \rst_controller_001|r_sync_rst_chain\(2),
	combout => \rst_controller_001|r_sync_rst_chain~0_combout\);

-- Location: FF_X35_Y40_N7
\rst_controller_001|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|r_sync_rst_chain\(1));

-- Location: FF_X35_Y40_N29
\rst_controller_001|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller_001|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X35_Y40_N12
\rst_controller_001|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller_001|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller_001|altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X35_Y40_N13
\rst_controller_001|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X35_Y40_N0
\rst_controller_001|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|WideOr0~0_combout\ = (\rst_controller_001|altera_reset_synchronizer_int_chain\(4)) # ((!\rst_controller_001|r_sync_rst_chain\(1) & \rst_controller_001|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller_001|r_sync_rst_chain\(1),
	datac => \rst_controller_001|r_sync_rst~q\,
	datad => \rst_controller_001|altera_reset_synchronizer_int_chain\(4),
	combout => \rst_controller_001|WideOr0~0_combout\);

-- Location: FF_X35_Y40_N1
\rst_controller_001|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|r_sync_rst~q\);

-- Location: CLKCTRL_G14
\rst_controller_001|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller_001|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller_001|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X33_Y27_N11
\mm_interconnect_0|memory_s1_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X33_Y27_N26
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout\) # ((\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X33_Y27_N27
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X33_Y27_N6
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout\ & \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datac => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout\,
	datad => \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\,
	combout => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X33_Y27_N28
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1)) # (\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\)))) # (!\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X33_Y27_N29
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X33_Y27_N2
\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~1_combout\ = (\mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\ & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- !\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\,
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X34_Y28_N28
\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~0_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\ & 
-- (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|cmd_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X33_Y27_N16
\memory|wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|wren~0_combout\ = ((\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1)) # ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~0_combout\) # (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0)))) # 
-- (!\mm_interconnect_0|cmd_mux_001|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~0_combout\,
	combout => \memory|wren~0_combout\);

-- Location: LCCOMB_X30_Y27_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: LCCOMB_X34_Y30_N22
\mm_interconnect_0|cmd_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~0_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|hbreak_enabled~q\,
	combout => \mm_interconnect_0|cmd_mux|src_payload~0_combout\);

-- Location: FF_X34_Y30_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X30_Y27_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|debugaccess~q\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|debugaccess~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X30_Y27_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X22_Y25_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X22_Y25_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\);

-- Location: FF_X22_Y25_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X25_Y24_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~7_combout\);

-- Location: LCCOMB_X25_Y24_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout\);

-- Location: LCCOMB_X25_Y24_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout\);

-- Location: LCCOMB_X29_Y31_N16
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X25_Y24_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~11_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~10_combout\,
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~12_combout\);

-- Location: FF_X25_Y24_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X22_Y25_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X25_Y24_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\);

-- Location: LCCOMB_X35_Y40_N14
\rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: FF_X35_Y40_N15
\rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X35_Y40_N17
\rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X35_Y40_N24
\rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X35_Y40_N25
\rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X35_Y40_N2
\rst_controller_001|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller_001|always2~0_combout\ = (\rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\rst_controller_001|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller_001|r_sync_rst_chain\(2),
	datad => \rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller_001|always2~0_combout\);

-- Location: FF_X35_Y40_N3
\rst_controller_001|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|r_early_rst~q\);

-- Location: LCCOMB_X32_Y29_N22
\mm_interconnect_0|cmd_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~1_combout\ = (\hostpc|cpu|d_writedata\(0) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(0),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~1_combout\);

-- Location: FF_X32_Y29_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X34_Y27_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ = !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X34_Y27_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: LCCOMB_X23_Y26_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X23_Y26_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X22_Y24_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X23_Y23_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: LCCOMB_X23_Y25_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X23_Y25_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X23_Y25_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: FF_X23_Y25_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X22_Y26_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_uir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_uir~0_combout\);

-- Location: FF_X21_Y28_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\,
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LCCOMB_X23_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~22_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & (\altera_internal_jtag~TDIUTAP\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~22_combout\);

-- Location: LCCOMB_X22_Y24_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X22_Y24_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X23_Y28_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X21_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ = 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X22_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[36]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[36]~21_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ $ 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[36]~21_combout\);

-- Location: FF_X23_Y28_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~22_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(37));

-- Location: LCCOMB_X23_Y28_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~20_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(37) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(37),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X23_Y28_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~20_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(36));

-- Location: LCCOMB_X22_Y28_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[35]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[35]~6_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.100~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.100~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(36),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X22_Y28_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~23_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(35) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(35),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~23_combout\);

-- Location: LCCOMB_X21_Y28_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~24_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~24_combout\);

-- Location: LCCOMB_X22_Y28_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~25_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~23_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~23_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~24_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~25_combout\);

-- Location: FF_X22_Y28_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[35]~6_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~25_combout\,
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(35));

-- Location: LCCOMB_X27_Y26_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[35]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(35),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[35]~feeder_combout\);

-- Location: LCCOMB_X21_Y26_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_udr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_udr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X21_Y26_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X26_Y29_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X26_Y29_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X26_Y29_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X26_Y29_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X26_Y29_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr~q\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_udr~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X26_Y29_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: FF_X27_Y26_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[35]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35));

-- Location: LCCOMB_X28_Y26_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir[1]~feeder_combout\ = 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y26_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_uir~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\);

-- Location: FF_X28_Y26_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X28_Y26_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X28_Y26_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X28_Y26_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X28_Y26_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0) & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|sync2_uir~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X28_Y26_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X28_Y26_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir[1]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(1));

-- Location: FF_X28_Y26_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(0));

-- Location: FF_X28_Y28_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X28_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ = 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(1) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(0) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X27_Y27_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\);

-- Location: LCCOMB_X23_Y28_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(37),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X23_Y28_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37));

-- Location: LCCOMB_X28_Y28_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(1) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(0) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\);

-- Location: LCCOMB_X23_Y28_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(36),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\);

-- Location: FF_X23_Y28_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[36]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36));

-- Location: LCCOMB_X29_Y31_N10
\rst_controller|r_sync_rst_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X29_Y31_N11
\rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X29_Y31_N12
\rst_controller|r_sync_rst_chain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~1_combout\ = (\rst_controller|r_sync_rst_chain\(3) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst_chain\(3),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X29_Y31_N13
\rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(2));

-- Location: FF_X29_Y31_N17
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X29_Y31_N20
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X29_Y31_N21
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X29_Y31_N26
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X29_Y31_N27
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X29_Y31_N22
\rst_controller|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|always2~0_combout\ = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst_chain\(2),
	datac => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|always2~0_combout\);

-- Location: FF_X29_Y31_N23
\rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X29_Y31_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_reset_req\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_reset_req~combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (!\rst_controller|r_early_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_early_rst~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_reset_req~combout\);

-- Location: LCCOMB_X28_Y30_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X28_Y29_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(26))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(26),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: LCCOMB_X28_Y28_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ = 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(1) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(0) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: FF_X28_Y29_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X28_Y29_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(0),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X25_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~16_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(30) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(30),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X25_Y28_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X28_Y30_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X28_Y30_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4) & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: FF_X27_Y27_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(28),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(28));

-- Location: LCCOMB_X28_Y30_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~1_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(28)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(28),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X28_Y30_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4));

-- Location: FF_X39_Y33_N31
\memory|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(51),
	ena => \rst_controller_001|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: LCCOMB_X42_Y33_N12
\memory|the_altsyncram|auto_generated|decode3|w_anode818w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2) = (!\memory|wren~0_combout\ & (!\mm_interconnect_0|cmd_mux_001|src_data\(51) & !\mm_interconnect_0|cmd_mux_001|src_data\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|wren~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|src_data\(51),
	datad => \mm_interconnect_0|cmd_mux_001|src_data\(52),
	combout => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2));

-- Location: LCCOMB_X33_Y26_N20
\mm_interconnect_0|cmd_mux_001|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\hostpc|cpu|d_writedata\(16) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_writedata\(16),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X38_Y32_N16
\hostpc|cpu|F_pc_plus_one[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[0]~0_combout\ = \hostpc|cpu|F_pc\(0) $ (VCC)
-- \hostpc|cpu|F_pc_plus_one[0]~1\ = CARRY(\hostpc|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(0),
	datad => VCC,
	combout => \hostpc|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X37_Y31_N2
\hostpc|cpu|W_status_reg_pie_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (\hostpc|cpu|R_ctrl_break~q\) # (\hostpc|cpu|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|R_ctrl_break~q\,
	datad => \hostpc|cpu|R_ctrl_exception~q\,
	combout => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X38_Y32_N0
\hostpc|cpu|F_pc_no_crst_nxt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[0]~4_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & ((\hostpc|cpu|Add1~9_combout\))) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\hostpc|cpu|F_pc_plus_one[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \hostpc|cpu|F_pc_plus_one[0]~0_combout\,
	datac => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datad => \hostpc|cpu|Add1~9_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[0]~4_combout\);

-- Location: FF_X38_Y32_N1
\hostpc|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(0));

-- Location: LCCOMB_X28_Y32_N16
\mm_interconnect_0|cmd_mux_001|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(38) = (\hostpc|cpu|W_alu_result\(2) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \hostpc|cpu|F_pc\(0))))) # (!\hostpc|cpu|W_alu_result\(2) & 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\hostpc|cpu|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(2),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \hostpc|cpu|F_pc\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: LCCOMB_X27_Y28_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~14_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(28) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(28),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X27_Y28_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X22_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(31),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X22_Y28_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[31]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(31));

-- Location: LCCOMB_X38_Y32_N18
\hostpc|cpu|F_pc_plus_one[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[1]~2_combout\ = (\hostpc|cpu|F_pc\(1) & (!\hostpc|cpu|F_pc_plus_one[0]~1\)) # (!\hostpc|cpu|F_pc\(1) & ((\hostpc|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \hostpc|cpu|F_pc_plus_one[1]~3\ = CARRY((!\hostpc|cpu|F_pc_plus_one[0]~1\) # (!\hostpc|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(1),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[0]~1\,
	combout => \hostpc|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X38_Y32_N2
\hostpc|cpu|F_pc_no_crst_nxt[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[1]~5_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & ((\hostpc|cpu|Add1~12_combout\))) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\hostpc|cpu|F_pc_plus_one[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \hostpc|cpu|F_pc_plus_one[1]~2_combout\,
	datac => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datad => \hostpc|cpu|Add1~12_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[1]~5_combout\);

-- Location: FF_X38_Y32_N3
\hostpc|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[1]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(1));

-- Location: LCCOMB_X38_Y32_N20
\hostpc|cpu|F_pc_plus_one[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[2]~4_combout\ = (\hostpc|cpu|F_pc\(2) & (\hostpc|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\hostpc|cpu|F_pc\(2) & (!\hostpc|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \hostpc|cpu|F_pc_plus_one[2]~5\ = CARRY((\hostpc|cpu|F_pc\(2) & !\hostpc|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(2),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[1]~3\,
	combout => \hostpc|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X38_Y32_N22
\hostpc|cpu|F_pc_plus_one[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[3]~6_combout\ = (\hostpc|cpu|F_pc\(3) & (!\hostpc|cpu|F_pc_plus_one[2]~5\)) # (!\hostpc|cpu|F_pc\(3) & ((\hostpc|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \hostpc|cpu|F_pc_plus_one[3]~7\ = CARRY((!\hostpc|cpu|F_pc_plus_one[2]~5\) # (!\hostpc|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(3),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[2]~5\,
	combout => \hostpc|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X28_Y30_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(5) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(5) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X28_Y30_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(6) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(6) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(6) & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X28_Y30_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~4_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(30)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(30),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X28_Y30_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X28_Y30_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(7) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(7) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X28_Y30_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~5_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(31))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(31),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X28_Y30_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X28_Y29_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(7)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(5),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(7),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X30_Y27_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~q\)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X30_Y27_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[1]~feeder_combout\ = \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: LCCOMB_X27_Y26_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X30_Y29_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|r_sync_rst~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X30_Y29_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X30_Y29_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X30_Y29_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X30_Y29_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(24) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~q\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~q\) # (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(24),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X30_Y29_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X27_Y26_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~54_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(34))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(34),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetlatch~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~54_combout\);

-- Location: LCCOMB_X22_Y28_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\);

-- Location: FF_X27_Y26_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~54_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(33));

-- Location: LCCOMB_X25_Y29_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~17_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(31) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(31),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X25_Y29_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X34_Y29_N30
\hostpc|cpu|D_ctrl_mem8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_mem8~1_combout\ = (\hostpc|cpu|D_ctrl_mem8~0_combout\ & !\hostpc|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	datad => \hostpc|cpu|D_iw\(4),
	combout => \hostpc|cpu|D_ctrl_mem8~1_combout\);

-- Location: LCCOMB_X38_Y28_N10
\hostpc|cpu|D_ctrl_mem16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_mem16~0_combout\ = (\hostpc|cpu|D_iw\(3) & (\hostpc|cpu|D_iw\(0) & ((\hostpc|cpu|D_iw\(2)) # (\hostpc|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|D_ctrl_mem16~0_combout\);

-- Location: LCCOMB_X38_Y27_N22
\hostpc|cpu|D_ctrl_mem16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_mem16~1_combout\ = (!\hostpc|cpu|D_iw\(4) & \hostpc|cpu|D_ctrl_mem16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|D_ctrl_mem16~0_combout\,
	combout => \hostpc|cpu|D_ctrl_mem16~1_combout\);

-- Location: LCCOMB_X37_Y27_N20
\hostpc|cpu|D_ctrl_jmp_direct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_jmp_direct~0_combout\ = (!\hostpc|cpu|D_iw\(5) & !\hostpc|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datac => \hostpc|cpu|D_iw\(4),
	combout => \hostpc|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X38_Y28_N26
\hostpc|cpu|D_ctrl_jmp_direct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_jmp_direct~1_combout\ = (!\hostpc|cpu|D_iw\(3) & (!\hostpc|cpu|D_iw\(1) & (!\hostpc|cpu|D_iw\(2) & \hostpc|cpu|D_ctrl_jmp_direct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(1),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \hostpc|cpu|D_ctrl_jmp_direct~1_combout\);

-- Location: FF_X38_Y28_N27
\hostpc|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_jmp_direct~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X41_Y28_N8
\hostpc|cpu|E_valid_from_R~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_valid_from_R~0_combout\ = (\hostpc|cpu|R_valid~q\) # (\hostpc|cpu|E_stall~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_valid~q\,
	datad => \hostpc|cpu|E_stall~6_combout\,
	combout => \hostpc|cpu|E_valid_from_R~0_combout\);

-- Location: FF_X41_Y28_N9
\hostpc|cpu|E_valid_from_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_valid_from_R~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_valid_from_R~q\);

-- Location: LCCOMB_X39_Y31_N12
\hostpc|cpu|R_src1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1~30_combout\ = (!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datad => \hostpc|cpu|E_valid_from_R~q\,
	combout => \hostpc|cpu|R_src1~30_combout\);

-- Location: LCCOMB_X33_Y30_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~8_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X33_Y30_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(25));

-- Location: FF_X33_Y30_N29
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X33_Y30_N30
\hostpc|cpu|F_iw[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[25]~13_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(25),
	combout => \hostpc|cpu|F_iw[25]~13_combout\);

-- Location: LCCOMB_X39_Y33_N2
\memory|the_altsyncram|auto_generated|decode3|w_anode831w[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2) = (!\memory|wren~0_combout\ & (\mm_interconnect_0|cmd_mux_001|src_data\(51) & !\mm_interconnect_0|cmd_mux_001|src_data\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|wren~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|src_data\(51),
	datad => \mm_interconnect_0|cmd_mux_001|src_data\(52),
	combout => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2));

-- Location: LCCOMB_X39_Y28_N8
\hostpc|cpu|R_ctrl_br_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_ctrl_br_nxt~0_combout\ = (\hostpc|cpu|D_iw\(0)) # ((\hostpc|cpu|D_iw\(4) & (\hostpc|cpu|D_iw\(3) & \hostpc|cpu|D_iw\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_iw\(3),
	datac => \hostpc|cpu|D_iw\(5),
	datad => \hostpc|cpu|D_iw\(0),
	combout => \hostpc|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X39_Y28_N18
\hostpc|cpu|R_ctrl_br_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_ctrl_br_nxt~1_combout\ = (\hostpc|cpu|D_iw\(2) & (\hostpc|cpu|D_iw\(1) & !\hostpc|cpu|R_ctrl_br_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(2),
	datab => \hostpc|cpu|D_iw\(1),
	datac => \hostpc|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \hostpc|cpu|R_ctrl_br_nxt~1_combout\);

-- Location: LCCOMB_X39_Y28_N20
\hostpc|cpu|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~12_combout\ = (\hostpc|cpu|D_iw\(0) & (\hostpc|cpu|D_iw\(3) & (\hostpc|cpu|D_iw\(2) & !\hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(0),
	datab => \hostpc|cpu|D_iw\(3),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~12_combout\);

-- Location: LCCOMB_X38_Y28_N6
\hostpc|cpu|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~11_combout\ = (!\hostpc|cpu|D_iw\(3) & (\hostpc|cpu|D_iw\(0) & (\hostpc|cpu|D_iw\(2) & !\hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~11_combout\);

-- Location: LCCOMB_X39_Y28_N30
\hostpc|cpu|D_ctrl_b_is_dst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_b_is_dst~0_combout\ = (\hostpc|cpu|D_iw\(4) & (((\hostpc|cpu|D_iw\(2)) # (!\hostpc|cpu|D_iw\(3))) # (!\hostpc|cpu|D_iw\(5)))) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|D_iw\(3)) # (\hostpc|cpu|D_iw\(5) $ (\hostpc|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_iw\(5),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(3),
	combout => \hostpc|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X39_Y28_N0
\hostpc|cpu|D_ctrl_b_is_dst~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_b_is_dst~1_combout\ = (\hostpc|cpu|D_iw\(4) & (\hostpc|cpu|D_iw\(3) & ((\hostpc|cpu|D_iw\(5)) # (\hostpc|cpu|D_iw\(2))))) # (!\hostpc|cpu|D_iw\(4) & (\hostpc|cpu|D_iw\(5) & (\hostpc|cpu|D_iw\(2) & !\hostpc|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_iw\(5),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(3),
	combout => \hostpc|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X39_Y28_N2
\hostpc|cpu|D_ctrl_b_is_dst~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_b_is_dst~2_combout\ = (\hostpc|cpu|D_iw\(1) & (\hostpc|cpu|D_iw\(0) & ((!\hostpc|cpu|D_ctrl_b_is_dst~1_combout\) # (!\hostpc|cpu|D_ctrl_b_is_dst~0_combout\)))) # (!\hostpc|cpu|D_iw\(1) & ((\hostpc|cpu|D_ctrl_b_is_dst~0_combout\ & 
-- (!\hostpc|cpu|D_iw\(0))) # (!\hostpc|cpu|D_ctrl_b_is_dst~0_combout\ & ((!\hostpc|cpu|D_ctrl_b_is_dst~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_b_is_dst~0_combout\,
	datab => \hostpc|cpu|D_iw\(1),
	datac => \hostpc|cpu|D_iw\(0),
	datad => \hostpc|cpu|D_ctrl_b_is_dst~1_combout\,
	combout => \hostpc|cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: LCCOMB_X39_Y28_N26
\hostpc|cpu|R_src2_use_imm~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_use_imm~0_combout\ = (\hostpc|cpu|Equal0~11_combout\) # ((\hostpc|cpu|D_ctrl_b_is_dst~2_combout\) # ((!\hostpc|cpu|D_iw\(4) & \hostpc|cpu|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|Equal0~12_combout\,
	datac => \hostpc|cpu|Equal0~11_combout\,
	datad => \hostpc|cpu|D_ctrl_b_is_dst~2_combout\,
	combout => \hostpc|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X37_Y26_N0
\hostpc|cpu|Equal62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~0_combout\ = (!\hostpc|cpu|D_iw\(12) & (!\hostpc|cpu|D_iw\(16) & (!\hostpc|cpu|D_iw\(13) & !\hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~0_combout\);

-- Location: LCCOMB_X37_Y28_N14
\hostpc|cpu|D_ctrl_br_cmp~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_br_cmp~5_combout\ = (\hostpc|cpu|D_iw\(15) & ((\hostpc|cpu|Equal62~0_combout\) # ((\hostpc|cpu|Equal62~1_combout\ & !\hostpc|cpu|D_iw\(14))))) # (!\hostpc|cpu|D_iw\(15) & (\hostpc|cpu|Equal62~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~1_combout\,
	datab => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|Equal62~0_combout\,
	datad => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_ctrl_br_cmp~5_combout\);

-- Location: LCCOMB_X37_Y28_N18
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ = (\hostpc|cpu|D_iw\(14) & !\hostpc|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCCOMB_X37_Y28_N2
\hostpc|cpu|D_ctrl_br_cmp~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_br_cmp~2_combout\ = (\hostpc|cpu|Equal0~6_combout\ & ((\hostpc|cpu|D_ctrl_br_cmp~5_combout\) # ((\hostpc|cpu|Equal62~0_combout\ & \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~0_combout\,
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|D_ctrl_br_cmp~5_combout\,
	datad => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	combout => \hostpc|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCCOMB_X37_Y27_N2
\hostpc|cpu|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~7_combout\ = (\hostpc|cpu|D_iw\(5) & \hostpc|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datac => \hostpc|cpu|D_iw\(4),
	combout => \hostpc|cpu|Equal0~7_combout\);

-- Location: LCCOMB_X38_Y28_N24
\hostpc|cpu|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~5_combout\ = (\hostpc|cpu|D_iw\(3) & (!\hostpc|cpu|D_iw\(0) & (!\hostpc|cpu|D_iw\(2) & !\hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~5_combout\);

-- Location: LCCOMB_X38_Y28_N2
\hostpc|cpu|D_ctrl_br_cmp~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_br_cmp~3_combout\ = (\hostpc|cpu|Equal0~7_combout\ & (!\hostpc|cpu|D_ctrl_jmp_direct~0_combout\ & (\hostpc|cpu|Equal0~3_combout\))) # (!\hostpc|cpu|Equal0~7_combout\ & ((\hostpc|cpu|Equal0~5_combout\) # 
-- ((!\hostpc|cpu|D_ctrl_jmp_direct~0_combout\ & \hostpc|cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~7_combout\,
	datab => \hostpc|cpu|D_ctrl_jmp_direct~0_combout\,
	datac => \hostpc|cpu|Equal0~3_combout\,
	datad => \hostpc|cpu|Equal0~5_combout\,
	combout => \hostpc|cpu|D_ctrl_br_cmp~3_combout\);

-- Location: LCCOMB_X36_Y28_N2
\hostpc|cpu|D_ctrl_br_cmp~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_br_cmp~4_combout\ = (\hostpc|cpu|D_ctrl_br_cmp~2_combout\) # ((\hostpc|cpu|D_ctrl_br_cmp~3_combout\) # (\hostpc|cpu|R_ctrl_br_nxt~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_br_cmp~2_combout\,
	datac => \hostpc|cpu|D_ctrl_br_cmp~3_combout\,
	datad => \hostpc|cpu|R_ctrl_br_nxt~1_combout\,
	combout => \hostpc|cpu|D_ctrl_br_cmp~4_combout\);

-- Location: FF_X36_Y28_N3
\hostpc|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_br_cmp~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X37_Y26_N22
\hostpc|cpu|Equal62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~3_combout\ = (\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_iw\(16) & (\hostpc|cpu|D_iw\(13) & !\hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~3_combout\);

-- Location: LCCOMB_X37_Y29_N26
\hostpc|cpu|D_op_rdctl\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_op_rdctl~combout\ = (\hostpc|cpu|Equal0~2_combout\ & (\hostpc|cpu|Equal62~3_combout\ & (\hostpc|cpu|D_op_eret~0_combout\ & \hostpc|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~2_combout\,
	datab => \hostpc|cpu|Equal62~3_combout\,
	datac => \hostpc|cpu|D_op_eret~0_combout\,
	datad => \hostpc|cpu|Equal0~7_combout\,
	combout => \hostpc|cpu|D_op_rdctl~combout\);

-- Location: FF_X37_Y29_N27
\hostpc|cpu|R_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_op_rdctl~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_rd_ctl_reg~q\);

-- Location: LCCOMB_X36_Y29_N12
\hostpc|cpu|E_alu_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_alu_result~0_combout\ = (\hostpc|cpu|R_ctrl_br_cmp~q\) # (\hostpc|cpu|R_ctrl_rd_ctl_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|R_ctrl_br_cmp~q\,
	datad => \hostpc|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \hostpc|cpu|E_alu_result~0_combout\);

-- Location: FF_X32_Y29_N27
\hostpc|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(1));

-- Location: LCCOMB_X32_Y29_N26
\mm_interconnect_0|cmd_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (\hostpc|cpu|d_writedata\(1) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(1),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: IOIBUF_X29_Y43_N1
\serial_rxd~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_serial_rxd,
	o => \serial_rxd~input_o\);

-- Location: LCCOMB_X30_Y39_N8
\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\ = \serial_rxd~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \serial_rxd~input_o\,
	combout => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X30_Y39_N9
\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X30_Y35_N0
\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|din_s1~q\,
	combout => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X30_Y35_N1
\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X30_Y35_N18
\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\ = \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\);

-- Location: FF_X30_Y35_N19
\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\);

-- Location: LCCOMB_X30_Y35_N10
\uart|the_UART_NIOSII_uart_rx|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|always4~0_combout\ = (!\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0) & (\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\ & 
-- !\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datab => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\,
	datad => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \uart|the_UART_NIOSII_uart_rx|always4~0_combout\);

-- Location: FF_X30_Y35_N11
\uart|the_UART_NIOSII_uart_rx|do_start_rx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|always4~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\);

-- Location: LCCOMB_X30_Y35_N8
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\ = (\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0)) # (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\);

-- Location: LCCOMB_X30_Y35_N26
\uart|the_UART_NIOSII_uart_rx|rxd_edge\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|rxd_edge~combout\ = \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\ $ (\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\,
	datad => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0),
	combout => \uart|the_UART_NIOSII_uart_rx|rxd_edge~combout\);

-- Location: LCCOMB_X30_Y35_N20
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~13_combout\ = (\uart|the_UART_NIOSII_uart_rx|rxd_edge~combout\) # ((!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0) & ((!\uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\) # 
-- (!\uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|rxd_edge~combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0),
	datad => \uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~13_combout\);

-- Location: FF_X30_Y35_N21
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0));

-- Location: LCCOMB_X30_Y35_N16
\uart|the_UART_NIOSII_uart_rx|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Equal0~2_combout\ = (\uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\ & !\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\,
	datad => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0),
	combout => \uart|the_UART_NIOSII_uart_rx|Equal0~2_combout\);

-- Location: LCCOMB_X29_Y35_N0
\uart|the_UART_NIOSII_uart_rx|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Add0~1_cout\ = CARRY(\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0),
	datad => VCC,
	cout => \uart|the_UART_NIOSII_uart_rx|Add0~1_cout\);

-- Location: LCCOMB_X29_Y35_N2
\uart|the_UART_NIOSII_uart_rx|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Add0~2_combout\ = (\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(1) & (\uart|the_UART_NIOSII_uart_rx|Add0~1_cout\ & VCC)) # (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(1) & 
-- (!\uart|the_UART_NIOSII_uart_rx|Add0~1_cout\))
-- \uart|the_UART_NIOSII_uart_rx|Add0~3\ = CARRY((!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(1) & !\uart|the_UART_NIOSII_uart_rx|Add0~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_rx|Add0~1_cout\,
	combout => \uart|the_UART_NIOSII_uart_rx|Add0~2_combout\,
	cout => \uart|the_UART_NIOSII_uart_rx|Add0~3\);

-- Location: LCCOMB_X29_Y35_N20
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~18_combout\ = (\uart|the_UART_NIOSII_uart_rx|always2~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\ $ ((!\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\uart|the_UART_NIOSII_uart_rx|always2~0_combout\ & (((\uart|the_UART_NIOSII_uart_rx|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|always2~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\,
	datac => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart|the_UART_NIOSII_uart_rx|Add0~2_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~18_combout\);

-- Location: FF_X29_Y35_N21
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(1));

-- Location: LCCOMB_X29_Y35_N4
\uart|the_UART_NIOSII_uart_rx|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Add0~4_combout\ = (\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(2) & ((GND) # (!\uart|the_UART_NIOSII_uart_rx|Add0~3\))) # (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(2) & (\uart|the_UART_NIOSII_uart_rx|Add0~3\ $ 
-- (GND)))
-- \uart|the_UART_NIOSII_uart_rx|Add0~5\ = CARRY((\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(2)) # (!\uart|the_UART_NIOSII_uart_rx|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_rx|Add0~3\,
	combout => \uart|the_UART_NIOSII_uart_rx|Add0~4_combout\,
	cout => \uart|the_UART_NIOSII_uart_rx|Add0~5\);

-- Location: LCCOMB_X29_Y35_N18
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~12_combout\ = (!\uart|the_UART_NIOSII_uart_rx|always2~0_combout\ & \uart|the_UART_NIOSII_uart_rx|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|always2~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|Add0~4_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~12_combout\);

-- Location: FF_X29_Y35_N19
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(2));

-- Location: LCCOMB_X29_Y35_N6
\uart|the_UART_NIOSII_uart_rx|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Add0~6_combout\ = (\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(3) & (\uart|the_UART_NIOSII_uart_rx|Add0~5\ & VCC)) # (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(3) & (!\uart|the_UART_NIOSII_uart_rx|Add0~5\))
-- \uart|the_UART_NIOSII_uart_rx|Add0~7\ = CARRY((!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(3) & !\uart|the_UART_NIOSII_uart_rx|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_rx|Add0~5\,
	combout => \uart|the_UART_NIOSII_uart_rx|Add0~6_combout\,
	cout => \uart|the_UART_NIOSII_uart_rx|Add0~7\);

-- Location: LCCOMB_X30_Y35_N24
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~17_combout\ = (\uart|the_UART_NIOSII_uart_rx|Equal0~2_combout\ & (\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0) $ (((\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\))))) # 
-- (!\uart|the_UART_NIOSII_uart_rx|Equal0~2_combout\ & ((\uart|the_UART_NIOSII_uart_rx|Add0~6_combout\) # (\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0) $ (\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datab => \uart|the_UART_NIOSII_uart_rx|Equal0~2_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|Add0~6_combout\,
	datad => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\,
	combout => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~17_combout\);

-- Location: FF_X30_Y35_N25
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(3));

-- Location: LCCOMB_X29_Y35_N8
\uart|the_UART_NIOSII_uart_rx|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Add0~8_combout\ = (\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(4) & ((GND) # (!\uart|the_UART_NIOSII_uart_rx|Add0~7\))) # (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(4) & (\uart|the_UART_NIOSII_uart_rx|Add0~7\ $ 
-- (GND)))
-- \uart|the_UART_NIOSII_uart_rx|Add0~9\ = CARRY((\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(4)) # (!\uart|the_UART_NIOSII_uart_rx|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_rx|Add0~7\,
	combout => \uart|the_UART_NIOSII_uart_rx|Add0~8_combout\,
	cout => \uart|the_UART_NIOSII_uart_rx|Add0~9\);

-- Location: LCCOMB_X29_Y35_N24
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~11_combout\ = (\uart|the_UART_NIOSII_uart_rx|always2~0_combout\) # (\uart|the_UART_NIOSII_uart_rx|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|always2~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|Add0~8_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~11_combout\);

-- Location: FF_X29_Y35_N25
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(4));

-- Location: LCCOMB_X29_Y35_N30
\uart|the_UART_NIOSII_uart_rx|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\ = (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(4) & (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(2) & (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(1) & 
-- !\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(4),
	datab => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(2),
	datac => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(1),
	datad => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(3),
	combout => \uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y35_N30
\uart|the_UART_NIOSII_uart_rx|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|always2~0_combout\ = (\uart|the_UART_NIOSII_uart_rx|rxd_edge~combout\) # ((\uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\ & 
-- !\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|rxd_edge~combout\,
	datad => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0),
	combout => \uart|the_UART_NIOSII_uart_rx|always2~0_combout\);

-- Location: LCCOMB_X29_Y35_N10
\uart|the_UART_NIOSII_uart_rx|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Add0~10_combout\ = (\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(5) & (\uart|the_UART_NIOSII_uart_rx|Add0~9\ & VCC)) # (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(5) & (!\uart|the_UART_NIOSII_uart_rx|Add0~9\))
-- \uart|the_UART_NIOSII_uart_rx|Add0~11\ = CARRY((!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(5) & !\uart|the_UART_NIOSII_uart_rx|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_rx|Add0~9\,
	combout => \uart|the_UART_NIOSII_uart_rx|Add0~10_combout\,
	cout => \uart|the_UART_NIOSII_uart_rx|Add0~11\);

-- Location: LCCOMB_X29_Y35_N22
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~16_combout\ = (\uart|the_UART_NIOSII_uart_rx|always2~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\ $ ((!\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\uart|the_UART_NIOSII_uart_rx|always2~0_combout\ & (((\uart|the_UART_NIOSII_uart_rx|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|always2~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\,
	datac => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart|the_UART_NIOSII_uart_rx|Add0~10_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~16_combout\);

-- Location: FF_X29_Y35_N23
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(5));

-- Location: LCCOMB_X29_Y35_N12
\uart|the_UART_NIOSII_uart_rx|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Add0~12_combout\ = (\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(6) & ((GND) # (!\uart|the_UART_NIOSII_uart_rx|Add0~11\))) # (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(6) & (\uart|the_UART_NIOSII_uart_rx|Add0~11\ 
-- $ (GND)))
-- \uart|the_UART_NIOSII_uart_rx|Add0~13\ = CARRY((\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(6)) # (!\uart|the_UART_NIOSII_uart_rx|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_rx|Add0~11\,
	combout => \uart|the_UART_NIOSII_uart_rx|Add0~12_combout\,
	cout => \uart|the_UART_NIOSII_uart_rx|Add0~13\);

-- Location: LCCOMB_X30_Y35_N4
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~15_combout\ = (\uart|the_UART_NIOSII_uart_rx|Add0~12_combout\ & ((\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0) $ (\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\)) # 
-- (!\uart|the_UART_NIOSII_uart_rx|Equal0~2_combout\))) # (!\uart|the_UART_NIOSII_uart_rx|Add0~12_combout\ & ((\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0) $ (\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|Add0~12_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|Equal0~2_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\,
	combout => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~15_combout\);

-- Location: FF_X30_Y35_N5
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(6));

-- Location: LCCOMB_X29_Y35_N14
\uart|the_UART_NIOSII_uart_rx|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Add0~14_combout\ = (\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(7) & (\uart|the_UART_NIOSII_uart_rx|Add0~13\ & VCC)) # (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(7) & (!\uart|the_UART_NIOSII_uart_rx|Add0~13\))
-- \uart|the_UART_NIOSII_uart_rx|Add0~15\ = CARRY((!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(7) & !\uart|the_UART_NIOSII_uart_rx|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(7),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_rx|Add0~13\,
	combout => \uart|the_UART_NIOSII_uart_rx|Add0~14_combout\,
	cout => \uart|the_UART_NIOSII_uart_rx|Add0~15\);

-- Location: LCCOMB_X29_Y35_N28
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~10_combout\ = (\uart|the_UART_NIOSII_uart_rx|always2~0_combout\) # (\uart|the_UART_NIOSII_uart_rx|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|always2~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|Add0~14_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~10_combout\);

-- Location: FF_X29_Y35_N29
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(7));

-- Location: LCCOMB_X29_Y35_N16
\uart|the_UART_NIOSII_uart_rx|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Add0~16_combout\ = \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(8) $ (\uart|the_UART_NIOSII_uart_rx|Add0~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(8),
	cin => \uart|the_UART_NIOSII_uart_rx|Add0~15\,
	combout => \uart|the_UART_NIOSII_uart_rx|Add0~16_combout\);

-- Location: LCCOMB_X29_Y35_N26
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~14_combout\ = (\uart|the_UART_NIOSII_uart_rx|always2~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\ $ ((!\uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0))))) # 
-- (!\uart|the_UART_NIOSII_uart_rx|always2~0_combout\ & (((\uart|the_UART_NIOSII_uart_rx|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|always2~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|delayed_unxsync_rxdxx1~q\,
	datac => \uart|the_UART_NIOSII_uart_rx|the_altera_std_synchronizer|dreg\(0),
	datad => \uart|the_UART_NIOSII_uart_rx|Add0~16_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~14_combout\);

-- Location: FF_X29_Y35_N27
\uart|the_UART_NIOSII_uart_rx|baud_rate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(8));

-- Location: LCCOMB_X30_Y35_N6
\uart|the_UART_NIOSII_uart_rx|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\ = (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(8) & (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(7) & (!\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(6) & 
-- !\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(8),
	datab => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(7),
	datac => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(6),
	datad => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(5),
	combout => \uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y35_N12
\uart|the_UART_NIOSII_uart_rx|baud_clk_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|baud_clk_en~0_combout\ = (\uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\ & (!\uart|the_UART_NIOSII_uart_rx|rxd_edge~combout\ & 
-- !\uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|Equal0~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|Equal0~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|rxd_edge~combout\,
	datad => \uart|the_UART_NIOSII_uart_rx|baud_rate_counter\(0),
	combout => \uart|the_UART_NIOSII_uart_rx|baud_clk_en~0_combout\);

-- Location: FF_X30_Y35_N13
\uart|the_UART_NIOSII_uart_rx|baud_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|baud_clk_en~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|baud_clk_en~q\);

-- Location: LCCOMB_X30_Y35_N14
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\ = (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\) # ((\uart|the_UART_NIOSII_uart_rx|baud_clk_en~q\ & 
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|baud_clk_en~q\,
	datab => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\);

-- Location: FF_X30_Y35_N9
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[9]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9));

-- Location: LCCOMB_X30_Y33_N22
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\ = (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datac => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\);

-- Location: FF_X30_Y33_N23
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[8]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8));

-- Location: LCCOMB_X30_Y33_N0
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\ = (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\) # (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	datac => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\);

-- Location: FF_X30_Y33_N1
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[7]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7));

-- Location: LCCOMB_X30_Y33_N20
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\ = (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\) # (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	datad => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\);

-- Location: FF_X30_Y33_N21
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[6]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6));

-- Location: LCCOMB_X30_Y33_N14
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\ = (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6)) # (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	datac => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\);

-- Location: FF_X30_Y33_N15
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[5]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5));

-- Location: LCCOMB_X30_Y33_N16
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\ = (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\) # (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	datac => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\);

-- Location: FF_X30_Y33_N17
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[4]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4));

-- Location: LCCOMB_X30_Y33_N2
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\ = (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\) # (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	datad => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\);

-- Location: FF_X30_Y33_N3
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[3]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3));

-- Location: LCCOMB_X30_Y33_N30
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\ = (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\) # (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	datac => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\);

-- Location: FF_X30_Y33_N31
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[2]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2));

-- Location: LCCOMB_X30_Y33_N8
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\ = (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\) # (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	datac => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\);

-- Location: FF_X30_Y33_N9
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[1]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1));

-- Location: LCCOMB_X30_Y33_N18
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\ = (\uart|the_UART_NIOSII_uart_rx|do_start_rx~q\) # (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|do_start_rx~q\,
	datac => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\);

-- Location: FF_X30_Y33_N19
\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0));

-- Location: FF_X30_Y33_N25
\uart|the_UART_NIOSII_uart_rx|delayed_unxrx_in_processxx3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|delayed_unxrx_in_processxx3~q\);

-- Location: LCCOMB_X30_Y33_N28
\uart|the_UART_NIOSII_uart_rx|got_new_char\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\ = (\uart|the_UART_NIOSII_uart_rx|delayed_unxrx_in_processxx3~q\ & !\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_rx|delayed_unxrx_in_processxx3~q\,
	datad => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\);

-- Location: LCCOMB_X30_Y33_N10
\uart|the_UART_NIOSII_uart_rx|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|WideOr0~0_combout\ = (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9)) # ((\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7)) # 
-- ((\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)) # (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datab => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	datac => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	datad => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	combout => \uart|the_UART_NIOSII_uart_rx|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y33_N12
\uart|the_UART_NIOSII_uart_rx|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|WideOr0~1_combout\ = (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3)) # ((\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6)) # 
-- ((\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5)) # (\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	datab => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	datac => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	datad => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	combout => \uart|the_UART_NIOSII_uart_rx|WideOr0~1_combout\);

-- Location: LCCOMB_X30_Y33_N26
\uart|the_UART_NIOSII_uart_rx|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|WideOr0~2_combout\ = (\uart|the_UART_NIOSII_uart_rx|WideOr0~0_combout\) # ((\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)) # 
-- ((\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2)) # (\uart|the_UART_NIOSII_uart_rx|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|WideOr0~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	datac => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	datad => \uart|the_UART_NIOSII_uart_rx|WideOr0~1_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|WideOr0~2_combout\);

-- Location: LCCOMB_X35_Y31_N6
\uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\ = (!\mm_interconnect_0|uart_s1_translator|wait_latency_counter\(1) & (!\mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\ & \hostpc|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|wait_latency_counter\(1),
	datac => \mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\,
	datad => \hostpc|cpu|d_write~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\);

-- Location: LCCOMB_X33_Y33_N2
\uart|the_UART_NIOSII_uart_regs|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ = (\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|W_alu_result\(2) & !\hostpc|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datac => \hostpc|cpu|W_alu_result\(2),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\);

-- Location: LCCOMB_X32_Y31_N0
\uart|the_UART_NIOSII_uart_regs|status_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\ = (\uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\ & (\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ & 
-- \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\,
	datad => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\);

-- Location: LCCOMB_X32_Y31_N2
\uart|the_UART_NIOSII_uart_rx|break_detect~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|break_detect~0_combout\ = (!\uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\ & ((\uart|the_UART_NIOSII_uart_rx|break_detect~q\) # ((\uart|the_UART_NIOSII_uart_rx|got_new_char~combout\ & 
-- !\uart|the_UART_NIOSII_uart_rx|WideOr0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|WideOr0~2_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|break_detect~q\,
	datad => \uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|break_detect~0_combout\);

-- Location: FF_X32_Y31_N3
\uart|the_UART_NIOSII_uart_rx|break_detect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|break_detect~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|break_detect~q\);

-- Location: LCCOMB_X33_Y33_N26
\uart|the_UART_NIOSII_uart_regs|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ = (\hostpc|cpu|W_alu_result\(3) & (\hostpc|cpu|W_alu_result\(2) & !\hostpc|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datac => \hostpc|cpu|W_alu_result\(2),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\);

-- Location: FF_X32_Y29_N17
\hostpc|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(2));

-- Location: LCCOMB_X32_Y31_N26
\uart|the_UART_NIOSII_uart_regs|control_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\ = (\uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\ & (\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & 
-- \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\,
	datad => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\);

-- Location: FF_X32_Y32_N3
\uart|the_UART_NIOSII_uart_regs|control_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(2));

-- Location: LCCOMB_X32_Y32_N2
\uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~8_combout\ = (\uart|the_UART_NIOSII_uart_rx|break_detect~q\ & ((\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\) # ((\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & 
-- \uart|the_UART_NIOSII_uart_regs|control_reg\(2))))) # (!\uart|the_UART_NIOSII_uart_rx|break_detect~q\ & (\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_regs|control_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|break_detect~q\,
	datab => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(2),
	datad => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~8_combout\);

-- Location: FF_X33_Y33_N29
\uart|the_UART_NIOSII_uart_rx|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_data\(2));

-- Location: LCCOMB_X33_Y33_N28
\uart|the_UART_NIOSII_uart_regs|selected_read_data~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data~7_combout\ = (!\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|W_alu_result\(2) & (\uart|the_UART_NIOSII_uart_rx|rx_data\(2) & !\hostpc|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datab => \hostpc|cpu|W_alu_result\(2),
	datac => \uart|the_UART_NIOSII_uart_rx|rx_data\(2),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data~7_combout\);

-- Location: LCCOMB_X33_Y33_N0
\uart|the_UART_NIOSII_uart_regs|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\ = (!\hostpc|cpu|W_alu_result\(3) & (\hostpc|cpu|W_alu_result\(2) & !\hostpc|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datac => \hostpc|cpu|W_alu_result\(2),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\);

-- Location: LCCOMB_X32_Y33_N20
\uart|the_UART_NIOSII_uart_regs|tx_data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|tx_data[2]~feeder_combout\ = \hostpc|cpu|d_writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|d_writedata\(2),
	combout => \uart|the_UART_NIOSII_uart_regs|tx_data[2]~feeder_combout\);

-- Location: LCCOMB_X32_Y31_N18
\uart|the_UART_NIOSII_uart_regs|tx_wr_strobe\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\ = (\uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\ & (\uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\ & 
-- \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\,
	datad => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\);

-- Location: FF_X32_Y33_N21
\uart|the_UART_NIOSII_uart_regs|tx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|tx_data[2]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|tx_data\(2));

-- Location: LCCOMB_X32_Y33_N14
\uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~9_combout\ = (\uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~8_combout\) # ((\uart|the_UART_NIOSII_uart_regs|selected_read_data~7_combout\) # ((\uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\ 
-- & \uart|the_UART_NIOSII_uart_regs|tx_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~8_combout\,
	datab => \uart|the_UART_NIOSII_uart_regs|selected_read_data~7_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\,
	datad => \uart|the_UART_NIOSII_uart_regs|tx_data\(2),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~9_combout\);

-- Location: FF_X32_Y33_N15
\uart|the_UART_NIOSII_uart_regs|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data[2]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(2));

-- Location: FF_X32_Y33_N3
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X32_Y33_N2
\hostpc|cpu|av_ld_byte0_data_nxt[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[2]~6_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(2),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[2]~6_combout\);

-- Location: LCCOMB_X41_Y28_N6
\hostpc|cpu|D_ctrl_ld~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_ld~2_combout\ = (!\hostpc|cpu|D_iw\(2) & (!\hostpc|cpu|D_iw\(4) & \hostpc|cpu|D_iw\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(2),
	datac => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|D_ctrl_ld~2_combout\);

-- Location: LCCOMB_X41_Y28_N10
\hostpc|cpu|D_ctrl_ld_signed~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_ld_signed~0_combout\ = (\hostpc|cpu|D_iw\(0) & (\hostpc|cpu|D_iw\(1) & ((!\hostpc|cpu|D_iw\(4)) # (!\hostpc|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: LCCOMB_X41_Y28_N12
\hostpc|cpu|D_ctrl_ld~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_ld~3_combout\ = (\hostpc|cpu|D_ctrl_ld~2_combout\ & ((\hostpc|cpu|D_iw\(0)) # ((\hostpc|cpu|D_iw\(2) & \hostpc|cpu|D_ctrl_ld_signed~0_combout\)))) # (!\hostpc|cpu|D_ctrl_ld~2_combout\ & (((\hostpc|cpu|D_iw\(2) & 
-- \hostpc|cpu|D_ctrl_ld_signed~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_ld~2_combout\,
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \hostpc|cpu|D_ctrl_ld~3_combout\);

-- Location: FF_X41_Y28_N13
\hostpc|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_ld~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X33_Y33_N4
\uart|the_UART_NIOSII_uart_regs|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|Equal1~0_combout\ = (!\hostpc|cpu|W_alu_result\(3) & !\hostpc|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datac => \hostpc|cpu|W_alu_result\(2),
	combout => \uart|the_UART_NIOSII_uart_regs|Equal1~0_combout\);

-- Location: LCCOMB_X32_Y31_N28
\mm_interconnect_0|uart_s1_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_translator|end_begintransfer~0_combout\ = (\mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\ & ((\mm_interconnect_0|uart_s1_translator|end_begintransfer~q\) # 
-- ((\mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\ & \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\,
	datab => \mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\,
	datac => \mm_interconnect_0|uart_s1_translator|end_begintransfer~q\,
	datad => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\,
	combout => \mm_interconnect_0|uart_s1_translator|end_begintransfer~0_combout\);

-- Location: FF_X32_Y31_N29
\mm_interconnect_0|uart_s1_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_s1_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|end_begintransfer~q\);

-- Location: LCCOMB_X32_Y31_N10
\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~1_combout\ = (\uart|the_UART_NIOSII_uart_regs|Equal1~0_combout\ & (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\ & (!\hostpc|cpu|W_alu_result\(4) & 
-- !\mm_interconnect_0|uart_s1_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|Equal1~0_combout\,
	datab => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \hostpc|cpu|W_alu_result\(4),
	datad => \mm_interconnect_0|uart_s1_translator|end_begintransfer~q\,
	combout => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~1_combout\);

-- Location: LCCOMB_X32_Y31_N4
\uart|the_UART_NIOSII_uart_rx|rx_char_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|rx_char_ready~0_combout\ = (\uart|the_UART_NIOSII_uart_rx|got_new_char~combout\ & (((!\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~1_combout\)) # (!\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\))) # 
-- (!\uart|the_UART_NIOSII_uart_rx|got_new_char~combout\ & (\uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\ & ((!\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~1_combout\) # (!\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\,
	datad => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~1_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|rx_char_ready~0_combout\);

-- Location: FF_X32_Y31_N5
\uart|the_UART_NIOSII_uart_rx|rx_char_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|rx_char_ready~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\);

-- Location: LCCOMB_X32_Y32_N14
\uart|the_UART_NIOSII_uart_rx|rx_overrun~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|rx_overrun~0_combout\ = (!\uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\ & ((\uart|the_UART_NIOSII_uart_rx|rx_overrun~q\) # ((\uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\ & 
-- \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\,
	datab => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|rx_overrun~q\,
	datad => \uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|rx_overrun~0_combout\);

-- Location: FF_X32_Y32_N15
\uart|the_UART_NIOSII_uart_rx|rx_overrun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|rx_overrun~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_overrun~q\);

-- Location: FF_X33_Y28_N11
\hostpc|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(3));

-- Location: FF_X32_Y32_N17
\uart|the_UART_NIOSII_uart_regs|control_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(3));

-- Location: LCCOMB_X32_Y32_N16
\uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~13_combout\ = (\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & ((\uart|the_UART_NIOSII_uart_regs|control_reg\(3)) # ((\uart|the_UART_NIOSII_uart_rx|rx_overrun~q\ & 
-- \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\)))) # (!\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|rx_overrun~q\ & ((\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|rx_overrun~q\,
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(3),
	datad => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~13_combout\);

-- Location: FF_X33_Y33_N21
\uart|the_UART_NIOSII_uart_rx|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_data\(3));

-- Location: LCCOMB_X33_Y33_N20
\uart|the_UART_NIOSII_uart_regs|selected_read_data~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data~12_combout\ = (!\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|W_alu_result\(2) & (\uart|the_UART_NIOSII_uart_rx|rx_data\(3) & !\hostpc|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datab => \hostpc|cpu|W_alu_result\(2),
	datac => \uart|the_UART_NIOSII_uart_rx|rx_data\(3),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data~12_combout\);

-- Location: FF_X32_Y33_N17
\uart|the_UART_NIOSII_uart_regs|tx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|tx_data\(3));

-- Location: LCCOMB_X32_Y33_N4
\uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~14_combout\ = (\uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~13_combout\) # ((\uart|the_UART_NIOSII_uart_regs|selected_read_data~12_combout\) # 
-- ((\uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\ & \uart|the_UART_NIOSII_uart_regs|tx_data\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~13_combout\,
	datab => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|selected_read_data~12_combout\,
	datad => \uart|the_UART_NIOSII_uart_regs|tx_data\(3),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~14_combout\);

-- Location: FF_X32_Y33_N5
\uart|the_UART_NIOSII_uart_regs|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data[3]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(3));

-- Location: FF_X32_Y33_N11
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X32_Y33_N10
\hostpc|cpu|av_ld_byte0_data_nxt[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[3]~12_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(3),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[3]~12_combout\);

-- Location: LCCOMB_X35_Y27_N2
\hostpc|cpu|D_ctrl_mem32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_mem32~0_combout\ = (\hostpc|cpu|D_iw\(0) & (!\hostpc|cpu|D_iw\(3) & (\hostpc|cpu|D_iw\(4) & \hostpc|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(0),
	datab => \hostpc|cpu|D_iw\(3),
	datac => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|D_iw\(2),
	combout => \hostpc|cpu|D_ctrl_mem32~0_combout\);

-- Location: LCCOMB_X36_Y27_N16
\hostpc|cpu|d_read_nxt\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_read_nxt~combout\ = (\mm_interconnect_0|rsp_mux|WideOr1~combout\ & ((\hostpc|cpu|d_read~q\) # ((\hostpc|cpu|E_new_inst~q\ & \hostpc|cpu|R_ctrl_ld~q\)))) # (!\mm_interconnect_0|rsp_mux|WideOr1~combout\ & (\hostpc|cpu|E_new_inst~q\ & 
-- ((\hostpc|cpu|R_ctrl_ld~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datab => \hostpc|cpu|E_new_inst~q\,
	datac => \hostpc|cpu|d_read~q\,
	datad => \hostpc|cpu|R_ctrl_ld~q\,
	combout => \hostpc|cpu|d_read_nxt~combout\);

-- Location: FF_X36_Y27_N17
\hostpc|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|d_read_nxt~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_read~q\);

-- Location: LCCOMB_X36_Y27_N6
\hostpc|cpu|av_ld_aligning_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_aligning_data_nxt~2_combout\ = (\hostpc|cpu|d_read~q\ & ((\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datad => \hostpc|cpu|d_read~q\,
	combout => \hostpc|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: LCCOMB_X36_Y27_N20
\mm_interconnect_0|rsp_mux|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (!\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & (((\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)) # (!\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X36_Y27_N2
\hostpc|cpu|av_ld_align_cycle_nxt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\hostpc|cpu|av_ld_align_cycle\(0) & (((!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|rsp_mux|WideOr1~0_combout\)) # (!\hostpc|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_read~q\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \hostpc|cpu|av_ld_align_cycle\(0),
	datad => \mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	combout => \hostpc|cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X36_Y27_N3
\hostpc|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X36_Y29_N20
\hostpc|cpu|av_ld_align_cycle_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (!\hostpc|cpu|av_ld_aligning_data_nxt~2_combout\ & (\hostpc|cpu|av_ld_align_cycle\(1) $ (\hostpc|cpu|av_ld_align_cycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data_nxt~2_combout\,
	datac => \hostpc|cpu|av_ld_align_cycle\(1),
	datad => \hostpc|cpu|av_ld_align_cycle\(0),
	combout => \hostpc|cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X36_Y29_N21
\hostpc|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X36_Y29_N22
\hostpc|cpu|av_ld_aligning_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_aligning_data_nxt~1_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|D_ctrl_mem16~1_combout\ $ (!\hostpc|cpu|av_ld_align_cycle\(0))) # (!\hostpc|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datab => \hostpc|cpu|av_ld_align_cycle\(0),
	datac => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_ld_align_cycle\(1),
	combout => \hostpc|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X36_Y27_N14
\hostpc|cpu|av_ld_aligning_data_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_aligning_data_nxt~3_combout\ = (\hostpc|cpu|av_ld_aligning_data_nxt~1_combout\) # ((!\hostpc|cpu|D_ctrl_mem32~0_combout\ & (\hostpc|cpu|av_ld_aligning_data_nxt~2_combout\ & !\hostpc|cpu|av_ld_aligning_data~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem32~0_combout\,
	datab => \hostpc|cpu|av_ld_aligning_data_nxt~2_combout\,
	datac => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_ld_aligning_data_nxt~1_combout\,
	combout => \hostpc|cpu|av_ld_aligning_data_nxt~3_combout\);

-- Location: FF_X36_Y27_N15
\hostpc|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_aligning_data_nxt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_aligning_data~q\);

-- Location: LCCOMB_X32_Y29_N2
\mm_interconnect_0|cmd_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~2_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|d_writedata\(1),
	combout => \mm_interconnect_0|cmd_mux|src_payload~2_combout\);

-- Location: FF_X32_Y29_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X28_Y29_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2) & !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y29_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[1]~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[1]~1_combout\);

-- Location: LCCOMB_X25_Y29_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~5_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(4) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(4),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X25_Y29_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X27_Y29_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[4]~2_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[4]~2_combout\);

-- Location: LCCOMB_X25_Y29_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~28_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(10) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(10),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X25_Y29_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X28_Y26_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(1) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|ir\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X32_Y29_N12
\mm_interconnect_0|cmd_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~4_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(2),
	combout => \mm_interconnect_0|cmd_mux|src_payload~4_combout\);

-- Location: FF_X32_Y29_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X33_Y28_N8
\mm_interconnect_0|cmd_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~3_combout\ = (\hostpc|cpu|d_writedata\(3) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_writedata\(3),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~3_combout\);

-- Location: FF_X33_Y28_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X32_Y29_N14
\mm_interconnect_0|cmd_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~5_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(4),
	combout => \mm_interconnect_0|cmd_mux|src_payload~5_combout\);

-- Location: FF_X32_Y29_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X26_Y29_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(4))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(4),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(4),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout\);

-- Location: FF_X32_Y29_N11
\hostpc|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(6));

-- Location: LCCOMB_X33_Y28_N14
\mm_interconnect_0|cmd_mux|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~20_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|d_writedata\(6),
	combout => \mm_interconnect_0|cmd_mux|src_payload~20_combout\);

-- Location: FF_X33_Y28_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X25_Y28_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(6)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(6),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(6),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout\);

-- Location: FF_X32_Y29_N9
\hostpc|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(7));

-- Location: LCCOMB_X30_Y28_N26
\mm_interconnect_0|cmd_mux|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~21_combout\ = (\hostpc|cpu|d_writedata\(7) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(7),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~21_combout\);

-- Location: FF_X30_Y28_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X30_Y28_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(7)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(7),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(7),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\);

-- Location: LCCOMB_X29_Y29_N16
\mm_interconnect_0|cmd_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~12_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_mux|src_payload~12_combout\);

-- Location: FF_X29_Y29_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X34_Y29_N26
\hostpc|cpu|E_st_data[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[9]~0_combout\ = (\hostpc|cpu|D_iw\(4) & (((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|D_ctrl_mem8~0_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\hostpc|cpu|D_ctrl_mem8~0_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	combout => \hostpc|cpu|E_st_data[9]~0_combout\);

-- Location: FF_X34_Y29_N27
\hostpc|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[9]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(9));

-- Location: LCCOMB_X33_Y26_N6
\mm_interconnect_0|cmd_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~6_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(9),
	combout => \mm_interconnect_0|cmd_mux|src_payload~6_combout\);

-- Location: FF_X33_Y26_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X33_Y26_N2
\mm_interconnect_0|cmd_mux|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~22_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(10),
	combout => \mm_interconnect_0|cmd_mux|src_payload~22_combout\);

-- Location: FF_X33_Y26_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X25_Y27_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[10]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(10)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(10),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(10),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[10]~21_combout\);

-- Location: FF_X25_Y27_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(14),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(14));

-- Location: LCCOMB_X25_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~27_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(14))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(14),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCCOMB_X28_Y26_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~q\) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X28_Y26_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X28_Y26_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X28_Y26_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd_d1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\);

-- Location: FF_X25_Y28_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(11));

-- Location: FF_X32_Y33_N19
\uart|the_UART_NIOSII_uart_regs|tx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|tx_data\(4));

-- Location: FF_X33_Y33_N25
\uart|the_UART_NIOSII_uart_rx|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_data\(4));

-- Location: LCCOMB_X33_Y33_N24
\uart|the_UART_NIOSII_uart_regs|selected_read_data~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data~15_combout\ = (!\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|W_alu_result\(2) & (\uart|the_UART_NIOSII_uart_rx|rx_data\(4) & !\hostpc|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datab => \hostpc|cpu|W_alu_result\(2),
	datac => \uart|the_UART_NIOSII_uart_rx|rx_data\(4),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data~15_combout\);

-- Location: LCCOMB_X32_Y31_N22
\uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~1_combout\ = (\uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\ & (\uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\ & 
-- !\mm_interconnect_0|uart_s1_translator|end_begintransfer~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\,
	datad => \mm_interconnect_0|uart_s1_translator|end_begintransfer~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~1_combout\);

-- Location: FF_X32_Y33_N31
\uart|the_UART_NIOSII_uart_regs|tx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|tx_data\(7));

-- Location: LCCOMB_X29_Y32_N0
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~9_combout\ = \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(0) $ (VCC)
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~10\ = CARRY(\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(0),
	datad => VCC,
	combout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~9_combout\,
	cout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~10\);

-- Location: LCCOMB_X29_Y32_N28
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X29_Y32_N12
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~21_combout\ = (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(6) & ((GND) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~20\))) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(6) & 
-- (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~20\ $ (GND)))
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~22\ = CARRY((\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(6)) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(6),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~20\,
	combout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~21_combout\,
	cout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~22\);

-- Location: LCCOMB_X29_Y32_N14
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~23_combout\ = (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(7) & (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~22\ & VCC)) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(7) & 
-- (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~22\))
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~24\ = CARRY((!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(7) & !\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(7),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~22\,
	combout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~23_combout\,
	cout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~24\);

-- Location: FF_X29_Y32_N15
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~23_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(7));

-- Location: LCCOMB_X29_Y32_N16
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[8]~25_combout\ = \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~24\ $ (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(8),
	cin => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[7]~24\,
	combout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[8]~25_combout\);

-- Location: FF_X29_Y32_N17
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[8]~25_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(8));

-- Location: LCCOMB_X29_Y32_N30
\uart|the_UART_NIOSII_uart_tx|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|Equal0~0_combout\ = (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(3) & (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(1) & (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(2) & 
-- !\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(3),
	datab => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(1),
	datac => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(2),
	datad => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(0),
	combout => \uart|the_UART_NIOSII_uart_tx|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y32_N26
\uart|the_UART_NIOSII_uart_tx|always4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|always4~0_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\) # ((\uart|the_UART_NIOSII_uart_tx|Equal0~1_combout\ & (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(8) & 
-- \uart|the_UART_NIOSII_uart_tx|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|Equal0~1_combout\,
	datab => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(8),
	datac => \uart|the_UART_NIOSII_uart_tx|Equal0~0_combout\,
	datad => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\);

-- Location: FF_X29_Y32_N1
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~9_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(0));

-- Location: LCCOMB_X29_Y32_N2
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~11_combout\ = (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(1) & (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~10\ & VCC)) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(1) & 
-- (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~10\))
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~12\ = CARRY((!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(1) & !\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(1),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[0]~10\,
	combout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~11_combout\,
	cout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~12\);

-- Location: FF_X29_Y32_N3
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~11_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(1));

-- Location: LCCOMB_X29_Y32_N4
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~13_combout\ = (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(2) & ((GND) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~12\))) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(2) & 
-- (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~12\ $ (GND)))
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~14\ = CARRY((\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(2)) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(2),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[1]~12\,
	combout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~13_combout\,
	cout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~14\);

-- Location: FF_X29_Y32_N5
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~13_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(2));

-- Location: LCCOMB_X29_Y32_N6
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~15_combout\ = (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(3) & (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~14\ & VCC)) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(3) & 
-- (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~14\))
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~16\ = CARRY((!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(3) & !\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(3),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[2]~14\,
	combout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~15_combout\,
	cout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~16\);

-- Location: FF_X29_Y32_N7
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~15_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(3));

-- Location: LCCOMB_X29_Y32_N8
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~17_combout\ = (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(4) & ((GND) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~16\))) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(4) & 
-- (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~16\ $ (GND)))
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~18\ = CARRY((\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(4)) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(4),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[3]~16\,
	combout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~17_combout\,
	cout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~18\);

-- Location: FF_X29_Y32_N9
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~17_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(4));

-- Location: LCCOMB_X29_Y32_N10
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~19_combout\ = (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(5) & (\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~18\ & VCC)) # (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(5) & 
-- (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~18\))
-- \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~20\ = CARRY((!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(5) & !\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(5),
	datad => VCC,
	cin => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[4]~18\,
	combout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~19_combout\,
	cout => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~20\);

-- Location: FF_X29_Y32_N11
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[5]~19_combout\,
	asdata => VCC,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(5));

-- Location: FF_X29_Y32_N13
\uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter[6]~21_combout\,
	asdata => \~GND~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \uart|the_UART_NIOSII_uart_tx|always4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(6));

-- Location: LCCOMB_X29_Y32_N24
\uart|the_UART_NIOSII_uart_tx|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|Equal0~1_combout\ = (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(6) & (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(7) & (!\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(4) & 
-- !\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(6),
	datab => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(7),
	datac => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(4),
	datad => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(5),
	combout => \uart|the_UART_NIOSII_uart_tx|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y32_N20
\uart|the_UART_NIOSII_uart_tx|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|Equal0~2_combout\ = (\uart|the_UART_NIOSII_uart_tx|Equal0~1_combout\ & (\uart|the_UART_NIOSII_uart_tx|Equal0~0_combout\ & !\uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|Equal0~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_tx|Equal0~0_combout\,
	datad => \uart|the_UART_NIOSII_uart_tx|baud_rate_counter\(8),
	combout => \uart|the_UART_NIOSII_uart_tx|Equal0~2_combout\);

-- Location: FF_X29_Y32_N21
\uart|the_UART_NIOSII_uart_tx|baud_clk_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|Equal0~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|baud_clk_en~q\);

-- Location: LCCOMB_X29_Y32_N18
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\) # ((!\uart|the_UART_NIOSII_uart_tx|baud_clk_en~q\ & 
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|baud_clk_en~q\,
	datac => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	datad => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\);

-- Location: FF_X29_Y32_N19
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9));

-- Location: LCCOMB_X30_Y32_N12
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & (\uart|the_UART_NIOSII_uart_regs|tx_data\(7))) # 
-- (!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & ((\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_regs|tx_data\(7),
	datac => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	datad => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\);

-- Location: LCCOMB_X30_Y32_N30
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\) # ((\uart|the_UART_NIOSII_uart_tx|WideOr0~combout\ & \uart|the_UART_NIOSII_uart_tx|baud_clk_en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|WideOr0~combout\,
	datac => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	datad => \uart|the_UART_NIOSII_uart_tx|baud_clk_en~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\);

-- Location: FF_X30_Y32_N13
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8));

-- Location: FF_X33_Y32_N11
\uart|the_UART_NIOSII_uart_regs|tx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|tx_data\(6));

-- Location: LCCOMB_X30_Y32_N22
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & ((\uart|the_UART_NIOSII_uart_regs|tx_data\(6)))) # 
-- (!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & (\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datab => \uart|the_UART_NIOSII_uart_regs|tx_data\(6),
	datac => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\);

-- Location: FF_X30_Y32_N23
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[7]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7));

-- Location: LCCOMB_X29_Y30_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~15_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X29_Y30_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(5));

-- Location: FF_X35_Y30_N15
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X32_Y29_N28
\mm_interconnect_0|cmd_mux_001|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = (\hostpc|cpu|d_writedata\(5) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(5),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: LCCOMB_X38_Y29_N14
\hostpc|cpu|R_src2_lo[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[8]~14_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|D_iw\(14)))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datac => \hostpc|cpu|D_iw\(14),
	datad => \hostpc|cpu|E_src2[11]~15_combout\,
	combout => \hostpc|cpu|R_src2_lo[8]~14_combout\);

-- Location: FF_X38_Y29_N15
\hostpc|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[8]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(8));

-- Location: LCCOMB_X39_Y30_N0
\hostpc|cpu|Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~27_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(8),
	combout => \hostpc|cpu|Add1~27_combout\);

-- Location: LCCOMB_X32_Y28_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~27_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X32_Y28_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(28));

-- Location: FF_X32_Y28_N13
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X32_Y28_N2
\hostpc|cpu|F_iw[28]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[28]~45_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(28) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(28),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \hostpc|cpu|F_iw[28]~45_combout\);

-- Location: FF_X33_Y33_N7
\uart|the_UART_NIOSII_uart_rx|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_data\(6));

-- Location: LCCOMB_X33_Y33_N6
\uart|the_UART_NIOSII_uart_regs|selected_read_data~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data~18_combout\ = (!\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|W_alu_result\(2) & (\uart|the_UART_NIOSII_uart_rx|rx_data\(6) & !\hostpc|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datab => \hostpc|cpu|W_alu_result\(2),
	datac => \uart|the_UART_NIOSII_uart_rx|rx_data\(6),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data~18_combout\);

-- Location: FF_X32_Y31_N31
\uart|the_UART_NIOSII_uart_regs|control_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(6));

-- Location: LCCOMB_X32_Y31_N30
\uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~19_combout\ = (\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & ((\uart|the_UART_NIOSII_uart_regs|control_reg\(6)) # ((\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ & 
-- !\uart|the_UART_NIOSII_uart_tx|tx_ready~q\)))) # (!\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ & ((!\uart|the_UART_NIOSII_uart_tx|tx_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(6),
	datad => \uart|the_UART_NIOSII_uart_tx|tx_ready~q\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~19_combout\);

-- Location: LCCOMB_X32_Y33_N6
\uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~20_combout\ = (\uart|the_UART_NIOSII_uart_regs|selected_read_data~18_combout\) # ((\uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~19_combout\) # 
-- ((\uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\ & \uart|the_UART_NIOSII_uart_regs|tx_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|selected_read_data~18_combout\,
	datab => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|tx_data\(6),
	datad => \uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~19_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~20_combout\);

-- Location: FF_X32_Y33_N7
\uart|the_UART_NIOSII_uart_regs|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data[6]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(6));

-- Location: FF_X35_Y31_N11
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X35_Y31_N10
\hostpc|cpu|av_ld_byte0_data_nxt[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[6]~18_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(6),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[6]~18_combout\);

-- Location: LCCOMB_X37_Y28_N12
\hostpc|cpu|D_ctrl_alu_force_xor~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_alu_force_xor~13_combout\ = (\hostpc|cpu|D_iw\(15) & (((\hostpc|cpu|D_iw\(14) & \hostpc|cpu|Equal62~0_combout\)))) # (!\hostpc|cpu|D_iw\(15) & (\hostpc|cpu|Equal62~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~1_combout\,
	datab => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|Equal62~0_combout\,
	datad => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_ctrl_alu_force_xor~13_combout\);

-- Location: LCCOMB_X37_Y28_N10
\hostpc|cpu|D_ctrl_alu_force_xor~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_alu_force_xor~10_combout\ = (\hostpc|cpu|Equal0~6_combout\ & ((\hostpc|cpu|D_ctrl_alu_force_xor~13_combout\) # ((\hostpc|cpu|Equal62~0_combout\ & \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_alu_force_xor~13_combout\,
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|Equal62~0_combout\,
	datad => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	combout => \hostpc|cpu|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X38_Y28_N22
\hostpc|cpu|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~4_combout\ = (!\hostpc|cpu|D_iw\(3) & (!\hostpc|cpu|D_iw\(0) & (\hostpc|cpu|D_iw\(2) & \hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~4_combout\);

-- Location: LCCOMB_X37_Y28_N28
\hostpc|cpu|D_ctrl_alu_force_xor~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_alu_force_xor~11_combout\ = (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|Equal0~4_combout\) # ((\hostpc|cpu|Equal0~3_combout\ & \hostpc|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~3_combout\,
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|D_iw\(5),
	datad => \hostpc|cpu|Equal0~4_combout\,
	combout => \hostpc|cpu|D_ctrl_alu_force_xor~11_combout\);

-- Location: LCCOMB_X39_Y28_N14
\hostpc|cpu|D_ctrl_alu_force_xor~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_alu_force_xor~14_combout\ = (!\hostpc|cpu|D_iw\(0) & (\hostpc|cpu|D_iw\(3) & (\hostpc|cpu|D_iw\(2) $ (!\hostpc|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(0),
	datab => \hostpc|cpu|D_iw\(3),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|D_ctrl_alu_force_xor~14_combout\);

-- Location: LCCOMB_X37_Y28_N30
\hostpc|cpu|D_ctrl_alu_force_xor~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_alu_force_xor~12_combout\ = (\hostpc|cpu|D_ctrl_alu_force_xor~10_combout\) # ((\hostpc|cpu|D_ctrl_alu_force_xor~11_combout\) # ((\hostpc|cpu|D_ctrl_alu_force_xor~14_combout\ & !\hostpc|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_alu_force_xor~10_combout\,
	datab => \hostpc|cpu|D_ctrl_alu_force_xor~11_combout\,
	datac => \hostpc|cpu|D_ctrl_alu_force_xor~14_combout\,
	datad => \hostpc|cpu|Equal0~7_combout\,
	combout => \hostpc|cpu|D_ctrl_alu_force_xor~12_combout\);

-- Location: LCCOMB_X37_Y27_N8
\hostpc|cpu|D_logic_op_raw[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_logic_op_raw[1]~0_combout\ = (\hostpc|cpu|D_iw\(4) & (((\hostpc|cpu|D_iw\(15)) # (!\hostpc|cpu|D_iw\(5))) # (!\hostpc|cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~2_combout\,
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|D_iw\(5),
	datad => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LCCOMB_X37_Y27_N0
\hostpc|cpu|D_logic_op[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_logic_op[1]~0_combout\ = (\hostpc|cpu|D_ctrl_alu_force_xor~12_combout\) # (\hostpc|cpu|D_logic_op_raw[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|D_ctrl_alu_force_xor~12_combout\,
	datad => \hostpc|cpu|D_logic_op_raw[1]~0_combout\,
	combout => \hostpc|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X37_Y27_N1
\hostpc|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_logic_op[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_logic_op\(1));

-- Location: LCCOMB_X38_Y29_N4
\hostpc|cpu|R_src2_lo[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[9]~13_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|D_iw\(15)))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|E_src2[11]~15_combout\,
	combout => \hostpc|cpu|R_src2_lo[9]~13_combout\);

-- Location: FF_X38_Y29_N5
\hostpc|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[9]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(9));

-- Location: LCCOMB_X29_Y29_N12
\mm_interconnect_0|cmd_mux|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~27_combout\ = (\hostpc|cpu|d_writedata\(17) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(17),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~27_combout\);

-- Location: FF_X29_Y29_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X28_Y29_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[17]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[17]~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3)) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2) $ (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[17]~0_combout\);

-- Location: FF_X32_Y32_N31
\uart|the_UART_NIOSII_uart_regs|control_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(8));

-- Location: LCCOMB_X30_Y33_N24
\uart|the_UART_NIOSII_uart_rx|framing_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|framing_error~0_combout\ = (!\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9) & (\uart|the_UART_NIOSII_uart_rx|delayed_unxrx_in_processxx3~q\ & 
-- !\uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(9),
	datac => \uart|the_UART_NIOSII_uart_rx|delayed_unxrx_in_processxx3~q\,
	datad => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(0),
	combout => \uart|the_UART_NIOSII_uart_rx|framing_error~0_combout\);

-- Location: LCCOMB_X32_Y32_N24
\uart|the_UART_NIOSII_uart_rx|framing_error~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|framing_error~1_combout\ = (!\uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\ & ((\uart|the_UART_NIOSII_uart_rx|framing_error~q\) # ((\uart|the_UART_NIOSII_uart_rx|WideOr0~2_combout\ & 
-- \uart|the_UART_NIOSII_uart_rx|framing_error~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|WideOr0~2_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|framing_error~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_rx|framing_error~q\,
	datad => \uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|framing_error~1_combout\);

-- Location: FF_X32_Y32_N25
\uart|the_UART_NIOSII_uart_rx|framing_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|framing_error~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|framing_error~q\);

-- Location: LCCOMB_X32_Y32_N10
\uart|the_UART_NIOSII_uart_regs|status_reg[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|status_reg[8]~0_combout\ = (\uart|the_UART_NIOSII_uart_rx|break_detect~q\) # ((\uart|the_UART_NIOSII_uart_rx|rx_overrun~q\) # ((\uart|the_UART_NIOSII_uart_tx|tx_overrun~q\) # 
-- (\uart|the_UART_NIOSII_uart_rx|framing_error~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|break_detect~q\,
	datab => \uart|the_UART_NIOSII_uart_rx|rx_overrun~q\,
	datac => \uart|the_UART_NIOSII_uart_tx|tx_overrun~q\,
	datad => \uart|the_UART_NIOSII_uart_rx|framing_error~q\,
	combout => \uart|the_UART_NIOSII_uart_regs|status_reg[8]~0_combout\);

-- Location: LCCOMB_X32_Y32_N6
\uart|the_UART_NIOSII_uart_regs|selected_read_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data\(8) = (\uart|the_UART_NIOSII_uart_regs|control_reg\(8) & ((\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\) # ((\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ & 
-- \uart|the_UART_NIOSII_uart_regs|status_reg[8]~0_combout\)))) # (!\uart|the_UART_NIOSII_uart_regs|control_reg\(8) & (\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ & ((\uart|the_UART_NIOSII_uart_regs|status_reg[8]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|control_reg\(8),
	datab => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\,
	datad => \uart|the_UART_NIOSII_uart_regs|status_reg[8]~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data\(8));

-- Location: FF_X32_Y32_N7
\uart|the_UART_NIOSII_uart_regs|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(8));

-- Location: FF_X32_Y30_N21
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X29_Y30_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~10_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X29_Y30_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(8));

-- Location: FF_X32_Y30_N15
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X32_Y30_N14
\mm_interconnect_0|rsp_mux|src_data[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data[8]~0_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(8)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[8]~22_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[8]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[8]~22_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data[8]~0_combout\);

-- Location: LCCOMB_X32_Y30_N20
\mm_interconnect_0|rsp_mux|src_data[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data\(8) = (\mm_interconnect_0|rsp_mux|src_data[8]~0_combout\) # ((\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|rsp_mux|src_data[8]~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data\(8));

-- Location: LCCOMB_X29_Y29_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~17_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X29_Y29_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(15));

-- Location: FF_X35_Y30_N3
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X35_Y30_N2
\mm_interconnect_0|rsp_mux|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~2_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(15)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[15]~36_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[15]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(15),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[15]~36_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: LCCOMB_X36_Y30_N2
\hostpc|cpu|av_ld_byte1_data[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte1_data[7]~1_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	datab => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte1_data[7]~1_combout\);

-- Location: LCCOMB_X33_Y26_N0
\mm_interconnect_0|cmd_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(9),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X42_Y33_N26
\hostpc|cpu|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~26_combout\ = \hostpc|cpu|E_src2\(9) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(9),
	datac => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~26_combout\);

-- Location: LCCOMB_X29_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~29_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X29_Y28_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(30));

-- Location: FF_X32_Y28_N7
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X34_Y28_N0
\hostpc|cpu|F_iw[30]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[30]~49_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(30) & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(30),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \hostpc|cpu|F_iw[30]~49_combout\);

-- Location: LCCOMB_X36_Y32_N0
\hostpc|cpu|W_rf_wr_data[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[10]~16_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte1_data\(2))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((!\hostpc|cpu|E_alu_result~0_combout\ & \hostpc|cpu|W_alu_result\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte1_data\(2),
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|W_alu_result\(10),
	datad => \hostpc|cpu|R_ctrl_ld~q\,
	combout => \hostpc|cpu|W_rf_wr_data[10]~16_combout\);

-- Location: LCCOMB_X38_Y31_N24
\mm_interconnect_0|cmd_mux_001|src_data[47]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(47) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\hostpc|cpu|W_alu_result\(11)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \hostpc|cpu|F_pc\(9))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\hostpc|cpu|F_pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \hostpc|cpu|W_alu_result\(11),
	datad => \hostpc|cpu|F_pc\(9),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(47));

-- Location: LCCOMB_X33_Y29_N26
\mm_interconnect_0|cmd_mux_001|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: LCCOMB_X35_Y29_N30
\hostpc|cpu|E_st_data[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[13]~5_combout\ = (\hostpc|cpu|D_iw\(4) & (((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|D_ctrl_mem8~0_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\hostpc|cpu|D_ctrl_mem8~0_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	combout => \hostpc|cpu|E_st_data[13]~5_combout\);

-- Location: FF_X35_Y29_N31
\hostpc|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[13]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(13));

-- Location: LCCOMB_X35_Y29_N28
\mm_interconnect_0|cmd_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~14_combout\ = (\hostpc|cpu|d_writedata\(13) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_writedata\(13),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~14_combout\);

-- Location: FF_X35_Y29_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X25_Y27_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(13))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(13),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(13),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[13]~13_combout\);

-- Location: LCCOMB_X35_Y29_N8
\mm_interconnect_0|cmd_mux_001|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\hostpc|cpu|d_writedata\(13) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(13),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X39_Y33_N12
\hostpc|cpu|W_rf_wr_data[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[15]~11_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte1_data\(7))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & (\hostpc|cpu|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_result~0_combout\,
	datab => \hostpc|cpu|W_alu_result\(15),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|av_ld_byte1_data\(7),
	combout => \hostpc|cpu|W_rf_wr_data[15]~11_combout\);

-- Location: LCCOMB_X33_Y29_N24
\mm_interconnect_0|cmd_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~7_combout\ = (\hostpc|cpu|d_writedata\(22) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(22),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~7_combout\);

-- Location: FF_X33_Y29_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X33_Y29_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[22]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[22]~6_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(22))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(22),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(22),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[22]~6_combout\);

-- Location: LCCOMB_X29_Y29_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~25_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X29_Y29_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(17));

-- Location: FF_X34_Y30_N3
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X34_Y30_N2
\mm_interconnect_0|rsp_mux|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~3_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(17)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(17),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: LCCOMB_X38_Y30_N18
\hostpc|cpu|av_ld_byte2_data[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte2_data[1]~0_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datab => \hostpc|cpu|av_fill_bit~0_combout\,
	datad => \hostpc|cpu|av_ld_aligning_data~q\,
	combout => \hostpc|cpu|av_ld_byte2_data[1]~0_combout\);

-- Location: LCCOMB_X33_Y30_N28
\hostpc|cpu|av_ld_byte3_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~0_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(25)) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[25]~18_combout\ & 
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\memory|the_altsyncram|auto_generated|mux2|result_node[25]~18_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[25]~18_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(25),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X38_Y30_N22
\hostpc|cpu|av_ld_byte3_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~1_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\hostpc|cpu|av_ld_byte3_data_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datac => \hostpc|cpu|av_ld_byte3_data_nxt~0_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~1_combout\);

-- Location: LCCOMB_X37_Y26_N16
\hostpc|cpu|Equal62~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~9_combout\ = (!\hostpc|cpu|D_iw\(12) & (!\hostpc|cpu|D_iw\(16) & (\hostpc|cpu|D_iw\(13) & \hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~9_combout\);

-- Location: LCCOMB_X37_Y26_N24
\hostpc|cpu|Equal62~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~11_combout\ = (!\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_iw\(16) & (\hostpc|cpu|D_iw\(13) & !\hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~11_combout\);

-- Location: LCCOMB_X37_Y26_N14
\hostpc|cpu|Equal62~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~14_combout\ = (!\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_iw\(16) & (\hostpc|cpu|D_iw\(13) & \hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~14_combout\);

-- Location: LCCOMB_X38_Y27_N16
\hostpc|cpu|D_ctrl_force_src2_zero~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~1_combout\ = (\hostpc|cpu|D_iw\(15) & ((\hostpc|cpu|Equal62~14_combout\) # ((!\hostpc|cpu|D_iw\(14) & \hostpc|cpu|Equal62~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|Equal62~11_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal62~14_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X38_Y27_N2
\hostpc|cpu|D_ctrl_force_src2_zero~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~2_combout\ = (\hostpc|cpu|Equal0~6_combout\ & ((\hostpc|cpu|D_ctrl_force_src2_zero~1_combout\) # ((\hostpc|cpu|Equal62~9_combout\ & !\hostpc|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~9_combout\,
	datab => \hostpc|cpu|D_ctrl_force_src2_zero~1_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal0~6_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X37_Y26_N10
\hostpc|cpu|Equal62~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~13_combout\ = (!\hostpc|cpu|D_iw\(12) & (!\hostpc|cpu|D_iw\(16) & (\hostpc|cpu|D_iw\(13) & !\hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~13_combout\);

-- Location: LCCOMB_X38_Y27_N12
\hostpc|cpu|D_ctrl_retaddr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_retaddr~0_combout\ = (\hostpc|cpu|D_iw\(15) & ((\hostpc|cpu|Equal62~9_combout\) # (\hostpc|cpu|Equal62~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~9_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal62~13_combout\,
	combout => \hostpc|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X39_Y27_N16
\hostpc|cpu|D_ctrl_shift_rot_right~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_rot_right~0_combout\ = (\hostpc|cpu|D_iw\(5) & (\hostpc|cpu|D_iw\(14) & (\hostpc|cpu|Equal0~2_combout\ & \hostpc|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|Equal0~2_combout\,
	datad => \hostpc|cpu|D_iw\(4),
	combout => \hostpc|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCCOMB_X38_Y27_N14
\hostpc|cpu|D_ctrl_retaddr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_retaddr~1_combout\ = (!\hostpc|cpu|D_iw\(15) & ((\hostpc|cpu|Equal62~14_combout\) # (\hostpc|cpu|Equal62~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~14_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal62~11_combout\,
	combout => \hostpc|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X39_Y28_N16
\hostpc|cpu|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~16_combout\ = (!\hostpc|cpu|D_iw\(0) & (!\hostpc|cpu|D_iw\(3) & (!\hostpc|cpu|D_iw\(2) & \hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(0),
	datab => \hostpc|cpu|D_iw\(3),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~16_combout\);

-- Location: LCCOMB_X39_Y27_N6
\hostpc|cpu|D_ctrl_force_src2_zero~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~3_combout\ = (\hostpc|cpu|D_iw\(5)) # ((\hostpc|cpu|D_iw\(4)) # ((!\hostpc|cpu|Equal0~3_combout\ & !\hostpc|cpu|Equal0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|Equal0~3_combout\,
	datac => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|Equal0~16_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X39_Y27_N2
\hostpc|cpu|D_ctrl_force_src2_zero~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~4_combout\ = (\hostpc|cpu|D_ctrl_force_src2_zero~3_combout\ & (((!\hostpc|cpu|D_ctrl_retaddr~0_combout\ & !\hostpc|cpu|D_ctrl_retaddr~1_combout\)) # (!\hostpc|cpu|D_ctrl_shift_rot_right~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_retaddr~0_combout\,
	datab => \hostpc|cpu|D_ctrl_shift_rot_right~0_combout\,
	datac => \hostpc|cpu|D_ctrl_retaddr~1_combout\,
	datad => \hostpc|cpu|D_ctrl_force_src2_zero~3_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X39_Y27_N28
\hostpc|cpu|D_ctrl_force_src2_zero~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~5_combout\ = (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ & (\hostpc|cpu|D_ctrl_force_src2_zero~4_combout\ & ((\hostpc|cpu|D_iw\(5)) # (!\hostpc|cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~2_combout\,
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datac => \hostpc|cpu|D_iw\(5),
	datad => \hostpc|cpu|D_ctrl_force_src2_zero~4_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCCOMB_X38_Y28_N8
\hostpc|cpu|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~13_combout\ = (!\hostpc|cpu|D_iw\(3) & (\hostpc|cpu|D_iw\(0) & (!\hostpc|cpu|D_iw\(2) & !\hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~13_combout\);

-- Location: LCCOMB_X38_Y27_N8
\hostpc|cpu|D_ctrl_force_src2_zero~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~6_combout\ = ((\hostpc|cpu|D_iw\(15)) # (!\hostpc|cpu|Equal0~6_combout\)) # (!\hostpc|cpu|Equal62~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|Equal62~8_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal0~6_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~6_combout\);

-- Location: LCCOMB_X39_Y27_N22
\hostpc|cpu|D_ctrl_force_src2_zero~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~7_combout\ = (!\hostpc|cpu|D_ctrl_force_src2_zero~2_combout\ & (\hostpc|cpu|D_ctrl_force_src2_zero~5_combout\ & (!\hostpc|cpu|Equal0~13_combout\ & \hostpc|cpu|D_ctrl_force_src2_zero~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_force_src2_zero~2_combout\,
	datab => \hostpc|cpu|D_ctrl_force_src2_zero~5_combout\,
	datac => \hostpc|cpu|Equal0~13_combout\,
	datad => \hostpc|cpu|D_ctrl_force_src2_zero~6_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~7_combout\);

-- Location: LCCOMB_X39_Y27_N8
\hostpc|cpu|D_ctrl_force_src2_zero~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~8_combout\ = (\hostpc|cpu|D_iw\(4) & (!\hostpc|cpu|D_iw\(5) & ((\hostpc|cpu|Equal0~16_combout\)))) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|Equal0~2_combout\) # ((\hostpc|cpu|D_iw\(5) & \hostpc|cpu|Equal0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|Equal0~2_combout\,
	datad => \hostpc|cpu|Equal0~16_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~8_combout\);

-- Location: LCCOMB_X37_Y27_N24
\hostpc|cpu|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~17_combout\ = (\hostpc|cpu|D_iw\(2) & (\hostpc|cpu|D_iw\(0) & (\hostpc|cpu|D_iw\(1) & \hostpc|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(2),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(1),
	datad => \hostpc|cpu|D_iw\(3),
	combout => \hostpc|cpu|Equal0~17_combout\);

-- Location: LCCOMB_X39_Y27_N10
\hostpc|cpu|D_ctrl_force_src2_zero~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~0_combout\ = (!\hostpc|cpu|Equal0~17_combout\ & (!\hostpc|cpu|Equal0~12_combout\ & ((!\hostpc|cpu|D_ctrl_alu_force_xor~14_combout\) # (!\hostpc|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|Equal0~17_combout\,
	datac => \hostpc|cpu|D_ctrl_alu_force_xor~14_combout\,
	datad => \hostpc|cpu|Equal0~12_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X39_Y27_N0
\hostpc|cpu|D_ctrl_force_src2_zero~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_force_src2_zero~9_combout\ = ((\hostpc|cpu|D_ctrl_force_src2_zero~8_combout\) # ((\hostpc|cpu|D_iw\(4) & !\hostpc|cpu|D_ctrl_force_src2_zero~0_combout\))) # (!\hostpc|cpu|D_ctrl_force_src2_zero~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_force_src2_zero~7_combout\,
	datab => \hostpc|cpu|D_ctrl_force_src2_zero~8_combout\,
	datac => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|D_ctrl_force_src2_zero~0_combout\,
	combout => \hostpc|cpu|D_ctrl_force_src2_zero~9_combout\);

-- Location: FF_X39_Y27_N1
\hostpc|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_force_src2_zero~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X39_Y29_N14
\hostpc|cpu|R_src2_lo[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[4]~0_combout\ = (!\hostpc|cpu|R_ctrl_hi_imm16~q\ & !\hostpc|cpu|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	datad => \hostpc|cpu|R_ctrl_force_src2_zero~q\,
	combout => \hostpc|cpu|R_src2_lo[4]~0_combout\);

-- Location: LCCOMB_X38_Y29_N24
\hostpc|cpu|D_ctrl_src_imm5_shift_rot~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ = (\hostpc|cpu|D_iw\(11)) # ((\hostpc|cpu|D_iw\(14) & ((!\hostpc|cpu|D_iw\(15)))) # (!\hostpc|cpu|D_iw\(14) & (\hostpc|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(16),
	datab => \hostpc|cpu|D_iw\(11),
	datac => \hostpc|cpu|D_iw\(14),
	datad => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_ctrl_src_imm5_shift_rot~0_combout\);

-- Location: LCCOMB_X38_Y29_N8
\hostpc|cpu|D_ctrl_src_imm5_shift_rot~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ = (!\hostpc|cpu|D_iw\(13) & (\hostpc|cpu|Equal0~6_combout\ & (\hostpc|cpu|D_iw\(12) & !\hostpc|cpu|D_ctrl_src_imm5_shift_rot~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(13),
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|D_iw\(12),
	datad => \hostpc|cpu|D_ctrl_src_imm5_shift_rot~0_combout\,
	combout => \hostpc|cpu|D_ctrl_src_imm5_shift_rot~1_combout\);

-- Location: FF_X38_Y29_N9
\hostpc|cpu|R_ctrl_src_imm5_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_src_imm5_shift_rot~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_src_imm5_shift_rot~q\);

-- Location: LCCOMB_X38_Y29_N26
\hostpc|cpu|R_src2_lo~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo~1_combout\ = (\hostpc|cpu|R_src2_use_imm~q\) # (\hostpc|cpu|R_ctrl_src_imm5_shift_rot~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datac => \hostpc|cpu|R_ctrl_src_imm5_shift_rot~q\,
	combout => \hostpc|cpu|R_src2_lo~1_combout\);

-- Location: LCCOMB_X37_Y29_N14
\hostpc|cpu|R_src2_lo[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[1]~3_combout\ = (\hostpc|cpu|R_src2_lo[4]~0_combout\ & ((\hostpc|cpu|R_src2_lo~1_combout\ & ((\hostpc|cpu|D_iw\(7)))) # (!\hostpc|cpu|R_src2_lo~1_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datab => \hostpc|cpu|D_iw\(7),
	datac => \hostpc|cpu|R_src2_lo[4]~0_combout\,
	datad => \hostpc|cpu|R_src2_lo~1_combout\,
	combout => \hostpc|cpu|R_src2_lo[1]~3_combout\);

-- Location: FF_X37_Y29_N15
\hostpc|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(1));

-- Location: LCCOMB_X42_Y32_N0
\hostpc|cpu|E_logic_result[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[1]~17_combout\ = (\hostpc|cpu|E_src2\(1) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(1)))))) # (!\hostpc|cpu|E_src2\(1) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(1)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|E_src2\(1),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|E_src1\(1),
	combout => \hostpc|cpu|E_logic_result[1]~17_combout\);

-- Location: LCCOMB_X38_Y33_N8
\hostpc|cpu|W_alu_result[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[1]~17_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[1]~17_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[1]~17_combout\,
	datad => \hostpc|cpu|Add1~7_combout\,
	combout => \hostpc|cpu|W_alu_result[1]~17_combout\);

-- Location: LCCOMB_X38_Y29_N2
\hostpc|cpu|D_ctrl_shift_rot_right~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_rot_right~1_combout\ = (\hostpc|cpu|D_iw\(12) & ((\hostpc|cpu|D_iw\(15)) # ((!\hostpc|cpu|D_iw\(16) & \hostpc|cpu|D_iw\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(16),
	datab => \hostpc|cpu|D_iw\(11),
	datac => \hostpc|cpu|D_iw\(12),
	datad => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_ctrl_shift_rot_right~1_combout\);

-- Location: LCCOMB_X38_Y29_N22
\hostpc|cpu|D_ctrl_shift_rot_right~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_rot_right~2_combout\ = (!\hostpc|cpu|D_iw\(13) & (\hostpc|cpu|Equal0~6_combout\ & (\hostpc|cpu|D_iw\(14) & \hostpc|cpu|D_ctrl_shift_rot_right~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(13),
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|D_iw\(14),
	datad => \hostpc|cpu|D_ctrl_shift_rot_right~1_combout\,
	combout => \hostpc|cpu|D_ctrl_shift_rot_right~2_combout\);

-- Location: FF_X38_Y29_N23
\hostpc|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_shift_rot_right~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X37_Y26_N28
\hostpc|cpu|Equal62~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~7_combout\ = (\hostpc|cpu|D_iw\(12) & (!\hostpc|cpu|D_iw\(16) & (!\hostpc|cpu|D_iw\(13) & \hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~7_combout\);

-- Location: LCCOMB_X42_Y29_N30
\hostpc|cpu|R_ctrl_rot_right_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_ctrl_rot_right_nxt~0_combout\ = (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & (\hostpc|cpu|Equal0~2_combout\ & (\hostpc|cpu|Equal0~7_combout\ & \hostpc|cpu|Equal62~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \hostpc|cpu|Equal0~2_combout\,
	datac => \hostpc|cpu|Equal0~7_combout\,
	datad => \hostpc|cpu|Equal62~7_combout\,
	combout => \hostpc|cpu|R_ctrl_rot_right_nxt~0_combout\);

-- Location: FF_X42_Y29_N31
\hostpc|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_ctrl_rot_right_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X38_Y29_N16
\hostpc|cpu|Equal62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~4_combout\ = (!\hostpc|cpu|D_iw\(16) & (\hostpc|cpu|D_iw\(12) & (!\hostpc|cpu|D_iw\(13) & !\hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(16),
	datab => \hostpc|cpu|D_iw\(12),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~4_combout\);

-- Location: LCCOMB_X42_Y29_N18
\hostpc|cpu|D_ctrl_shift_logical~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_logical~0_combout\ = (\hostpc|cpu|D_iw\(12) & (!\hostpc|cpu|D_iw\(16) & !\hostpc|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|D_iw\(12),
	datac => \hostpc|cpu|D_iw\(16),
	datad => \hostpc|cpu|D_iw\(13),
	combout => \hostpc|cpu|D_ctrl_shift_logical~0_combout\);

-- Location: LCCOMB_X42_Y29_N4
\hostpc|cpu|D_ctrl_shift_logical~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_logical~1_combout\ = (\hostpc|cpu|D_iw\(14) & ((\hostpc|cpu|Equal62~4_combout\) # ((\hostpc|cpu|Equal62~7_combout\)))) # (!\hostpc|cpu|D_iw\(14) & (((\hostpc|cpu|D_ctrl_shift_logical~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~4_combout\,
	datab => \hostpc|cpu|Equal62~7_combout\,
	datac => \hostpc|cpu|D_iw\(14),
	datad => \hostpc|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \hostpc|cpu|D_ctrl_shift_logical~1_combout\);

-- Location: LCCOMB_X42_Y29_N24
\hostpc|cpu|D_ctrl_shift_logical~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_logical~2_combout\ = (\hostpc|cpu|Equal0~6_combout\ & (\hostpc|cpu|D_ctrl_shift_logical~1_combout\ & \hostpc|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~6_combout\,
	datab => \hostpc|cpu|D_ctrl_shift_logical~1_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_ctrl_shift_logical~2_combout\);

-- Location: FF_X42_Y29_N25
\hostpc|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_shift_logical~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X41_Y32_N0
\hostpc|cpu|E_shift_rot_result_nxt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[2]~0_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(3)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(1),
	datad => \hostpc|cpu|E_shift_rot_result\(3),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[2]~0_combout\);

-- Location: FF_X41_Y32_N1
\hostpc|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[2]~0_combout\,
	asdata => \hostpc|cpu|E_src1\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X41_Y32_N10
\hostpc|cpu|E_shift_rot_result_nxt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[3]~1_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(4))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(4),
	datad => \hostpc|cpu|E_shift_rot_result\(2),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[3]~1_combout\);

-- Location: LCCOMB_X36_Y28_N28
\mm_interconnect_0|cmd_mux_001|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(34) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \hostpc|cpu|d_byteenable\(2),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: LCCOMB_X33_Y26_N26
\mm_interconnect_0|cmd_mux_001|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = (\hostpc|cpu|d_writedata\(19) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_writedata\(19),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X37_Y29_N24
\hostpc|cpu|E_src2[20]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[20]~13_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|D_iw\(21)))) # (!\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datab => \hostpc|cpu|R_src2_use_imm~q\,
	datad => \hostpc|cpu|D_iw\(21),
	combout => \hostpc|cpu|E_src2[20]~13_combout\);

-- Location: LCCOMB_X38_Y28_N28
\hostpc|cpu|D_ctrl_unsigned_lo_imm16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ = (\hostpc|cpu|D_iw\(5) & ((\hostpc|cpu|D_iw\(4) & (\hostpc|cpu|Equal0~3_combout\)) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|Equal0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|Equal0~3_combout\,
	datad => \hostpc|cpu|Equal0~5_combout\,
	combout => \hostpc|cpu|D_ctrl_unsigned_lo_imm16~3_combout\);

-- Location: LCCOMB_X38_Y28_N12
\hostpc|cpu|D_ctrl_unsigned_lo_imm16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ = (\hostpc|cpu|D_ctrl_unsigned_lo_imm16~3_combout\) # ((\hostpc|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((!\hostpc|cpu|D_iw\(5) & !\hostpc|cpu|D_ctrl_logic~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_ctrl_unsigned_lo_imm16~3_combout\,
	datac => \hostpc|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	datad => \hostpc|cpu|D_ctrl_logic~0_combout\,
	combout => \hostpc|cpu|D_ctrl_unsigned_lo_imm16~4_combout\);

-- Location: FF_X38_Y28_N13
\hostpc|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_unsigned_lo_imm16~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X39_Y29_N8
\hostpc|cpu|R_src2_hi~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_hi~0_combout\ = (\hostpc|cpu|R_ctrl_unsigned_lo_imm16~q\) # (\hostpc|cpu|R_ctrl_force_src2_zero~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datad => \hostpc|cpu|R_ctrl_force_src2_zero~q\,
	combout => \hostpc|cpu|R_src2_hi~0_combout\);

-- Location: FF_X37_Y29_N25
\hostpc|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[20]~13_combout\,
	asdata => \hostpc|cpu|D_iw\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(20));

-- Location: LCCOMB_X32_Y28_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~21_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X32_Y28_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(21));

-- Location: FF_X32_Y28_N17
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X32_Y28_N16
\mm_interconnect_0|rsp_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~13_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(21))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(21),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: LCCOMB_X38_Y30_N26
\hostpc|cpu|av_ld_byte2_data[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte2_data[5]~5_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte2_data[5]~5_combout\);

-- Location: LCCOMB_X33_Y29_N28
\mm_interconnect_0|cmd_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~9_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_mux|src_payload~9_combout\);

-- Location: FF_X33_Y29_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X28_Y32_N20
\mm_interconnect_0|cmd_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~10_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(25),
	combout => \mm_interconnect_0|cmd_mux|src_payload~10_combout\);

-- Location: FF_X28_Y32_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X29_Y28_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[25]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[25]~9_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(25))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(25),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(25),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[25]~9_combout\);

-- Location: LCCOMB_X35_Y29_N18
\mm_interconnect_0|cmd_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~11_combout\ = (\hostpc|cpu|d_writedata\(26) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(26),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~11_combout\);

-- Location: FF_X35_Y29_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X27_Y28_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~15_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(29))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(29),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X27_Y28_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X27_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[26]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[26]~10_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(26)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(26),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(26),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[26]~10_combout\);

-- Location: LCCOMB_X30_Y28_N6
\mm_interconnect_0|cmd_mux|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~29_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(28),
	combout => \mm_interconnect_0|cmd_mux|src_payload~29_combout\);

-- Location: FF_X30_Y28_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X30_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(28)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(28),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(28),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X33_Y26_N30
\mm_interconnect_0|cmd_mux|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~30_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_mux|src_payload~30_combout\);

-- Location: FF_X33_Y26_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X28_Y29_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~2_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2) & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y28_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[29]~4_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~2_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[29]~4_combout\);

-- Location: FF_X27_Y28_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[29]~4_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(32),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X27_Y27_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(29)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(29),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(29),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X34_Y29_N22
\mm_interconnect_0|cmd_mux|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~31_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(30),
	combout => \mm_interconnect_0|cmd_mux|src_payload~31_combout\);

-- Location: FF_X34_Y29_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X32_Y29_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(30)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(30),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(30),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X39_Y29_N18
\hostpc|cpu|E_src2[29]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[29]~4_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \hostpc|cpu|E_src2[29]~4_combout\);

-- Location: FF_X39_Y29_N19
\hostpc|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[29]~4_combout\,
	asdata => \hostpc|cpu|D_iw\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(29));

-- Location: LCCOMB_X42_Y30_N30
\hostpc|cpu|Add1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~61_combout\ = \hostpc|cpu|E_src2\(29) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(29),
	datac => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~61_combout\);

-- Location: FF_X38_Y28_N21
\hostpc|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|R_ctrl_br_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X39_Y27_N20
\hostpc|cpu|D_ctrl_retaddr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_retaddr~3_combout\ = ((\hostpc|cpu|Equal0~13_combout\) # ((!\hostpc|cpu|D_iw\(5) & \hostpc|cpu|Equal0~16_combout\))) # (!\hostpc|cpu|D_ctrl_force_src2_zero~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_ctrl_force_src2_zero~0_combout\,
	datac => \hostpc|cpu|Equal0~13_combout\,
	datad => \hostpc|cpu|Equal0~16_combout\,
	combout => \hostpc|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X39_Y27_N26
\hostpc|cpu|D_ctrl_retaddr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_retaddr~2_combout\ = (\hostpc|cpu|Equal0~2_combout\) # ((\hostpc|cpu|D_iw\(5) & ((\hostpc|cpu|Equal0~9_combout\) # (\hostpc|cpu|Equal0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~9_combout\,
	datab => \hostpc|cpu|Equal0~2_combout\,
	datac => \hostpc|cpu|D_iw\(5),
	datad => \hostpc|cpu|Equal0~16_combout\,
	combout => \hostpc|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X38_Y29_N10
\hostpc|cpu|Equal62~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~12_combout\ = (!\hostpc|cpu|D_iw\(16) & (\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_iw\(13) & \hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(16),
	datab => \hostpc|cpu|D_iw\(12),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~12_combout\);

-- Location: LCCOMB_X38_Y26_N8
\hostpc|cpu|D_ctrl_retaddr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_retaddr~4_combout\ = (\hostpc|cpu|D_iw\(14) & (\hostpc|cpu|D_iw\(15) & ((\hostpc|cpu|Equal62~12_combout\) # (\hostpc|cpu|Equal62~14_combout\)))) # (!\hostpc|cpu|D_iw\(14) & ((\hostpc|cpu|Equal62~12_combout\) # 
-- ((\hostpc|cpu|Equal62~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|Equal62~12_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal62~14_combout\,
	combout => \hostpc|cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X37_Y26_N12
\hostpc|cpu|Equal62~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~10_combout\ = (\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_iw\(16) & (\hostpc|cpu|D_iw\(13) & \hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~10_combout\);

-- Location: LCCOMB_X38_Y26_N2
\hostpc|cpu|D_ctrl_retaddr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_retaddr~5_combout\ = (\hostpc|cpu|Equal62~11_combout\) # ((\hostpc|cpu|Equal62~10_combout\ & !\hostpc|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~10_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal62~11_combout\,
	combout => \hostpc|cpu|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X38_Y26_N4
\hostpc|cpu|D_ctrl_retaddr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_retaddr~6_combout\ = (\hostpc|cpu|Equal0~6_combout\ & ((\hostpc|cpu|D_ctrl_retaddr~4_combout\) # ((!\hostpc|cpu|D_iw\(14) & \hostpc|cpu|D_ctrl_retaddr~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|D_ctrl_retaddr~4_combout\,
	datad => \hostpc|cpu|D_ctrl_retaddr~5_combout\,
	combout => \hostpc|cpu|D_ctrl_retaddr~6_combout\);

-- Location: LCCOMB_X39_Y27_N14
\hostpc|cpu|D_ctrl_retaddr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_retaddr~7_combout\ = (\hostpc|cpu|D_ctrl_retaddr~6_combout\) # ((\hostpc|cpu|D_iw\(4) & (\hostpc|cpu|D_ctrl_retaddr~3_combout\)) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|D_ctrl_retaddr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_ctrl_retaddr~3_combout\,
	datac => \hostpc|cpu|D_ctrl_retaddr~2_combout\,
	datad => \hostpc|cpu|D_ctrl_retaddr~6_combout\,
	combout => \hostpc|cpu|D_ctrl_retaddr~7_combout\);

-- Location: LCCOMB_X39_Y27_N18
\hostpc|cpu|D_ctrl_retaddr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_retaddr~8_combout\ = (\hostpc|cpu|D_ctrl_retaddr~7_combout\) # (((\hostpc|cpu|Equal0~13_combout\ & \hostpc|cpu|D_iw\(5))) # (!\hostpc|cpu|D_ctrl_force_src2_zero~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~13_combout\,
	datab => \hostpc|cpu|D_ctrl_retaddr~7_combout\,
	datac => \hostpc|cpu|D_iw\(5),
	datad => \hostpc|cpu|D_ctrl_force_src2_zero~5_combout\,
	combout => \hostpc|cpu|D_ctrl_retaddr~8_combout\);

-- Location: FF_X39_Y27_N19
\hostpc|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_retaddr~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X38_Y27_N24
\hostpc|cpu|R_src1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1~31_combout\ = (\hostpc|cpu|E_valid_from_R~q\ & ((\hostpc|cpu|R_ctrl_br~q\) # ((\hostpc|cpu|R_valid~q\ & \hostpc|cpu|R_ctrl_retaddr~q\)))) # (!\hostpc|cpu|E_valid_from_R~q\ & (((\hostpc|cpu|R_valid~q\ & \hostpc|cpu|R_ctrl_retaddr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_valid_from_R~q\,
	datab => \hostpc|cpu|R_ctrl_br~q\,
	datac => \hostpc|cpu|R_valid~q\,
	datad => \hostpc|cpu|R_ctrl_retaddr~q\,
	combout => \hostpc|cpu|R_src1~31_combout\);

-- Location: LCCOMB_X32_Y28_N6
\hostpc|cpu|av_ld_byte3_data_nxt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~8_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout\) # ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(30) 
-- & \mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(30) & \mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(30),
	datad => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X38_Y30_N4
\hostpc|cpu|av_ld_byte3_data_nxt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~9_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\hostpc|cpu|av_ld_byte3_data_nxt~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datab => \hostpc|cpu|av_ld_byte3_data_nxt~8_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X38_Y30_N5
\hostpc|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte3_data_nxt~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte3_data\(6));

-- Location: LCCOMB_X39_Y29_N30
\hostpc|cpu|R_src2_hi[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_hi[15]~1_combout\ = (\hostpc|cpu|R_ctrl_hi_imm16~q\ & (((\hostpc|cpu|D_iw\(21))))) # (!\hostpc|cpu|R_ctrl_hi_imm16~q\ & ((\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|D_iw\(21)))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	datac => \hostpc|cpu|R_src2_use_imm~q\,
	datad => \hostpc|cpu|D_iw\(21),
	combout => \hostpc|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X39_Y29_N4
\hostpc|cpu|R_src2_hi[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_hi[15]~2_combout\ = (!\hostpc|cpu|R_ctrl_force_src2_zero~q\ & (\hostpc|cpu|R_src2_hi[15]~1_combout\ & !\hostpc|cpu|R_ctrl_unsigned_lo_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|R_ctrl_force_src2_zero~q\,
	datac => \hostpc|cpu|R_src2_hi[15]~1_combout\,
	datad => \hostpc|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \hostpc|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X39_Y29_N5
\hostpc|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_hi[15]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(31));

-- Location: LCCOMB_X37_Y28_N20
\hostpc|cpu|E_invert_arith_src_msb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_invert_arith_src_msb~0_combout\ = (\hostpc|cpu|D_iw\(4) & (!\hostpc|cpu|Equal0~3_combout\ & ((!\hostpc|cpu|Equal0~4_combout\)))) # (!\hostpc|cpu|D_iw\(4) & (((!\hostpc|cpu|D_ctrl_alu_force_xor~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~3_combout\,
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|D_ctrl_alu_force_xor~14_combout\,
	datad => \hostpc|cpu|Equal0~4_combout\,
	combout => \hostpc|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X37_Y28_N8
\hostpc|cpu|E_invert_arith_src_msb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_invert_arith_src_msb~1_combout\ = (\hostpc|cpu|Equal62~0_combout\ & (\hostpc|cpu|Equal0~6_combout\ & (\hostpc|cpu|D_iw\(14) $ (\hostpc|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~0_combout\,
	datab => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|Equal0~6_combout\,
	datad => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: LCCOMB_X37_Y28_N22
\hostpc|cpu|E_invert_arith_src_msb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_invert_arith_src_msb~2_combout\ = (\hostpc|cpu|R_valid~q\ & ((\hostpc|cpu|E_invert_arith_src_msb~1_combout\) # ((!\hostpc|cpu|D_iw\(5) & !\hostpc|cpu|E_invert_arith_src_msb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|E_invert_arith_src_msb~0_combout\,
	datac => \hostpc|cpu|E_invert_arith_src_msb~1_combout\,
	datad => \hostpc|cpu|R_valid~q\,
	combout => \hostpc|cpu|E_invert_arith_src_msb~2_combout\);

-- Location: FF_X37_Y28_N23
\hostpc|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_invert_arith_src_msb~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X41_Y30_N16
\hostpc|cpu|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~59_combout\ = \hostpc|cpu|E_src2\(31) $ (\hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_invert_arith_src_msb~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(31),
	datab => \hostpc|cpu|E_alu_sub~q\,
	datac => \hostpc|cpu|E_invert_arith_src_msb~q\,
	combout => \hostpc|cpu|Add1~59_combout\);

-- Location: M9K_X40_Y30_N0
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "UART_NIOSII_HostPC:hostpc|UART_NIOSII_HostPC_cpu:cpu|UART_NIOSII_HostPC_cpu_register_bank_a_module:UART_NIOSII_HostPC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \hostpc|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y32_N16
\hostpc|cpu|R_src1[31]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[31]~35_combout\ = (!\hostpc|cpu|R_src1~31_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & ((!\hostpc|cpu|R_ctrl_jmp_direct~q\) # (!\hostpc|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src1~31_combout\,
	datab => \hostpc|cpu|E_valid_from_R~q\,
	datac => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	combout => \hostpc|cpu|R_src1[31]~35_combout\);

-- Location: FF_X41_Y32_N17
\hostpc|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[31]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(31));

-- Location: LCCOMB_X41_Y30_N26
\hostpc|cpu|E_arith_src1[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_arith_src1\(31) = \hostpc|cpu|E_invert_arith_src_msb~q\ $ (\hostpc|cpu|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_invert_arith_src_msb~q\,
	datad => \hostpc|cpu|E_src1\(31),
	combout => \hostpc|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X39_Y29_N0
\hostpc|cpu|E_src2[30]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[30]~3_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \hostpc|cpu|E_src2[30]~3_combout\);

-- Location: M9K_X24_Y30_N0
\memory|the_altsyncram|auto_generated|ram_block1a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F10F111111F0110000000000000000000000000000000000000020001110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001001000100011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111",
	mem_init0 => X"11111111111111111111111111111111111111111111111111111000FFF111111111100000001000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002660000000000000000000000000000010000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\,
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a81_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a81_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y23_N0
\memory|the_altsyncram|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000480400000000000000000000000220401000100041000040000081500000200480000A003001100006000801040040001008001A0200805B02CA844045420404701000000004A2441004000010425180000400E4C00088020000002000008E001081260002231014C0100B00010102280C000020000601050000003400008000D2988860008100201000201C088001AC0C222E010A1BC0002600004113000B8000012C24E20040000600409A000200020000040002C18802A05200000808048080010000000000800100400000800210444600240520002000034000000000030408000080120280000014200698500218020451298006C6031130C1302A",
	mem_init2 => X"02A06001B1808000200401B60558240044044520408122214A050202503130652B08800A450002042C001008020100000600080004008108005015100000022200000040260601000800004440091000080019404888190000040000000080010804204A9482032000A431200030005118480018E44231001000000100880080038900014C44800006C600080445100000480000409020000022120408100808200082001100882160000008000000208AC0A008100040000104202820000440000000C5A09000200000208000000000000003C000000200408010000061029101450D52A0A010000043000000014A90204C1250DE24A20040A2820045441454",
	mem_init1 => X"0001800010800000001326200012240040040D1281101480010440280968101000944500888D40000300000000000000002000010810600008A0102A454044048041910C0003000000000000000000000000000001013221D000022000001001100800000000400021A256A800100000000900004000000000000024041000001C002000204000800000008004802000000D0081422000002141400014000C00040050000E141810A000E144110602000022000E11005644209000000000B0000000009000924A924A2B0CA01351050440142840066040200E000040230800024A908400200072140550A06812AA085C005688850052175010A090D8221B0410",
	mem_init0 => X"2040A38840410000400412156500564020100304050040000008000800000000180A012144221108028028840C1480000000002154022040411A0590040221108082000000E401CC909090C24200A000020000000010001184020084442020860004000800160814249B00810009092920202449480000848252220120000224188004A001000461082100000000023080401000000000000046108200800001001484401040024028000000082401000200024A01914021208000004002800882080800000000000000000000000014010000040010200040000002444001A00038000400020040008008494C8000AB8F109F6B20821DE08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y25_N0
\memory|the_altsyncram|auto_generated|ram_block1a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000007B0698E1041045BC1260881E8C60202874D1AF50024000800F00202800F2220200000000000273088C0080100800000439076B521008F0856A2A8643E4362A217A8AA6E2250D22E9F4B55E09B5AB5FE20B2A82010822D842448420827104A044088237F086F52A889338FF88895911C02CEF22380B3BC85E788A85BEB085BEB084D55FA05C42448A85B929CED895FAE4A7380AC5FF109121AB929CED72539C812B56885B53FC42448AAB6444AA554C494",
	mem_init2 => X"9052A44B91095562C458A9C84CB2466F109D14B005E210B62132DE2132DE2100484221510C00A47D222C04F10912372970899D2081008610C00A47D221602788489148A520115008791DBE45809F1091210A80089172D3E4201505809884890C02E45809C42448F90C048B322C04C4244C8104064400410001A110004020000301010009500B222C8059520010045045400201003002915010021502C229C0856A0069843001800801800E8000444E68800040D0342A018028448243000001080010100100060000000028FA2548100006800000110098009A4408098000004201004600000000C80000000310000000188020001908B2428840220008200880",
	mem_init1 => X"0000020004000000002002840000809E6C603050260128F2F638282C0A40662C029112AB481000068314000000BB8B52C18308009804E964804408098004080008008240800048000000200000000D1210002901008022016485100880020A022000000080090000000004004280001035003662D0033AC24826C40042882A808011115023620D4A373215A9011010C802002006843A4C0115B9A200016358F0A1C4C821C092C200104218000401A04B810002405D68808828021014014841400A4100A004D5FD56404000001002800A0000080486C00090012001128800034000000080424040042400400000024008108006DBBB955A542450009002000800",
	mem_init0 => X"002050208002004004A51000009020002000020109000109048200040004001010000820002400C00001800001C000300002052388101000020000000D01000D01000D0100680800C000000100308BD000010014000200002023A000010000002A800000000A00340401A02001C0000000024002492490124E40552508A0601201152100C15CC81061030BA4020201002480A80A2068C1290A90C52052012D386848802481102201481840429080019421004010100140400CA0204540010A0080A0C204EA0210904D0000A0248410000509008A0114A024902A008104002804A0004A1100100500142600000000650102120000000650840040008008208102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a52_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a52_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y26_N20
\memory|the_altsyncram|auto_generated|mux2|result_node[20]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[20]~45_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a52~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a20~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a52~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[20]~45_combout\);

-- Location: LCCOMB_X32_Y26_N6
\memory|the_altsyncram|auto_generated|mux2|result_node[20]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[20]~45_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a84\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[20]~45_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout\);

-- Location: LCCOMB_X29_Y28_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~22_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X29_Y28_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(20));

-- Location: FF_X32_Y28_N21
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X32_Y28_N18
\mm_interconnect_0|rsp_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(20) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(20),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~9_combout\);

-- Location: LCCOMB_X32_Y26_N14
\hostpc|cpu|F_iw[20]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[20]~37_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~9_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|src_payload~9_combout\,
	combout => \hostpc|cpu|F_iw[20]~37_combout\);

-- Location: FF_X32_Y26_N15
\hostpc|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[20]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(20));

-- Location: FF_X39_Y29_N1
\hostpc|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[30]~3_combout\,
	asdata => \hostpc|cpu|D_iw\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(30));

-- Location: LCCOMB_X42_Y30_N20
\hostpc|cpu|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~60_combout\ = \hostpc|cpu|E_src2\(30) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(30),
	datac => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~60_combout\);

-- Location: LCCOMB_X39_Y29_N28
\hostpc|cpu|E_src2[28]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[28]~5_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \hostpc|cpu|E_src2[28]~5_combout\);

-- Location: FF_X39_Y29_N29
\hostpc|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[28]~5_combout\,
	asdata => \hostpc|cpu|D_iw\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(28));

-- Location: LCCOMB_X41_Y30_N20
\hostpc|cpu|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~62_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(28),
	combout => \hostpc|cpu|Add1~62_combout\);

-- Location: LCCOMB_X39_Y29_N6
\hostpc|cpu|E_src2[27]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[27]~6_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \hostpc|cpu|E_src2[27]~6_combout\);

-- Location: FF_X39_Y29_N7
\hostpc|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[27]~6_combout\,
	asdata => \hostpc|cpu|D_iw\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(27));

-- Location: LCCOMB_X41_Y30_N14
\hostpc|cpu|Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~63_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_alu_sub~q\,
	datac => \hostpc|cpu|E_src2\(27),
	combout => \hostpc|cpu|Add1~63_combout\);

-- Location: LCCOMB_X41_Y30_N30
\hostpc|cpu|R_src1[27]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[27]~39_combout\ = (!\hostpc|cpu|R_src1~31_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & ((!\hostpc|cpu|R_ctrl_jmp_direct~q\) # (!\hostpc|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_valid_from_R~q\,
	datab => \hostpc|cpu|R_src1~31_combout\,
	datac => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	combout => \hostpc|cpu|R_src1[27]~39_combout\);

-- Location: FF_X41_Y30_N31
\hostpc|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[27]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(27));

-- Location: LCCOMB_X41_Y32_N6
\hostpc|cpu|R_src1[26]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[26]~40_combout\ = (!\hostpc|cpu|R_src1~31_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\hostpc|cpu|R_ctrl_jmp_direct~q\) # (!\hostpc|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src1~31_combout\,
	datab => \hostpc|cpu|E_valid_from_R~q\,
	datac => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \hostpc|cpu|R_src1[26]~40_combout\);

-- Location: FF_X41_Y32_N7
\hostpc|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[26]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(26));

-- Location: M9K_X40_Y29_N0
\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "UART_NIOSII_HostPC:hostpc|UART_NIOSII_HostPC_cpu:cpu|UART_NIOSII_HostPC_cpu_register_bank_b_module:UART_NIOSII_HostPC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \hostpc|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X39_Y29_N16
\hostpc|cpu|E_src2[26]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[26]~7_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	combout => \hostpc|cpu|E_src2[26]~7_combout\);

-- Location: FF_X39_Y29_N17
\hostpc|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[26]~7_combout\,
	asdata => \hostpc|cpu|D_iw\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(26));

-- Location: LCCOMB_X41_Y29_N22
\hostpc|cpu|Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~64_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(26),
	combout => \hostpc|cpu|Add1~64_combout\);

-- Location: LCCOMB_X41_Y32_N8
\hostpc|cpu|R_src1[25]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[25]~41_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datac => \hostpc|cpu|E_valid_from_R~q\,
	datad => \hostpc|cpu|R_src1~31_combout\,
	combout => \hostpc|cpu|R_src1[25]~41_combout\);

-- Location: FF_X41_Y32_N9
\hostpc|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[25]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(25));

-- Location: LCCOMB_X41_Y29_N0
\hostpc|cpu|Add1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~65_combout\ = \hostpc|cpu|E_src2\(25) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(25),
	datac => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~65_combout\);

-- Location: LCCOMB_X39_Y29_N12
\hostpc|cpu|E_src2[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[24]~9_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \hostpc|cpu|E_src2[24]~9_combout\);

-- Location: FF_X39_Y29_N13
\hostpc|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[24]~9_combout\,
	asdata => \hostpc|cpu|D_iw\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(24));

-- Location: LCCOMB_X41_Y29_N18
\hostpc|cpu|Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~66_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(24),
	combout => \hostpc|cpu|Add1~66_combout\);

-- Location: LCCOMB_X39_Y29_N22
\hostpc|cpu|E_src2[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[23]~10_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \hostpc|cpu|E_src2[23]~10_combout\);

-- Location: FF_X39_Y29_N23
\hostpc|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[23]~10_combout\,
	asdata => \hostpc|cpu|D_iw\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(23));

-- Location: LCCOMB_X41_Y29_N4
\hostpc|cpu|Add1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~67_combout\ = \hostpc|cpu|E_src2\(23) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(23),
	datac => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~67_combout\);

-- Location: LCCOMB_X33_Y29_N4
\hostpc|cpu|E_src2[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[22]~11_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \hostpc|cpu|E_src2[22]~11_combout\);

-- Location: FF_X33_Y29_N5
\hostpc|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[22]~11_combout\,
	asdata => \hostpc|cpu|D_iw\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(22));

-- Location: LCCOMB_X41_Y31_N20
\hostpc|cpu|Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~68_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(22),
	combout => \hostpc|cpu|Add1~68_combout\);

-- Location: LCCOMB_X35_Y29_N10
\hostpc|cpu|E_src2[21]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[21]~12_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \hostpc|cpu|E_src2[21]~12_combout\);

-- Location: FF_X35_Y29_N11
\hostpc|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[21]~12_combout\,
	asdata => \hostpc|cpu|D_iw\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(21));

-- Location: LCCOMB_X41_Y31_N12
\hostpc|cpu|Add1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~69_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(21),
	combout => \hostpc|cpu|Add1~69_combout\);

-- Location: LCCOMB_X41_Y31_N16
\hostpc|cpu|R_src1[21]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[21]~45_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datac => \hostpc|cpu|E_valid_from_R~q\,
	datad => \hostpc|cpu|R_src1~31_combout\,
	combout => \hostpc|cpu|R_src1[21]~45_combout\);

-- Location: FF_X41_Y31_N17
\hostpc|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[21]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(21));

-- Location: LCCOMB_X41_Y31_N8
\hostpc|cpu|Add1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~70_combout\ = \hostpc|cpu|E_src2\(20) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(20),
	datad => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~70_combout\);

-- Location: LCCOMB_X37_Y29_N18
\hostpc|cpu|E_src2[19]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[19]~14_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(21),
	datab => \hostpc|cpu|R_src2_use_imm~q\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \hostpc|cpu|E_src2[19]~14_combout\);

-- Location: FF_X37_Y29_N19
\hostpc|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[19]~14_combout\,
	asdata => \hostpc|cpu|D_iw\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(19));

-- Location: LCCOMB_X41_Y31_N22
\hostpc|cpu|Add1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~71_combout\ = \hostpc|cpu|E_src2\(19) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_src2\(19),
	datad => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~71_combout\);

-- Location: LCCOMB_X41_Y32_N30
\hostpc|cpu|R_src1[19]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[19]~34_combout\ = (!\hostpc|cpu|R_src1~31_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & ((!\hostpc|cpu|R_ctrl_jmp_direct~q\) # (!\hostpc|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src1~31_combout\,
	datab => \hostpc|cpu|E_valid_from_R~q\,
	datac => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \hostpc|cpu|R_src1[19]~34_combout\);

-- Location: FF_X41_Y32_N31
\hostpc|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[19]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(19));

-- Location: LCCOMB_X42_Y33_N16
\hostpc|cpu|Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~17_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_sub~q\,
	datac => \hostpc|cpu|E_src2\(18),
	combout => \hostpc|cpu|Add1~17_combout\);

-- Location: LCCOMB_X39_Y30_N2
\hostpc|cpu|E_src1[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[18]~3_combout\ = (\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18))) # (!\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|D_iw\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \hostpc|cpu|D_iw\(22),
	datad => \hostpc|cpu|R_src1~30_combout\,
	combout => \hostpc|cpu|E_src1[18]~3_combout\);

-- Location: LCCOMB_X38_Y31_N12
\hostpc|cpu|F_pc_plus_one[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[14]~28_combout\ = (\hostpc|cpu|F_pc\(14) & (\hostpc|cpu|F_pc_plus_one[13]~27\ $ (GND))) # (!\hostpc|cpu|F_pc\(14) & (!\hostpc|cpu|F_pc_plus_one[13]~27\ & VCC))
-- \hostpc|cpu|F_pc_plus_one[14]~29\ = CARRY((\hostpc|cpu|F_pc\(14) & !\hostpc|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(14),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[13]~27\,
	combout => \hostpc|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X38_Y31_N14
\hostpc|cpu|F_pc_plus_one[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[15]~30_combout\ = (\hostpc|cpu|F_pc\(15) & ((\hostpc|cpu|F_pc_plus_one[14]~29\) # (GND))) # (!\hostpc|cpu|F_pc\(15) & (!\hostpc|cpu|F_pc_plus_one[14]~29\))
-- \hostpc|cpu|F_pc_plus_one[15]~31\ = CARRY((\hostpc|cpu|F_pc\(15)) # (!\hostpc|cpu|F_pc_plus_one[14]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(15),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[14]~29\,
	combout => \hostpc|cpu|F_pc_plus_one[15]~30_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[15]~31\);

-- Location: LCCOMB_X37_Y31_N10
\hostpc|cpu|F_pc_no_crst_nxt[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[15]~22_combout\ = (!\hostpc|cpu|R_ctrl_break~q\ & (\hostpc|cpu|F_pc_plus_one[15]~30_combout\ & ((\hostpc|cpu|R_ctrl_exception~q\) # (!\hostpc|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_sel_nxt~0_combout\,
	datab => \hostpc|cpu|R_ctrl_break~q\,
	datac => \hostpc|cpu|F_pc_plus_one[15]~30_combout\,
	datad => \hostpc|cpu|R_ctrl_exception~q\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[15]~22_combout\);

-- Location: LCCOMB_X35_Y29_N24
\hostpc|cpu|E_src2[17]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[17]~1_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \hostpc|cpu|E_src2[17]~1_combout\);

-- Location: FF_X35_Y29_N25
\hostpc|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[17]~1_combout\,
	asdata => \hostpc|cpu|D_iw\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(17));

-- Location: LCCOMB_X42_Y33_N2
\hostpc|cpu|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~18_combout\ = \hostpc|cpu|E_src2\(17) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(17),
	datac => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~18_combout\);

-- Location: LCCOMB_X39_Y31_N16
\hostpc|cpu|E_src1[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[17]~4_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(21),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datad => \hostpc|cpu|R_src1~30_combout\,
	combout => \hostpc|cpu|E_src1[17]~4_combout\);

-- Location: FF_X39_Y31_N17
\hostpc|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[17]~4_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(17));

-- Location: LCCOMB_X33_Y29_N2
\hostpc|cpu|E_src2[16]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[16]~2_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \hostpc|cpu|E_src2[16]~2_combout\);

-- Location: FF_X33_Y29_N3
\hostpc|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[16]~2_combout\,
	asdata => \hostpc|cpu|D_iw\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(16));

-- Location: LCCOMB_X41_Y31_N14
\hostpc|cpu|Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~19_combout\ = \hostpc|cpu|E_src2\(16) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(16),
	datad => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~19_combout\);

-- Location: LCCOMB_X39_Y31_N10
\hostpc|cpu|E_src1[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[16]~5_combout\ = (\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16))) # (!\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|D_iw\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src1~30_combout\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \hostpc|cpu|D_iw\(20),
	combout => \hostpc|cpu|E_src1[16]~5_combout\);

-- Location: FF_X39_Y31_N11
\hostpc|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[16]~5_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(16));

-- Location: LCCOMB_X41_Y29_N8
\hostpc|cpu|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~20_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(15),
	combout => \hostpc|cpu|Add1~20_combout\);

-- Location: LCCOMB_X39_Y29_N24
\hostpc|cpu|R_src2_lo[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[14]~8_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(20))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|E_src2[11]~15_combout\,
	datac => \hostpc|cpu|D_iw\(20),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \hostpc|cpu|R_src2_lo[14]~8_combout\);

-- Location: FF_X39_Y29_N25
\hostpc|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[14]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(14));

-- Location: LCCOMB_X42_Y33_N4
\hostpc|cpu|Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~21_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(14),
	combout => \hostpc|cpu|Add1~21_combout\);

-- Location: LCCOMB_X39_Y30_N22
\hostpc|cpu|E_src1[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[13]~8_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(17),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datad => \hostpc|cpu|R_src1~30_combout\,
	combout => \hostpc|cpu|E_src1[13]~8_combout\);

-- Location: LCCOMB_X42_Y33_N22
\hostpc|cpu|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~22_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_sub~q\,
	datac => \hostpc|cpu|E_src2\(13),
	combout => \hostpc|cpu|Add1~22_combout\);

-- Location: LCCOMB_X39_Y31_N28
\hostpc|cpu|E_src1[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[12]~9_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src1~30_combout\,
	datab => \hostpc|cpu|D_iw\(16),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	combout => \hostpc|cpu|E_src1[12]~9_combout\);

-- Location: LCCOMB_X39_Y31_N24
\hostpc|cpu|Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~23_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(12),
	combout => \hostpc|cpu|Add1~23_combout\);

-- Location: LCCOMB_X39_Y29_N26
\hostpc|cpu|R_src2_lo[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[11]~11_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|D_iw\(17)))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datac => \hostpc|cpu|D_iw\(17),
	datad => \hostpc|cpu|E_src2[11]~15_combout\,
	combout => \hostpc|cpu|R_src2_lo[11]~11_combout\);

-- Location: FF_X39_Y29_N27
\hostpc|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[11]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(11));

-- Location: LCCOMB_X39_Y31_N26
\hostpc|cpu|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~24_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(11),
	combout => \hostpc|cpu|Add1~24_combout\);

-- Location: LCCOMB_X38_Y29_N18
\hostpc|cpu|R_src2_lo[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[10]~12_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|D_iw\(16)))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \hostpc|cpu|D_iw\(16),
	datad => \hostpc|cpu|E_src2[11]~15_combout\,
	combout => \hostpc|cpu|R_src2_lo[10]~12_combout\);

-- Location: FF_X38_Y29_N19
\hostpc|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[10]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(10));

-- Location: LCCOMB_X42_Y33_N0
\hostpc|cpu|Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~25_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_alu_sub~q\,
	datad => \hostpc|cpu|E_src2\(10),
	combout => \hostpc|cpu|Add1~25_combout\);

-- Location: LCCOMB_X42_Y31_N2
\hostpc|cpu|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~39_combout\ = ((\hostpc|cpu|E_src1\(9) $ (\hostpc|cpu|Add1~26_combout\ $ (!\hostpc|cpu|Add1~38\)))) # (GND)
-- \hostpc|cpu|Add1~40\ = CARRY((\hostpc|cpu|E_src1\(9) & ((\hostpc|cpu|Add1~26_combout\) # (!\hostpc|cpu|Add1~38\))) # (!\hostpc|cpu|E_src1\(9) & (\hostpc|cpu|Add1~26_combout\ & !\hostpc|cpu|Add1~38\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(9),
	datab => \hostpc|cpu|Add1~26_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~38\,
	combout => \hostpc|cpu|Add1~39_combout\,
	cout => \hostpc|cpu|Add1~40\);

-- Location: LCCOMB_X42_Y31_N4
\hostpc|cpu|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~41_combout\ = (\hostpc|cpu|E_src1\(10) & ((\hostpc|cpu|Add1~25_combout\ & (\hostpc|cpu|Add1~40\ & VCC)) # (!\hostpc|cpu|Add1~25_combout\ & (!\hostpc|cpu|Add1~40\)))) # (!\hostpc|cpu|E_src1\(10) & ((\hostpc|cpu|Add1~25_combout\ & 
-- (!\hostpc|cpu|Add1~40\)) # (!\hostpc|cpu|Add1~25_combout\ & ((\hostpc|cpu|Add1~40\) # (GND)))))
-- \hostpc|cpu|Add1~42\ = CARRY((\hostpc|cpu|E_src1\(10) & (!\hostpc|cpu|Add1~25_combout\ & !\hostpc|cpu|Add1~40\)) # (!\hostpc|cpu|E_src1\(10) & ((!\hostpc|cpu|Add1~40\) # (!\hostpc|cpu|Add1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(10),
	datab => \hostpc|cpu|Add1~25_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~40\,
	combout => \hostpc|cpu|Add1~41_combout\,
	cout => \hostpc|cpu|Add1~42\);

-- Location: LCCOMB_X42_Y31_N6
\hostpc|cpu|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~43_combout\ = ((\hostpc|cpu|E_src1\(11) $ (\hostpc|cpu|Add1~24_combout\ $ (!\hostpc|cpu|Add1~42\)))) # (GND)
-- \hostpc|cpu|Add1~44\ = CARRY((\hostpc|cpu|E_src1\(11) & ((\hostpc|cpu|Add1~24_combout\) # (!\hostpc|cpu|Add1~42\))) # (!\hostpc|cpu|E_src1\(11) & (\hostpc|cpu|Add1~24_combout\ & !\hostpc|cpu|Add1~42\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(11),
	datab => \hostpc|cpu|Add1~24_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~42\,
	combout => \hostpc|cpu|Add1~43_combout\,
	cout => \hostpc|cpu|Add1~44\);

-- Location: LCCOMB_X42_Y31_N8
\hostpc|cpu|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~45_combout\ = (\hostpc|cpu|E_src1\(12) & ((\hostpc|cpu|Add1~23_combout\ & (\hostpc|cpu|Add1~44\ & VCC)) # (!\hostpc|cpu|Add1~23_combout\ & (!\hostpc|cpu|Add1~44\)))) # (!\hostpc|cpu|E_src1\(12) & ((\hostpc|cpu|Add1~23_combout\ & 
-- (!\hostpc|cpu|Add1~44\)) # (!\hostpc|cpu|Add1~23_combout\ & ((\hostpc|cpu|Add1~44\) # (GND)))))
-- \hostpc|cpu|Add1~46\ = CARRY((\hostpc|cpu|E_src1\(12) & (!\hostpc|cpu|Add1~23_combout\ & !\hostpc|cpu|Add1~44\)) # (!\hostpc|cpu|E_src1\(12) & ((!\hostpc|cpu|Add1~44\) # (!\hostpc|cpu|Add1~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(12),
	datab => \hostpc|cpu|Add1~23_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~44\,
	combout => \hostpc|cpu|Add1~45_combout\,
	cout => \hostpc|cpu|Add1~46\);

-- Location: LCCOMB_X39_Y31_N6
\hostpc|cpu|F_pc_no_crst_nxt[10]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[10]~15_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & (\hostpc|cpu|Add1~45_combout\)) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\hostpc|cpu|F_pc_plus_one[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~45_combout\,
	datab => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \hostpc|cpu|F_pc_plus_one[10]~20_combout\,
	datad => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[10]~15_combout\);

-- Location: FF_X39_Y31_N7
\hostpc|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[10]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(10));

-- Location: LCCOMB_X38_Y31_N0
\hostpc|cpu|F_pc_plus_one[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[8]~16_combout\ = (\hostpc|cpu|F_pc\(8) & (\hostpc|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\hostpc|cpu|F_pc\(8) & (!\hostpc|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \hostpc|cpu|F_pc_plus_one[8]~17\ = CARRY((\hostpc|cpu|F_pc\(8) & !\hostpc|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(8),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[7]~15\,
	combout => \hostpc|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X38_Y31_N2
\hostpc|cpu|F_pc_plus_one[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[9]~18_combout\ = (\hostpc|cpu|F_pc\(9) & (!\hostpc|cpu|F_pc_plus_one[8]~17\)) # (!\hostpc|cpu|F_pc\(9) & ((\hostpc|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \hostpc|cpu|F_pc_plus_one[9]~19\ = CARRY((!\hostpc|cpu|F_pc_plus_one[8]~17\) # (!\hostpc|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(9),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[8]~17\,
	combout => \hostpc|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X38_Y31_N4
\hostpc|cpu|F_pc_plus_one[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[10]~20_combout\ = (\hostpc|cpu|F_pc\(10) & (\hostpc|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\hostpc|cpu|F_pc\(10) & (!\hostpc|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \hostpc|cpu|F_pc_plus_one[10]~21\ = CARRY((\hostpc|cpu|F_pc\(10) & !\hostpc|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(10),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[9]~19\,
	combout => \hostpc|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[10]~21\);

-- Location: FF_X39_Y31_N29
\hostpc|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[12]~9_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(12));

-- Location: LCCOMB_X42_Y31_N10
\hostpc|cpu|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~47_combout\ = ((\hostpc|cpu|E_src1\(13) $ (\hostpc|cpu|Add1~22_combout\ $ (!\hostpc|cpu|Add1~46\)))) # (GND)
-- \hostpc|cpu|Add1~48\ = CARRY((\hostpc|cpu|E_src1\(13) & ((\hostpc|cpu|Add1~22_combout\) # (!\hostpc|cpu|Add1~46\))) # (!\hostpc|cpu|E_src1\(13) & (\hostpc|cpu|Add1~22_combout\ & !\hostpc|cpu|Add1~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(13),
	datab => \hostpc|cpu|Add1~22_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~46\,
	combout => \hostpc|cpu|Add1~47_combout\,
	cout => \hostpc|cpu|Add1~48\);

-- Location: LCCOMB_X39_Y32_N8
\hostpc|cpu|F_pc_no_crst_nxt[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[11]~14_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & ((\hostpc|cpu|Add1~47_combout\))) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\hostpc|cpu|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_plus_one[11]~22_combout\,
	datab => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datac => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \hostpc|cpu|Add1~47_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[11]~14_combout\);

-- Location: FF_X39_Y32_N9
\hostpc|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[11]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(11));

-- Location: LCCOMB_X38_Y31_N6
\hostpc|cpu|F_pc_plus_one[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[11]~22_combout\ = (\hostpc|cpu|F_pc\(11) & (!\hostpc|cpu|F_pc_plus_one[10]~21\)) # (!\hostpc|cpu|F_pc\(11) & ((\hostpc|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \hostpc|cpu|F_pc_plus_one[11]~23\ = CARRY((!\hostpc|cpu|F_pc_plus_one[10]~21\) # (!\hostpc|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(11),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[10]~21\,
	combout => \hostpc|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[11]~23\);

-- Location: FF_X39_Y30_N23
\hostpc|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[13]~8_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(13));

-- Location: LCCOMB_X42_Y31_N12
\hostpc|cpu|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~49_combout\ = (\hostpc|cpu|E_src1\(14) & ((\hostpc|cpu|Add1~21_combout\ & (\hostpc|cpu|Add1~48\ & VCC)) # (!\hostpc|cpu|Add1~21_combout\ & (!\hostpc|cpu|Add1~48\)))) # (!\hostpc|cpu|E_src1\(14) & ((\hostpc|cpu|Add1~21_combout\ & 
-- (!\hostpc|cpu|Add1~48\)) # (!\hostpc|cpu|Add1~21_combout\ & ((\hostpc|cpu|Add1~48\) # (GND)))))
-- \hostpc|cpu|Add1~50\ = CARRY((\hostpc|cpu|E_src1\(14) & (!\hostpc|cpu|Add1~21_combout\ & !\hostpc|cpu|Add1~48\)) # (!\hostpc|cpu|E_src1\(14) & ((!\hostpc|cpu|Add1~48\) # (!\hostpc|cpu|Add1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(14),
	datab => \hostpc|cpu|Add1~21_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~48\,
	combout => \hostpc|cpu|Add1~49_combout\,
	cout => \hostpc|cpu|Add1~50\);

-- Location: LCCOMB_X42_Y31_N14
\hostpc|cpu|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~51_combout\ = ((\hostpc|cpu|E_src1\(15) $ (\hostpc|cpu|Add1~20_combout\ $ (!\hostpc|cpu|Add1~50\)))) # (GND)
-- \hostpc|cpu|Add1~52\ = CARRY((\hostpc|cpu|E_src1\(15) & ((\hostpc|cpu|Add1~20_combout\) # (!\hostpc|cpu|Add1~50\))) # (!\hostpc|cpu|E_src1\(15) & (\hostpc|cpu|Add1~20_combout\ & !\hostpc|cpu|Add1~50\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(15),
	datab => \hostpc|cpu|Add1~20_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~50\,
	combout => \hostpc|cpu|Add1~51_combout\,
	cout => \hostpc|cpu|Add1~52\);

-- Location: LCCOMB_X42_Y31_N16
\hostpc|cpu|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~53_combout\ = (\hostpc|cpu|Add1~19_combout\ & ((\hostpc|cpu|E_src1\(16) & (\hostpc|cpu|Add1~52\ & VCC)) # (!\hostpc|cpu|E_src1\(16) & (!\hostpc|cpu|Add1~52\)))) # (!\hostpc|cpu|Add1~19_combout\ & ((\hostpc|cpu|E_src1\(16) & 
-- (!\hostpc|cpu|Add1~52\)) # (!\hostpc|cpu|E_src1\(16) & ((\hostpc|cpu|Add1~52\) # (GND)))))
-- \hostpc|cpu|Add1~54\ = CARRY((\hostpc|cpu|Add1~19_combout\ & (!\hostpc|cpu|E_src1\(16) & !\hostpc|cpu|Add1~52\)) # (!\hostpc|cpu|Add1~19_combout\ & ((!\hostpc|cpu|Add1~52\) # (!\hostpc|cpu|E_src1\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~19_combout\,
	datab => \hostpc|cpu|E_src1\(16),
	datad => VCC,
	cin => \hostpc|cpu|Add1~52\,
	combout => \hostpc|cpu|Add1~53_combout\,
	cout => \hostpc|cpu|Add1~54\);

-- Location: LCCOMB_X42_Y31_N18
\hostpc|cpu|Add1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~55_combout\ = ((\hostpc|cpu|Add1~18_combout\ $ (\hostpc|cpu|E_src1\(17) $ (!\hostpc|cpu|Add1~54\)))) # (GND)
-- \hostpc|cpu|Add1~56\ = CARRY((\hostpc|cpu|Add1~18_combout\ & ((\hostpc|cpu|E_src1\(17)) # (!\hostpc|cpu|Add1~54\))) # (!\hostpc|cpu|Add1~18_combout\ & (\hostpc|cpu|E_src1\(17) & !\hostpc|cpu|Add1~54\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~18_combout\,
	datab => \hostpc|cpu|E_src1\(17),
	datad => VCC,
	cin => \hostpc|cpu|Add1~54\,
	combout => \hostpc|cpu|Add1~55_combout\,
	cout => \hostpc|cpu|Add1~56\);

-- Location: LCCOMB_X37_Y31_N22
\hostpc|cpu|F_pc_no_crst_nxt[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[15]~9_combout\ = (!\hostpc|cpu|F_pc_no_crst_nxt[15]~22_combout\ & (!\hostpc|cpu|R_ctrl_exception~q\ & ((!\hostpc|cpu|Add1~55_combout\) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_no_crst_nxt[15]~22_combout\,
	datab => \hostpc|cpu|R_ctrl_exception~q\,
	datac => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \hostpc|cpu|Add1~55_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[15]~9_combout\);

-- Location: FF_X37_Y31_N23
\hostpc|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[15]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(15));

-- Location: LCCOMB_X38_Y31_N16
\hostpc|cpu|F_pc_plus_one[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[16]~32_combout\ = \hostpc|cpu|F_pc_plus_one[15]~31\ $ (!\hostpc|cpu|F_pc\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|F_pc\(16),
	cin => \hostpc|cpu|F_pc_plus_one[15]~31\,
	combout => \hostpc|cpu|F_pc_plus_one[16]~32_combout\);

-- Location: FF_X39_Y30_N3
\hostpc|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[18]~3_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[16]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(18));

-- Location: LCCOMB_X42_Y31_N20
\hostpc|cpu|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~57_combout\ = (\hostpc|cpu|Add1~17_combout\ & ((\hostpc|cpu|E_src1\(18) & (\hostpc|cpu|Add1~56\ & VCC)) # (!\hostpc|cpu|E_src1\(18) & (!\hostpc|cpu|Add1~56\)))) # (!\hostpc|cpu|Add1~17_combout\ & ((\hostpc|cpu|E_src1\(18) & 
-- (!\hostpc|cpu|Add1~56\)) # (!\hostpc|cpu|E_src1\(18) & ((\hostpc|cpu|Add1~56\) # (GND)))))
-- \hostpc|cpu|Add1~58\ = CARRY((\hostpc|cpu|Add1~17_combout\ & (!\hostpc|cpu|E_src1\(18) & !\hostpc|cpu|Add1~56\)) # (!\hostpc|cpu|Add1~17_combout\ & ((!\hostpc|cpu|Add1~56\) # (!\hostpc|cpu|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~17_combout\,
	datab => \hostpc|cpu|E_src1\(18),
	datad => VCC,
	cin => \hostpc|cpu|Add1~56\,
	combout => \hostpc|cpu|Add1~57_combout\,
	cout => \hostpc|cpu|Add1~58\);

-- Location: LCCOMB_X42_Y31_N22
\hostpc|cpu|Add1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~72_combout\ = ((\hostpc|cpu|Add1~71_combout\ $ (\hostpc|cpu|E_src1\(19) $ (!\hostpc|cpu|Add1~58\)))) # (GND)
-- \hostpc|cpu|Add1~73\ = CARRY((\hostpc|cpu|Add1~71_combout\ & ((\hostpc|cpu|E_src1\(19)) # (!\hostpc|cpu|Add1~58\))) # (!\hostpc|cpu|Add1~71_combout\ & (\hostpc|cpu|E_src1\(19) & !\hostpc|cpu|Add1~58\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~71_combout\,
	datab => \hostpc|cpu|E_src1\(19),
	datad => VCC,
	cin => \hostpc|cpu|Add1~58\,
	combout => \hostpc|cpu|Add1~72_combout\,
	cout => \hostpc|cpu|Add1~73\);

-- Location: LCCOMB_X42_Y31_N24
\hostpc|cpu|Add1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~74_combout\ = (\hostpc|cpu|Add1~70_combout\ & ((\hostpc|cpu|E_src1\(20) & (\hostpc|cpu|Add1~73\ & VCC)) # (!\hostpc|cpu|E_src1\(20) & (!\hostpc|cpu|Add1~73\)))) # (!\hostpc|cpu|Add1~70_combout\ & ((\hostpc|cpu|E_src1\(20) & 
-- (!\hostpc|cpu|Add1~73\)) # (!\hostpc|cpu|E_src1\(20) & ((\hostpc|cpu|Add1~73\) # (GND)))))
-- \hostpc|cpu|Add1~75\ = CARRY((\hostpc|cpu|Add1~70_combout\ & (!\hostpc|cpu|E_src1\(20) & !\hostpc|cpu|Add1~73\)) # (!\hostpc|cpu|Add1~70_combout\ & ((!\hostpc|cpu|Add1~73\) # (!\hostpc|cpu|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~70_combout\,
	datab => \hostpc|cpu|E_src1\(20),
	datad => VCC,
	cin => \hostpc|cpu|Add1~73\,
	combout => \hostpc|cpu|Add1~74_combout\,
	cout => \hostpc|cpu|Add1~75\);

-- Location: LCCOMB_X42_Y31_N26
\hostpc|cpu|Add1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~76_combout\ = ((\hostpc|cpu|Add1~69_combout\ $ (\hostpc|cpu|E_src1\(21) $ (!\hostpc|cpu|Add1~75\)))) # (GND)
-- \hostpc|cpu|Add1~77\ = CARRY((\hostpc|cpu|Add1~69_combout\ & ((\hostpc|cpu|E_src1\(21)) # (!\hostpc|cpu|Add1~75\))) # (!\hostpc|cpu|Add1~69_combout\ & (\hostpc|cpu|E_src1\(21) & !\hostpc|cpu|Add1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~69_combout\,
	datab => \hostpc|cpu|E_src1\(21),
	datad => VCC,
	cin => \hostpc|cpu|Add1~75\,
	combout => \hostpc|cpu|Add1~76_combout\,
	cout => \hostpc|cpu|Add1~77\);

-- Location: LCCOMB_X42_Y31_N28
\hostpc|cpu|Add1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~78_combout\ = (\hostpc|cpu|E_src1\(22) & ((\hostpc|cpu|Add1~68_combout\ & (\hostpc|cpu|Add1~77\ & VCC)) # (!\hostpc|cpu|Add1~68_combout\ & (!\hostpc|cpu|Add1~77\)))) # (!\hostpc|cpu|E_src1\(22) & ((\hostpc|cpu|Add1~68_combout\ & 
-- (!\hostpc|cpu|Add1~77\)) # (!\hostpc|cpu|Add1~68_combout\ & ((\hostpc|cpu|Add1~77\) # (GND)))))
-- \hostpc|cpu|Add1~79\ = CARRY((\hostpc|cpu|E_src1\(22) & (!\hostpc|cpu|Add1~68_combout\ & !\hostpc|cpu|Add1~77\)) # (!\hostpc|cpu|E_src1\(22) & ((!\hostpc|cpu|Add1~77\) # (!\hostpc|cpu|Add1~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(22),
	datab => \hostpc|cpu|Add1~68_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~77\,
	combout => \hostpc|cpu|Add1~78_combout\,
	cout => \hostpc|cpu|Add1~79\);

-- Location: LCCOMB_X42_Y31_N30
\hostpc|cpu|Add1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~80_combout\ = ((\hostpc|cpu|E_src1\(23) $ (\hostpc|cpu|Add1~67_combout\ $ (!\hostpc|cpu|Add1~79\)))) # (GND)
-- \hostpc|cpu|Add1~81\ = CARRY((\hostpc|cpu|E_src1\(23) & ((\hostpc|cpu|Add1~67_combout\) # (!\hostpc|cpu|Add1~79\))) # (!\hostpc|cpu|E_src1\(23) & (\hostpc|cpu|Add1~67_combout\ & !\hostpc|cpu|Add1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(23),
	datab => \hostpc|cpu|Add1~67_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~79\,
	combout => \hostpc|cpu|Add1~80_combout\,
	cout => \hostpc|cpu|Add1~81\);

-- Location: LCCOMB_X42_Y30_N0
\hostpc|cpu|Add1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~82_combout\ = (\hostpc|cpu|Add1~66_combout\ & ((\hostpc|cpu|E_src1\(24) & (\hostpc|cpu|Add1~81\ & VCC)) # (!\hostpc|cpu|E_src1\(24) & (!\hostpc|cpu|Add1~81\)))) # (!\hostpc|cpu|Add1~66_combout\ & ((\hostpc|cpu|E_src1\(24) & 
-- (!\hostpc|cpu|Add1~81\)) # (!\hostpc|cpu|E_src1\(24) & ((\hostpc|cpu|Add1~81\) # (GND)))))
-- \hostpc|cpu|Add1~83\ = CARRY((\hostpc|cpu|Add1~66_combout\ & (!\hostpc|cpu|E_src1\(24) & !\hostpc|cpu|Add1~81\)) # (!\hostpc|cpu|Add1~66_combout\ & ((!\hostpc|cpu|Add1~81\) # (!\hostpc|cpu|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~66_combout\,
	datab => \hostpc|cpu|E_src1\(24),
	datad => VCC,
	cin => \hostpc|cpu|Add1~81\,
	combout => \hostpc|cpu|Add1~82_combout\,
	cout => \hostpc|cpu|Add1~83\);

-- Location: LCCOMB_X42_Y30_N2
\hostpc|cpu|Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~84_combout\ = ((\hostpc|cpu|E_src1\(25) $ (\hostpc|cpu|Add1~65_combout\ $ (!\hostpc|cpu|Add1~83\)))) # (GND)
-- \hostpc|cpu|Add1~85\ = CARRY((\hostpc|cpu|E_src1\(25) & ((\hostpc|cpu|Add1~65_combout\) # (!\hostpc|cpu|Add1~83\))) # (!\hostpc|cpu|E_src1\(25) & (\hostpc|cpu|Add1~65_combout\ & !\hostpc|cpu|Add1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(25),
	datab => \hostpc|cpu|Add1~65_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~83\,
	combout => \hostpc|cpu|Add1~84_combout\,
	cout => \hostpc|cpu|Add1~85\);

-- Location: LCCOMB_X42_Y30_N4
\hostpc|cpu|Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~86_combout\ = (\hostpc|cpu|E_src1\(26) & ((\hostpc|cpu|Add1~64_combout\ & (\hostpc|cpu|Add1~85\ & VCC)) # (!\hostpc|cpu|Add1~64_combout\ & (!\hostpc|cpu|Add1~85\)))) # (!\hostpc|cpu|E_src1\(26) & ((\hostpc|cpu|Add1~64_combout\ & 
-- (!\hostpc|cpu|Add1~85\)) # (!\hostpc|cpu|Add1~64_combout\ & ((\hostpc|cpu|Add1~85\) # (GND)))))
-- \hostpc|cpu|Add1~87\ = CARRY((\hostpc|cpu|E_src1\(26) & (!\hostpc|cpu|Add1~64_combout\ & !\hostpc|cpu|Add1~85\)) # (!\hostpc|cpu|E_src1\(26) & ((!\hostpc|cpu|Add1~85\) # (!\hostpc|cpu|Add1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(26),
	datab => \hostpc|cpu|Add1~64_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~85\,
	combout => \hostpc|cpu|Add1~86_combout\,
	cout => \hostpc|cpu|Add1~87\);

-- Location: LCCOMB_X42_Y30_N6
\hostpc|cpu|Add1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~88_combout\ = ((\hostpc|cpu|Add1~63_combout\ $ (\hostpc|cpu|E_src1\(27) $ (!\hostpc|cpu|Add1~87\)))) # (GND)
-- \hostpc|cpu|Add1~89\ = CARRY((\hostpc|cpu|Add1~63_combout\ & ((\hostpc|cpu|E_src1\(27)) # (!\hostpc|cpu|Add1~87\))) # (!\hostpc|cpu|Add1~63_combout\ & (\hostpc|cpu|E_src1\(27) & !\hostpc|cpu|Add1~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~63_combout\,
	datab => \hostpc|cpu|E_src1\(27),
	datad => VCC,
	cin => \hostpc|cpu|Add1~87\,
	combout => \hostpc|cpu|Add1~88_combout\,
	cout => \hostpc|cpu|Add1~89\);

-- Location: LCCOMB_X42_Y30_N8
\hostpc|cpu|Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~90_combout\ = (\hostpc|cpu|Add1~62_combout\ & ((\hostpc|cpu|E_src1\(28) & (\hostpc|cpu|Add1~89\ & VCC)) # (!\hostpc|cpu|E_src1\(28) & (!\hostpc|cpu|Add1~89\)))) # (!\hostpc|cpu|Add1~62_combout\ & ((\hostpc|cpu|E_src1\(28) & 
-- (!\hostpc|cpu|Add1~89\)) # (!\hostpc|cpu|E_src1\(28) & ((\hostpc|cpu|Add1~89\) # (GND)))))
-- \hostpc|cpu|Add1~91\ = CARRY((\hostpc|cpu|Add1~62_combout\ & (!\hostpc|cpu|E_src1\(28) & !\hostpc|cpu|Add1~89\)) # (!\hostpc|cpu|Add1~62_combout\ & ((!\hostpc|cpu|Add1~89\) # (!\hostpc|cpu|E_src1\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~62_combout\,
	datab => \hostpc|cpu|E_src1\(28),
	datad => VCC,
	cin => \hostpc|cpu|Add1~89\,
	combout => \hostpc|cpu|Add1~90_combout\,
	cout => \hostpc|cpu|Add1~91\);

-- Location: LCCOMB_X42_Y30_N10
\hostpc|cpu|Add1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~92_combout\ = ((\hostpc|cpu|Add1~61_combout\ $ (\hostpc|cpu|E_src1\(29) $ (!\hostpc|cpu|Add1~91\)))) # (GND)
-- \hostpc|cpu|Add1~93\ = CARRY((\hostpc|cpu|Add1~61_combout\ & ((\hostpc|cpu|E_src1\(29)) # (!\hostpc|cpu|Add1~91\))) # (!\hostpc|cpu|Add1~61_combout\ & (\hostpc|cpu|E_src1\(29) & !\hostpc|cpu|Add1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~61_combout\,
	datab => \hostpc|cpu|E_src1\(29),
	datad => VCC,
	cin => \hostpc|cpu|Add1~91\,
	combout => \hostpc|cpu|Add1~92_combout\,
	cout => \hostpc|cpu|Add1~93\);

-- Location: LCCOMB_X42_Y30_N12
\hostpc|cpu|Add1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~94_combout\ = (\hostpc|cpu|E_src1\(30) & ((\hostpc|cpu|Add1~60_combout\ & (\hostpc|cpu|Add1~93\ & VCC)) # (!\hostpc|cpu|Add1~60_combout\ & (!\hostpc|cpu|Add1~93\)))) # (!\hostpc|cpu|E_src1\(30) & ((\hostpc|cpu|Add1~60_combout\ & 
-- (!\hostpc|cpu|Add1~93\)) # (!\hostpc|cpu|Add1~60_combout\ & ((\hostpc|cpu|Add1~93\) # (GND)))))
-- \hostpc|cpu|Add1~95\ = CARRY((\hostpc|cpu|E_src1\(30) & (!\hostpc|cpu|Add1~60_combout\ & !\hostpc|cpu|Add1~93\)) # (!\hostpc|cpu|E_src1\(30) & ((!\hostpc|cpu|Add1~93\) # (!\hostpc|cpu|Add1~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(30),
	datab => \hostpc|cpu|Add1~60_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~93\,
	combout => \hostpc|cpu|Add1~94_combout\,
	cout => \hostpc|cpu|Add1~95\);

-- Location: LCCOMB_X42_Y30_N14
\hostpc|cpu|Add1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~96_combout\ = ((\hostpc|cpu|Add1~59_combout\ $ (\hostpc|cpu|E_arith_src1\(31) $ (!\hostpc|cpu|Add1~95\)))) # (GND)
-- \hostpc|cpu|Add1~97\ = CARRY((\hostpc|cpu|Add1~59_combout\ & ((\hostpc|cpu|E_arith_src1\(31)) # (!\hostpc|cpu|Add1~95\))) # (!\hostpc|cpu|Add1~59_combout\ & (\hostpc|cpu|E_arith_src1\(31) & !\hostpc|cpu|Add1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~59_combout\,
	datab => \hostpc|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \hostpc|cpu|Add1~95\,
	combout => \hostpc|cpu|Add1~96_combout\,
	cout => \hostpc|cpu|Add1~97\);

-- Location: LCCOMB_X41_Y30_N2
\hostpc|cpu|E_logic_result[31]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[31]~19_combout\ = (\hostpc|cpu|E_src2\(31) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(31)))))) # (!\hostpc|cpu|E_src2\(31) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(31)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(31),
	datab => \hostpc|cpu|R_logic_op\(1),
	datac => \hostpc|cpu|R_logic_op\(0),
	datad => \hostpc|cpu|E_src1\(31),
	combout => \hostpc|cpu|E_logic_result[31]~19_combout\);

-- Location: LCCOMB_X41_Y30_N18
\hostpc|cpu|W_alu_result[31]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[31]~25_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[31]~19_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~96_combout\,
	datab => \hostpc|cpu|R_ctrl_logic~q\,
	datad => \hostpc|cpu|E_logic_result[31]~19_combout\,
	combout => \hostpc|cpu|W_alu_result[31]~25_combout\);

-- Location: LCCOMB_X38_Y26_N30
\hostpc|cpu|D_ctrl_shift_rot~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_rot~1_combout\ = (\hostpc|cpu|Equal62~7_combout\ & ((\hostpc|cpu|D_iw\(14)) # (!\hostpc|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal62~7_combout\,
	combout => \hostpc|cpu|D_ctrl_shift_rot~1_combout\);

-- Location: LCCOMB_X38_Y26_N10
\hostpc|cpu|D_op_opx_rsv63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_op_opx_rsv63~0_combout\ = (\hostpc|cpu|D_iw\(15) & \hostpc|cpu|D_iw\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|D_iw\(14),
	combout => \hostpc|cpu|D_op_opx_rsv63~0_combout\);

-- Location: LCCOMB_X37_Y26_N18
\hostpc|cpu|Equal62~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~6_combout\ = (\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_iw\(16) & (!\hostpc|cpu|D_iw\(13) & \hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~6_combout\);

-- Location: LCCOMB_X38_Y26_N20
\hostpc|cpu|D_ctrl_shift_rot~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_rot~0_combout\ = (\hostpc|cpu|D_op_opx_rsv63~0_combout\ & ((\hostpc|cpu|Equal62~6_combout\) # ((\hostpc|cpu|Equal62~5_combout\) # (\hostpc|cpu|Equal62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_op_opx_rsv63~0_combout\,
	datab => \hostpc|cpu|Equal62~6_combout\,
	datac => \hostpc|cpu|Equal62~5_combout\,
	datad => \hostpc|cpu|Equal62~4_combout\,
	combout => \hostpc|cpu|D_ctrl_shift_rot~0_combout\);

-- Location: LCCOMB_X42_Y29_N28
\hostpc|cpu|D_ctrl_shift_rot~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_rot~2_combout\ = (!\hostpc|cpu|D_iw\(14) & ((\hostpc|cpu|D_iw\(15) & ((\hostpc|cpu|D_ctrl_shift_logical~0_combout\))) # (!\hostpc|cpu|D_iw\(15) & (\hostpc|cpu|Equal62~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|Equal62~4_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|D_ctrl_shift_logical~0_combout\,
	combout => \hostpc|cpu|D_ctrl_shift_rot~2_combout\);

-- Location: LCCOMB_X38_Y26_N0
\hostpc|cpu|D_ctrl_shift_rot~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_shift_rot~3_combout\ = (\hostpc|cpu|Equal0~6_combout\ & ((\hostpc|cpu|D_ctrl_shift_rot~1_combout\) # ((\hostpc|cpu|D_ctrl_shift_rot~0_combout\) # (\hostpc|cpu|D_ctrl_shift_rot~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_shift_rot~1_combout\,
	datab => \hostpc|cpu|D_ctrl_shift_rot~0_combout\,
	datac => \hostpc|cpu|Equal0~6_combout\,
	datad => \hostpc|cpu|D_ctrl_shift_rot~2_combout\,
	combout => \hostpc|cpu|D_ctrl_shift_rot~3_combout\);

-- Location: FF_X38_Y26_N1
\hostpc|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_shift_rot~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_shift_rot~q\);

-- Location: FF_X41_Y30_N19
\hostpc|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[31]~25_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(31));

-- Location: LCCOMB_X29_Y30_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~30_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~30_combout\);

-- Location: FF_X29_Y30_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(31));

-- Location: FF_X33_Y30_N11
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X33_Y30_N10
\hostpc|cpu|av_ld_byte3_data_nxt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~6_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(31)) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout\ & 
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\memory|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(31),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X37_Y30_N8
\hostpc|cpu|av_ld_byte3_data_nxt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~7_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\hostpc|cpu|av_ld_byte3_data_nxt~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datac => \hostpc|cpu|av_ld_byte3_data_nxt~6_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X37_Y30_N9
\hostpc|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte3_data_nxt~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte3_data\(7));

-- Location: LCCOMB_X37_Y30_N10
\hostpc|cpu|W_rf_wr_data[31]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[31]~27_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte3_data\(7))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|W_alu_result\(31) & ((!\hostpc|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|W_alu_result\(31),
	datac => \hostpc|cpu|av_ld_byte3_data\(7),
	datad => \hostpc|cpu|E_alu_result~0_combout\,
	combout => \hostpc|cpu|W_rf_wr_data[31]~27_combout\);

-- Location: LCCOMB_X41_Y30_N4
\hostpc|cpu|R_src1[30]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[30]~36_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \hostpc|cpu|R_src1~31_combout\,
	datac => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datad => \hostpc|cpu|E_valid_from_R~q\,
	combout => \hostpc|cpu|R_src1[30]~36_combout\);

-- Location: FF_X41_Y30_N5
\hostpc|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[30]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(30));

-- Location: LCCOMB_X42_Y30_N24
\hostpc|cpu|E_logic_result[30]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[30]~20_combout\ = (\hostpc|cpu|E_src2\(30) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(30)))))) # (!\hostpc|cpu|E_src2\(30) & ((\hostpc|cpu|E_src1\(30) & ((\hostpc|cpu|R_logic_op\(1)))) # 
-- (!\hostpc|cpu|E_src1\(30) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(30),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src1\(30),
	datad => \hostpc|cpu|R_logic_op\(1),
	combout => \hostpc|cpu|E_logic_result[30]~20_combout\);

-- Location: LCCOMB_X42_Y30_N28
\hostpc|cpu|W_alu_result[30]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[30]~26_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[30]~20_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~94_combout\,
	datab => \hostpc|cpu|R_ctrl_logic~q\,
	datad => \hostpc|cpu|E_logic_result[30]~20_combout\,
	combout => \hostpc|cpu|W_alu_result[30]~26_combout\);

-- Location: FF_X42_Y30_N29
\hostpc|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[30]~26_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(30));

-- Location: LCCOMB_X38_Y30_N2
\hostpc|cpu|W_rf_wr_data[30]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[30]~28_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte3_data\(6))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|W_alu_result\(30) & !\hostpc|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|av_ld_byte3_data\(6),
	datac => \hostpc|cpu|W_alu_result\(30),
	datad => \hostpc|cpu|E_alu_result~0_combout\,
	combout => \hostpc|cpu|W_rf_wr_data[30]~28_combout\);

-- Location: LCCOMB_X41_Y32_N18
\hostpc|cpu|R_src1[29]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[29]~37_combout\ = (!\hostpc|cpu|R_src1~31_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & ((!\hostpc|cpu|R_ctrl_jmp_direct~q\) # (!\hostpc|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src1~31_combout\,
	datab => \hostpc|cpu|E_valid_from_R~q\,
	datac => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \hostpc|cpu|R_src1[29]~37_combout\);

-- Location: FF_X41_Y32_N19
\hostpc|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[29]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(29));

-- Location: LCCOMB_X42_Y30_N18
\hostpc|cpu|E_logic_result[29]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[29]~21_combout\ = (\hostpc|cpu|E_src2\(29) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|E_src1\(29) & \hostpc|cpu|R_logic_op\(0)))))) # (!\hostpc|cpu|E_src2\(29) & ((\hostpc|cpu|R_logic_op\(1) & (\hostpc|cpu|E_src1\(29))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|E_src1\(29) & !\hostpc|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|E_src2\(29),
	datac => \hostpc|cpu|E_src1\(29),
	datad => \hostpc|cpu|R_logic_op\(0),
	combout => \hostpc|cpu|E_logic_result[29]~21_combout\);

-- Location: LCCOMB_X42_Y30_N22
\hostpc|cpu|W_alu_result[29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[29]~27_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[29]~21_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~92_combout\,
	datab => \hostpc|cpu|R_ctrl_logic~q\,
	datad => \hostpc|cpu|E_logic_result[29]~21_combout\,
	combout => \hostpc|cpu|W_alu_result[29]~27_combout\);

-- Location: FF_X42_Y30_N23
\hostpc|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[29]~27_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(29));

-- Location: LCCOMB_X38_Y30_N14
\hostpc|cpu|W_rf_wr_data[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[29]~29_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte3_data\(5))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|av_ld_byte3_data\(5),
	datad => \hostpc|cpu|W_alu_result\(29),
	combout => \hostpc|cpu|W_rf_wr_data[29]~29_combout\);

-- Location: LCCOMB_X41_Y32_N20
\hostpc|cpu|R_src1[28]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[28]~38_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datab => \hostpc|cpu|E_valid_from_R~q\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \hostpc|cpu|R_src1~31_combout\,
	combout => \hostpc|cpu|R_src1[28]~38_combout\);

-- Location: FF_X41_Y32_N21
\hostpc|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[28]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(28));

-- Location: LCCOMB_X42_Y33_N6
\hostpc|cpu|E_logic_result[28]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[28]~22_combout\ = (\hostpc|cpu|E_src1\(28) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src2\(28)))))) # (!\hostpc|cpu|E_src1\(28) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src2\(28)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src2\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src1\(28),
	datad => \hostpc|cpu|E_src2\(28),
	combout => \hostpc|cpu|E_logic_result[28]~22_combout\);

-- Location: LCCOMB_X41_Y30_N12
\hostpc|cpu|W_alu_result[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[28]~28_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[28]~22_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[28]~22_combout\,
	datab => \hostpc|cpu|Add1~90_combout\,
	datad => \hostpc|cpu|R_ctrl_logic~q\,
	combout => \hostpc|cpu|W_alu_result[28]~28_combout\);

-- Location: FF_X41_Y30_N13
\hostpc|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[28]~28_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(28));

-- Location: LCCOMB_X32_Y28_N12
\hostpc|cpu|av_ld_byte3_data_nxt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~12_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(28))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(28),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X37_Y30_N30
\hostpc|cpu|av_ld_byte3_data_nxt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~13_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\hostpc|cpu|av_ld_byte3_data_nxt~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte3_data_nxt~12_combout\,
	datab => \hostpc|cpu|av_fill_bit~0_combout\,
	datad => \hostpc|cpu|av_ld_aligning_data~q\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: FF_X37_Y30_N31
\hostpc|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte3_data_nxt~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte3_data\(4));

-- Location: LCCOMB_X38_Y30_N10
\hostpc|cpu|W_rf_wr_data[28]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[28]~30_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte3_data\(4))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & (\hostpc|cpu|W_alu_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|W_alu_result\(28),
	datad => \hostpc|cpu|av_ld_byte3_data\(4),
	combout => \hostpc|cpu|W_rf_wr_data[28]~30_combout\);

-- Location: LCCOMB_X36_Y29_N26
\hostpc|cpu|d_writedata[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_writedata[31]~7_combout\ = (\hostpc|cpu|D_ctrl_mem16~1_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \hostpc|cpu|d_writedata[31]~7_combout\);

-- Location: FF_X36_Y29_N27
\hostpc|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|d_writedata[31]~7_combout\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(31));

-- Location: LCCOMB_X30_Y28_N18
\mm_interconnect_0|cmd_mux|src_payload~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~32_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_mux|src_payload~32_combout\);

-- Location: FF_X30_Y28_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X30_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(31))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(31),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(31),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X36_Y28_N6
\hostpc|cpu|E_mem_byte_en[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_mem_byte_en[3]~3_combout\ = (\hostpc|cpu|D_ctrl_mem8~1_combout\ & ((\hostpc|cpu|D_ctrl_mem16~1_combout\) # ((\hostpc|cpu|Add1~5_combout\ & \hostpc|cpu|Add1~7_combout\)))) # (!\hostpc|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\hostpc|cpu|Add1~7_combout\)) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	datab => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datac => \hostpc|cpu|Add1~5_combout\,
	datad => \hostpc|cpu|Add1~7_combout\,
	combout => \hostpc|cpu|E_mem_byte_en[3]~3_combout\);

-- Location: FF_X36_Y28_N7
\hostpc|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_mem_byte_en[3]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_byteenable\(3));

-- Location: LCCOMB_X36_Y28_N18
\mm_interconnect_0|cmd_mux|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(35) = (\mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \hostpc|cpu|d_byteenable\(3),
	combout => \mm_interconnect_0|cmd_mux|src_data\(35));

-- Location: FF_X36_Y28_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X28_Y28_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(3)) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(3),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: M9K_X24_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "UART_NIOSII_HostPC:hostpc|UART_NIOSII_HostPC_cpu:cpu|UART_NIOSII_HostPC_cpu_nios2_oci:the_UART_NIOSII_HostPC_cpu_nios2_oci|UART_NIOSII_HostPC_cpu_nios2_ocimem:the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram_module:UART_NIOSII_HostPC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y28_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~26_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X29_Y28_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(27));

-- Location: FF_X35_Y27_N9
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X35_Y27_N8
\hostpc|cpu|av_ld_byte3_data_nxt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~14_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(27))))) # (!\memory|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(27),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X38_Y30_N8
\hostpc|cpu|av_ld_byte3_data_nxt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~15_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\hostpc|cpu|av_ld_byte3_data_nxt~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datac => \hostpc|cpu|av_ld_byte3_data_nxt~14_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X38_Y30_N9
\hostpc|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte3_data_nxt~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X41_Y30_N8
\hostpc|cpu|E_logic_result[27]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[27]~23_combout\ = (\hostpc|cpu|E_src2\(27) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(27)))))) # (!\hostpc|cpu|E_src2\(27) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(27)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(27),
	datab => \hostpc|cpu|R_logic_op\(1),
	datac => \hostpc|cpu|R_logic_op\(0),
	datad => \hostpc|cpu|E_src1\(27),
	combout => \hostpc|cpu|E_logic_result[27]~23_combout\);

-- Location: LCCOMB_X41_Y30_N6
\hostpc|cpu|W_alu_result[27]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[27]~29_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[27]~23_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~88_combout\,
	datab => \hostpc|cpu|E_logic_result[27]~23_combout\,
	datad => \hostpc|cpu|R_ctrl_logic~q\,
	combout => \hostpc|cpu|W_alu_result[27]~29_combout\);

-- Location: FF_X41_Y30_N7
\hostpc|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[27]~29_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(27));

-- Location: LCCOMB_X38_Y30_N0
\hostpc|cpu|W_rf_wr_data[27]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[27]~31_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte3_data\(3))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|av_ld_byte3_data\(3),
	datad => \hostpc|cpu|W_alu_result\(27),
	combout => \hostpc|cpu|W_rf_wr_data[27]~31_combout\);

-- Location: LCCOMB_X36_Y28_N24
\hostpc|cpu|d_writedata[27]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_writedata[27]~3_combout\ = (\hostpc|cpu|D_ctrl_mem16~1_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \hostpc|cpu|d_writedata[27]~3_combout\);

-- Location: FF_X36_Y28_N25
\hostpc|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|d_writedata[27]~3_combout\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(27));

-- Location: LCCOMB_X36_Y28_N22
\mm_interconnect_0|cmd_mux|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~28_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(27),
	combout => \mm_interconnect_0|cmd_mux|src_payload~28_combout\);

-- Location: FF_X36_Y28_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X25_Y28_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(27)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(27),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(27),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X30_Y28_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~16_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(27))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(27),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X30_Y28_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X30_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[24]~8_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(24)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(24),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(24),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[24]~8_combout\);

-- Location: LCCOMB_X32_Y28_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~9_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~9_combout\);

-- Location: FF_X32_Y28_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(26));

-- Location: FF_X32_Y28_N9
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X32_Y28_N8
\hostpc|cpu|av_ld_byte3_data_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~2_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[26]~20_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(26))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(26),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[26]~20_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X37_Y30_N26
\hostpc|cpu|av_ld_byte3_data_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~3_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\hostpc|cpu|av_ld_byte3_data_nxt~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datac => \hostpc|cpu|av_ld_byte3_data_nxt~2_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~3_combout\);

-- Location: FF_X37_Y30_N27
\hostpc|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte3_data_nxt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte3_data\(2));

-- Location: LCCOMB_X41_Y29_N20
\hostpc|cpu|E_logic_result[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[26]~24_combout\ = (\hostpc|cpu|E_src2\(26) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(26)))))) # (!\hostpc|cpu|E_src2\(26) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(26)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(26),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|E_src1\(26),
	combout => \hostpc|cpu|E_logic_result[26]~24_combout\);

-- Location: LCCOMB_X41_Y29_N14
\hostpc|cpu|W_alu_result[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[26]~24_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[26]~24_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[26]~24_combout\,
	datad => \hostpc|cpu|Add1~86_combout\,
	combout => \hostpc|cpu|W_alu_result[26]~24_combout\);

-- Location: FF_X41_Y29_N15
\hostpc|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[26]~24_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(26));

-- Location: LCCOMB_X41_Y29_N6
\hostpc|cpu|W_rf_wr_data[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[26]~26_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte3_data\(2))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_result~0_combout\,
	datab => \hostpc|cpu|av_ld_byte3_data\(2),
	datac => \hostpc|cpu|W_alu_result\(26),
	datad => \hostpc|cpu|R_ctrl_ld~q\,
	combout => \hostpc|cpu|W_rf_wr_data[26]~26_combout\);

-- Location: LCCOMB_X39_Y29_N10
\hostpc|cpu|E_src2[25]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[25]~8_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \hostpc|cpu|E_src2[25]~8_combout\);

-- Location: FF_X39_Y29_N11
\hostpc|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[25]~8_combout\,
	asdata => \hostpc|cpu|D_iw\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(25));

-- Location: LCCOMB_X41_Y29_N30
\hostpc|cpu|E_logic_result[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[25]~25_combout\ = (\hostpc|cpu|E_src2\(25) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(25)))))) # (!\hostpc|cpu|E_src2\(25) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(25)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|R_logic_op\(1),
	datac => \hostpc|cpu|E_src2\(25),
	datad => \hostpc|cpu|E_src1\(25),
	combout => \hostpc|cpu|E_logic_result[25]~25_combout\);

-- Location: LCCOMB_X41_Y29_N12
\hostpc|cpu|W_alu_result[25]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[25]~23_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[25]~25_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[25]~25_combout\,
	datab => \hostpc|cpu|Add1~84_combout\,
	datad => \hostpc|cpu|R_ctrl_logic~q\,
	combout => \hostpc|cpu|W_alu_result[25]~23_combout\);

-- Location: FF_X41_Y29_N13
\hostpc|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[25]~23_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(25));

-- Location: LCCOMB_X38_Y30_N12
\hostpc|cpu|W_rf_wr_data[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[25]~25_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte3_data\(1))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|av_ld_byte3_data\(1),
	datad => \hostpc|cpu|W_alu_result\(25),
	combout => \hostpc|cpu|W_rf_wr_data[25]~25_combout\);

-- Location: LCCOMB_X41_Y30_N28
\hostpc|cpu|R_src1[24]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[24]~42_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datab => \hostpc|cpu|R_src1~31_combout\,
	datac => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datad => \hostpc|cpu|E_valid_from_R~q\,
	combout => \hostpc|cpu|R_src1[24]~42_combout\);

-- Location: FF_X41_Y30_N29
\hostpc|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[24]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(24));

-- Location: LCCOMB_X41_Y29_N16
\hostpc|cpu|E_logic_result[24]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[24]~26_combout\ = (\hostpc|cpu|E_src1\(24) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src2\(24)))))) # (!\hostpc|cpu|E_src1\(24) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src2\(24)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src2\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(24),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|E_src2\(24),
	combout => \hostpc|cpu|E_logic_result[24]~26_combout\);

-- Location: LCCOMB_X41_Y29_N2
\hostpc|cpu|W_alu_result[24]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[24]~22_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[24]~26_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[24]~26_combout\,
	datad => \hostpc|cpu|Add1~82_combout\,
	combout => \hostpc|cpu|W_alu_result[24]~22_combout\);

-- Location: FF_X41_Y29_N3
\hostpc|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[24]~22_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(24));

-- Location: LCCOMB_X39_Y28_N12
\mm_interconnect_0|cmd_mux_001|src_data[35]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(35) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_byteenable\(3),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: M9K_X40_Y20_N0
\memory|the_altsyncram|auto_generated|ram_block1a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF8079002817F08154005BB99A08C000C6064600700514C14803F40090022247B01FA78017780A010801E0E8C3C1080100000000E18000020101B1800200000000003C60008047C42300200F004000C040860FC3000030200400D8C0318FBAFFE188080100407FB18042000000007F1001E20000003C4000000F19E7F11180007180007180000000F8C03111800000004180000000000000FE300C6000000000000000000000040003F8C0310007880000000000",
	mem_init2 => X"00400001E2000000200000F18C300001E31F000000FC6003C6300FC6300FC6363183C67E3000000C0000067E300C4000000001C302010363000000C0000033F1806271394119F87180000E0000C7E300C60FDFBF620300F8C0040000CF1806300060000CF8C0313E30000210000678C0300208281906022B44407C07D8856804400535300034000001A000840010640EA1000238554C00004380194D02000340304022A80202AA62DF00D340C008902820740A238214300005E2C4002650D5001D557818020E01C218110000006000008400182028C306060000000011E800444CEBEAC21000484E458000401C4C000A28E90001080021A540004A630400BAB3",
	mem_init1 => X"001F8000024000038E000004004F051800030084080000C001804000000000180000001060020405FCE840C101011007012AF60606181B000000050017E9E9C8200884A48010DD000067A602000004A7100037C000100028424280BA98C1002EACC007E2C100800000082004000003E1004FE000003E0020008302000486516FFEE0042A019728020005000100354008AAA98A14034101F820004080C00A863400000304FC000800008006400004B00000008A04000060032C2801920434196301B018908082322F000000101000730E150002858A88003AA100832C0203F0400010008060085C41CA00000020020982E807C890640007022040008002000005",
	mem_init0 => X"000050520007404126480407E010000020000201802109928000000400040019480FC04770800C100060004060100401B08080400016281007D401008004200004200004200021002820002000000402038111018248080E0804001020400401000404002282080010800084000100200040008006034C003018800067DDB800F0FA4E3008E0200C8088004A5C000064010801A0000002B09D271243A52E000383A48188508B10A495E3A81D21514020642E810700B893AA010405EB83BED487401816880B9B400B807006190E000810000004006801B12000140888893202000274018904B440730000008562D34C232FE4DDD2F6910390957684EA00000400",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y21_N0
\memory|the_altsyncram|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"03F1809800000000000000000000000716020082240006B041201C3F000C007E11804403F00002EC10D0000A204060082302002041800840007A028010280009CA8000000002828CC0000000800FC04606A8280C634F8244000E07E0140003CA8201F9C01001F801E408011A044551100421220203CC0060DA00000604002C6C02502003CF203994C4400112400900000C400662C8C31BD6920478000600060C00D03BE84F941B5C24210840840000187C800000600FE8410816606084140C200086010415428007D0044000004444000015000001C4C02E00101CC00003F503E000180D431C2000E4182600800DF467B0FC0F5C081001DBF6D0C773764A9116",
	mem_init2 => X"F800F6FD90750D7F80A0C20800000C48102000542802114601424008040A192C00A20CC420000028AEF4040000000846DBC26028131D10B3208368A007E0C900480017046BF1522845DA800510396900400FC00000100200040E0000008000280100000018C412803E40201087C01F20100443E0000400570080018C421580000004000013C80B3200001003A00805210000003F005824001EC009122441B08483361105B26416CF74880B550601A1080B500477000800100000080E3800E0040814000080A418008C8468007CE2000E00081DDA0022001F18E20A21010000001E0050000200001009D0201000080002400BA188005B84058D1642315E82810E",
	mem_init1 => X"02C0400010920181B4C200013F220261603004200005E004016043036003622011A0380400040400100448410410000000040750044C83C0080061801B809A030007E664009028001A0860109094088502078D012F2A3CCCA000032000000000200A710000002519600CE0021C888840000910005C850008303039814010C2C002613080C00301911DC065D5A5A18000000F01E3D562810100108007E008001903F0801FA40020201C0E40028344A2405FB70FD00220802000E00101002800400800100020000000040002896004000800200071B22108401002348600101601900018096AA0C000D8EE5D840C0021800038001889E062E10302030100600B28",
	mem_init0 => X"800400008C07A132809CC06E0889E0860006401800DB0501800A6010008500022C306A0620C068300740000840780E4837BFBD062021148C27A0000040D08601180F2440000010110303030C0D13C0CE0040E11001226C0008C002EC804203C0233189CC01800238002C08247300000000000E0000408000000010020013A70025A300015834480219038109484D800118005D924E4139144800239022C04001C600020002D18000008306DB0000101004CC80211008221417207E06030C0101C0010000000000000000000000000009002500880100380020000F3C08247D80020010822000080B0F13E18DB000030301E30000028000075E1E1F281FC1E200",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N24
\memory|the_altsyncram|auto_generated|mux2|result_node[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a56~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a24~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout\);

-- Location: LCCOMB_X36_Y28_N4
\mm_interconnect_0|cmd_mux_001|src_payload~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(27),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: M9K_X40_Y27_N0
\memory|the_altsyncram|auto_generated|ram_block1a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00F000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000FFF0000000000000000090000000900000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\,
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a88_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a88_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N10
\memory|the_altsyncram|auto_generated|mux2|result_node[24]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[24]~16_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a88~portadataout\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[24]~15_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a88~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[24]~16_combout\);

-- Location: LCCOMB_X36_Y26_N6
\hostpc|cpu|av_ld_byte3_data_nxt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~4_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(24)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[24]~16_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[24]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[24]~16_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCCOMB_X37_Y30_N4
\hostpc|cpu|av_ld_byte3_data_nxt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~5_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\hostpc|cpu|av_ld_byte3_data_nxt~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datac => \hostpc|cpu|av_ld_byte3_data_nxt~4_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~5_combout\);

-- Location: FF_X37_Y30_N5
\hostpc|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte3_data_nxt~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte3_data\(0));

-- Location: LCCOMB_X37_Y30_N14
\hostpc|cpu|W_rf_wr_data[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[24]~24_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte3_data\(0))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|W_alu_result\(24) & ((!\hostpc|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|W_alu_result\(24),
	datac => \hostpc|cpu|av_ld_byte3_data\(0),
	datad => \hostpc|cpu|E_alu_result~0_combout\,
	combout => \hostpc|cpu|W_rf_wr_data[24]~24_combout\);

-- Location: LCCOMB_X41_Y30_N22
\hostpc|cpu|R_src1[23]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[23]~43_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \hostpc|cpu|R_src1~31_combout\,
	datac => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datad => \hostpc|cpu|E_valid_from_R~q\,
	combout => \hostpc|cpu|R_src1[23]~43_combout\);

-- Location: FF_X41_Y30_N23
\hostpc|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[23]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(23));

-- Location: LCCOMB_X41_Y29_N10
\hostpc|cpu|E_logic_result[23]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[23]~27_combout\ = (\hostpc|cpu|E_src2\(23) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(23)))))) # (!\hostpc|cpu|E_src2\(23) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(23)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(23),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|E_src1\(23),
	combout => \hostpc|cpu|E_logic_result[23]~27_combout\);

-- Location: LCCOMB_X41_Y29_N24
\hostpc|cpu|W_alu_result[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[23]~21_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[23]~27_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|Add1~80_combout\,
	datad => \hostpc|cpu|E_logic_result[23]~27_combout\,
	combout => \hostpc|cpu|W_alu_result[23]~21_combout\);

-- Location: FF_X41_Y29_N25
\hostpc|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[23]~21_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(23));

-- Location: LCCOMB_X37_Y30_N18
\hostpc|cpu|W_rf_wr_data[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[23]~23_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte2_data\(7))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|W_alu_result\(23) & !\hostpc|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte2_data\(7),
	datab => \hostpc|cpu|W_alu_result\(23),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|E_alu_result~0_combout\,
	combout => \hostpc|cpu|W_rf_wr_data[23]~23_combout\);

-- Location: LCCOMB_X41_Y31_N10
\hostpc|cpu|R_src1[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[22]~44_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datac => \hostpc|cpu|E_valid_from_R~q\,
	datad => \hostpc|cpu|R_src1~31_combout\,
	combout => \hostpc|cpu|R_src1[22]~44_combout\);

-- Location: FF_X41_Y31_N11
\hostpc|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[22]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(22));

-- Location: LCCOMB_X41_Y31_N0
\hostpc|cpu|E_logic_result[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[22]~28_combout\ = (\hostpc|cpu|E_src1\(22) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src2\(22)))))) # (!\hostpc|cpu|E_src1\(22) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src2\(22)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src2\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src1\(22),
	datad => \hostpc|cpu|E_src2\(22),
	combout => \hostpc|cpu|E_logic_result[22]~28_combout\);

-- Location: LCCOMB_X38_Y32_N6
\hostpc|cpu|W_alu_result[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[22]~20_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[22]~28_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[22]~28_combout\,
	datad => \hostpc|cpu|Add1~78_combout\,
	combout => \hostpc|cpu|W_alu_result[22]~20_combout\);

-- Location: FF_X38_Y32_N7
\hostpc|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[22]~20_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(22));

-- Location: LCCOMB_X32_Y28_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~5_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X32_Y28_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(22));

-- Location: FF_X36_Y26_N23
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X36_Y26_N22
\mm_interconnect_0|rsp_mux|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~12_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(22)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[22]~12_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[22]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[22]~12_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: LCCOMB_X38_Y30_N6
\hostpc|cpu|av_ld_byte2_data[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte2_data[6]~4_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte2_data[6]~4_combout\);

-- Location: FF_X38_Y30_N7
\hostpc|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte2_data[6]~4_combout\,
	asdata => \hostpc|cpu|av_ld_byte3_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X38_Y30_N20
\hostpc|cpu|W_rf_wr_data[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[22]~22_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte2_data\(6))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|W_alu_result\(22) & (!\hostpc|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(22),
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|av_ld_byte2_data\(6),
	combout => \hostpc|cpu|W_rf_wr_data[22]~22_combout\);

-- Location: LCCOMB_X36_Y29_N16
\hostpc|cpu|d_writedata[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_writedata[29]~5_combout\ = (\hostpc|cpu|D_ctrl_mem16~1_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \hostpc|cpu|d_writedata[29]~5_combout\);

-- Location: FF_X36_Y29_N17
\hostpc|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|d_writedata[29]~5_combout\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(29));

-- Location: LCCOMB_X33_Y26_N4
\mm_interconnect_0|cmd_mux_001|src_payload~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = (\hostpc|cpu|d_writedata\(29) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_writedata\(29),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: M9K_X58_Y25_N0
\memory|the_altsyncram|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80020200000000000000000000000002500681002C4C00808F00E000520E30019403768004A683A424F000CB0200300001780D0200C0803072DCB711F8BF88FCABF88AA267573CC3854C857214002CE1DCB3C9C3EE4006C021F100043040B0201223CD80A2F001515C5231FF01555F80600081800CB002104400010000004014042200060088010A42014AA5012800020110064E8647EE0280C06018C03ABABC31580060BB9191982782E001000004000C00002E02000048000712E304800D6000301044004205300C4010CB0888886018BD55544004032A80106070004386800003882D7C0250E0C80400060BE2FE14E0049DF89DF64256F8449C4354DB7267",
	mem_init2 => X"7D5815BF13260D167DB4A0488807A8FC3A7D901224000014812201F1000E683600900C04220060851D7020000000208E349D012ADBF60685070100010000C000000008003EF1DE578FD5190CC483A800028000000000106F000400000000030C30C9489010A0264801CC40C7800400E32031C00202084401010C09800400030020200204066052880001828010009906000228002214A12E0015C142850FB7551F3F0112EA5B13A4E8A102E2041BDDDE7C0C4168008004000000500821EA800200000004818844100000125000008000000401C00019DC00148120082E040000000802000004AC00A00012001580800101800000000020201002000001000004",
	mem_init1 => X"1021C80003C800000006100438420270400001012003003000000001400502802601000811001101208920840B20408702203004A3810C000000021001080000241BE00C12408020047106204851630208D8769210047C01E000030C0000040180031C00000408020A044003E10080C000003825402002100000000600000001067528800114138060051080CE800008020C01830008080800210100002000815C00240004003EE6B4004006C62F8A001A5E0060800500400084B00201C408000000210F9C00000002000023800008200000007D508086004000000009400000200020008082400002450600000102000010002100408048040004014080C180",
	mem_init0 => X"10000001408142040104008421004070100301C00218020000800000000010114001800801008040C200201400100840442040080300014CA140000802600802810288800002000404040410120090E21A000000000400D0100814A200A000804000100800000010040800A01C0814089000044040000082401001300001C22040780444A04800040801041000801A0201029448800200480040508800810003C800008C003C022000000018082000012107020D0845804AAC10002804311200810804000000000000000000000000080002000012002027240000C130101100A90100724000132080411449000008838D088D6B01821DE04000213148000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y23_N0
\memory|the_altsyncram|auto_generated|ram_block1a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D80000000000000007FA02A28AA00005AAB5400DFEBC603F7074061023B818008A89B85808000089284800080022013EEEE5982100C800000018866B521008D0446A2A0603A0162A113A8AA6E1208C22C8F4B54609B5AB5AE109288201082298220044A28A7084A044088237F046F52A889318F784895891C02C6F12380B1BC45EF8484434A04434A044D55F805C22004845B929C65895AAE4A7180AC57F0880118B929C6572538C812A5688DB51FC220048A16244A2544C494",
	mem_init2 => X"90D2A44B89094562C458A9C44CB2466F089D14B005E110B61132DE1132DE1124044211508800846D222C04F08801372870818D1081008608800846D221602784400944A12211500471192E45809F0880110A952A0932D3E2201505809844008802645809C22004F888008B122C04C2200014400030209A02980030406C8051E0165381D20040CC000200005192118B8084B242420A802027441160B23A102440053917D029D0540364110009001802005C082468081520000E80801260A6000086FAA40220040A06552213E040000A110808002050002001200805002A9001223B797E04823200801804C8120020C800688498802AA60000008300001040C000",
	mem_init1 => X"1C004006A01000012D5438CEB7C00A5A15379A966A1D0ED01BCD4A643A1D335A0E86A06600081008B9E00001624462AEAB55E001200025880D2801102BB918254443A8020C06488181F860902220C40030C0C02881A29010000000C00004100000070010A0D4040001906307186260028075288004400015000801A801580290540060451418483008000014A4AC00A541500C0004002422400081500096201250013400400000000100215801002000000004A02BF3CE342F1CA9930E02A171D02A9890E900100680484806466014824210941F04211B414510A66004800CC8880C8900C0028301020048481A3550038FE000B02000020BFFC227FF08C60000",
	mem_init0 => X"99098900480A12400EC001000100090BFC0888030008E34088011124046A20342FC00400040AA9001000818A000080000B006000000064000200443E00400D10400D1040180200610006A4402A42080280100000001400E0048000214000803C102020010050034100600801A220000000843E7000000000000E001004862000009200010A4004060000004000010030006042040000302009000200200028000002CC0020A0540880001001062000043020020081008020082144502A014400008000E23C08A8560400888C048000C0040060093010D88248180684401C2004003809073007041C105001001600450B2280100E410C00C8825109F000038080",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a61_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a61_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N28
\memory|the_altsyncram|auto_generated|mux2|result_node[29]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[29]~57_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a61~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a29~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a61~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[29]~57_combout\);

-- Location: LCCOMB_X33_Y27_N12
\mm_interconnect_0|cmd_mux_001|src_payload~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = (\hostpc|cpu|d_writedata\(31) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(31),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: M9K_X40_Y24_N0
\memory|the_altsyncram|auto_generated|ram_block1a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00F000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000777000000000000000004000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\,
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a92_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a92_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N30
\memory|the_altsyncram|auto_generated|mux2|result_node[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[29]~57_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a93\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[29]~57_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a93\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout\);

-- Location: LCCOMB_X36_Y26_N28
\hostpc|cpu|av_ld_byte3_data_nxt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~10_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(29)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(29),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X37_Y30_N6
\hostpc|cpu|av_ld_byte3_data_nxt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte3_data_nxt~11_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\hostpc|cpu|av_ld_byte3_data_nxt~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datab => \hostpc|cpu|av_ld_byte3_data_nxt~10_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: FF_X37_Y30_N7
\hostpc|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte3_data_nxt~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte3_data\(5));

-- Location: FF_X38_Y30_N27
\hostpc|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte2_data[5]~5_combout\,
	asdata => \hostpc|cpu|av_ld_byte3_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X41_Y31_N24
\hostpc|cpu|E_logic_result[21]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[21]~29_combout\ = (\hostpc|cpu|E_src1\(21) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src2\(21)))))) # (!\hostpc|cpu|E_src1\(21) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src2\(21)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src2\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src1\(21),
	datad => \hostpc|cpu|E_src2\(21),
	combout => \hostpc|cpu|E_logic_result[21]~29_combout\);

-- Location: LCCOMB_X38_Y33_N26
\hostpc|cpu|W_alu_result[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[21]~30_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[21]~29_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[21]~29_combout\,
	datad => \hostpc|cpu|Add1~76_combout\,
	combout => \hostpc|cpu|W_alu_result[21]~30_combout\);

-- Location: FF_X38_Y33_N27
\hostpc|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[21]~30_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(21));

-- Location: LCCOMB_X38_Y30_N28
\hostpc|cpu|W_rf_wr_data[21]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[21]~32_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte2_data\(5))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|av_ld_byte2_data\(5),
	datad => \hostpc|cpu|W_alu_result\(21),
	combout => \hostpc|cpu|W_rf_wr_data[21]~32_combout\);

-- Location: LCCOMB_X41_Y31_N18
\hostpc|cpu|R_src1[20]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[20]~46_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datac => \hostpc|cpu|E_valid_from_R~q\,
	datad => \hostpc|cpu|R_src1~31_combout\,
	combout => \hostpc|cpu|R_src1[20]~46_combout\);

-- Location: FF_X41_Y31_N19
\hostpc|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[20]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(20));

-- Location: LCCOMB_X41_Y31_N30
\hostpc|cpu|E_logic_result[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[20]~30_combout\ = (\hostpc|cpu|E_src2\(20) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(20)))))) # (!\hostpc|cpu|E_src2\(20) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(20)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src2\(20),
	datad => \hostpc|cpu|E_src1\(20),
	combout => \hostpc|cpu|E_logic_result[20]~30_combout\);

-- Location: LCCOMB_X41_Y30_N0
\hostpc|cpu|W_alu_result[20]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[20]~31_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[20]~30_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[20]~30_combout\,
	datab => \hostpc|cpu|R_ctrl_logic~q\,
	datad => \hostpc|cpu|Add1~74_combout\,
	combout => \hostpc|cpu|W_alu_result[20]~31_combout\);

-- Location: FF_X41_Y30_N1
\hostpc|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[20]~31_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(20));

-- Location: LCCOMB_X32_Y28_N20
\mm_interconnect_0|rsp_mux|src_payload~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~14_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(20))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(20),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[20]~46_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: LCCOMB_X37_Y30_N20
\hostpc|cpu|av_ld_byte2_data[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte2_data[4]~6_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	datab => \hostpc|cpu|av_fill_bit~0_combout\,
	datad => \hostpc|cpu|av_ld_aligning_data~q\,
	combout => \hostpc|cpu|av_ld_byte2_data[4]~6_combout\);

-- Location: FF_X37_Y30_N21
\hostpc|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte2_data[4]~6_combout\,
	asdata => \hostpc|cpu|av_ld_byte3_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X37_Y30_N28
\hostpc|cpu|W_rf_wr_data[20]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[20]~33_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte2_data\(4))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|W_alu_result\(20) & ((!\hostpc|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|W_alu_result\(20),
	datac => \hostpc|cpu|av_ld_byte2_data\(4),
	datad => \hostpc|cpu|E_alu_result~0_combout\,
	combout => \hostpc|cpu|W_rf_wr_data[20]~33_combout\);

-- Location: LCCOMB_X37_Y29_N4
\hostpc|cpu|E_st_data[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[20]~12_combout\ = (\hostpc|cpu|d_byteenable[2]~0_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\hostpc|cpu|d_byteenable[2]~0_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_byteenable[2]~0_combout\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \hostpc|cpu|E_st_data[20]~12_combout\);

-- Location: FF_X37_Y29_N5
\hostpc|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[20]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(20));

-- Location: LCCOMB_X28_Y32_N18
\mm_interconnect_0|cmd_mux_001|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: M9K_X24_Y33_N0
\memory|the_altsyncram|auto_generated|ram_block1a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF800000000063069041051401879E020000018511D74D9AF51064000880F00202800F2A11E00000000000273088C03823F8000000439076B52D068F0816AFA8643E436AA207ABEA6E205052EE9F4BD5619BDBBDFE20B2A860D09A29840448124D27105A344689A3FF082FF7A889338FF88095901C02CEF20380B3BC83E788281BEB081BEB080D55FA25C40448281B929CED8D5FAE4A7382AC57F101120AB929CED72539C852B56885B51FC404482A96404AA554C494",
	mem_init2 => X"9052A44B90095562C658A9C81CF2466F103914B005E20EB620FADE20FADE2049C80620D10442A57F222C0CF10112172970899D208D068610442A57F22160678808904827AE375588395DBE45819F1011207AA0489072D3E4013F05819880890446E45819C40448790444AF322C0CC4044C834407E5805942A1A79000652056030101008B5003222E801D5612804452434450092048023130120A14C0C029C1856A20D2451102400BA5802E88405D4E6B901042F0BC2A058004468041258001C80F681001410601020700001B2548190016C000061108D8219A640919810000428EF3EF008BBBC350022EEE1FA002FEE0FD80FFFC7DCCB2528C602210883C8888",
	mem_init1 => X"900002200D00000108A402B690008A9E6C402000201820F2E63000203040442C0C11B2EB48190016BAF6000030AFCF56EDA2E821D846ED6CC86C09398B041A075FF2E240AEE74815DDB46811ABB8EC1212EEE90BEFAE730174A5588884228C2222200000881D400000D1560154C200123DBCB232900B2A46C02280240248A91740910122A15D2C40270215A883A610444D002E16003A21017139AE40410B42D186C41623401040400072034C04002001800004006308C88C2C021916035C61602AD190B057D5DD5FC06EF80BFFEA91CA40F6BD1FB467DF9057F436728E00037BB807FFA04254608424006EF80FFFE889948006FFBB955A54E6F77D9B7EF6A800",
	mem_init0 => X"5FFFD124FFEA1FFCC6E5100000913DAD357DDA81095021090493DBA41F7F801030000828002400EA0001F40001EA003A0003652FB8702000020040000D01990D01990D0190680CC0C61D480154BFDBDD000100140003F000342BA042018300002A80C000005A75340641A03321C00040000A40724924B0524E60557518A0611203142109C1569A1165032B84022281002C90AA8F206CC96B0A10A4204201ED284868C064A12024410818504216A0015421804000100100400AA0304530010800A020E204EAA610904910E02224141420019910828104AA64903333B704400900A0004311321001000424000004005501821100000024D0862041008128240102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a51_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a51_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y34_N0
\memory|the_altsyncram|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000E4804000000000000000000000002284000001044010000882000815000002E04A0C00A0030011100060408018603CC001008021A0320805F02CA85C05D420404701440000004AECC1004000031C27380000431E1C402880E000C0021B0008E30728127C002239014C0110B15430103DC0D01F59030064D050200002400018020D3DA996001A923201004201C0A8401A80EBA084B7A1281002600004113200B8000613E880238C1002603489A38020C1E0000040002C18803AB52B248080987C0880101600420008021004000008002051556002E0570C0628003400302000003277A88008013D2A000001624CE80500899E22491A98ACEC88B113141302A",
	mem_init2 => X"93A062B3B2228000400401B62110248044054D306085A2214B0582225833B8652B8CB00A456002042CF0180B02C1000126000B820400CF3801549710000C022210C0004023E6471009D000C4C0097A008800194048E819000000300003218C0108C4204AB582073000AD312A00380053184B0018E44B7783132C908105C9038032BB03070D45D00944C7CFD804451106104830004092E00C00229224489408982801A2003100882564128408000040A09AE0A008750058061904A02000000448000800C5A09000201003208000018000001403C00050000040011010006102910147AD52BCA010010043D20000014E9022CC1250DE24B3FE40A2BDC8A5441554",
	mem_init1 => X"FF31AFB7E8C01E584A1362363052250A42C40D92C15A15F9FE87BCE809681013AC94450BB9CC4003294B34B40001450F7622380F0B906D0FF6A2122B457F6C84B659990C3341D062017186000009D3020CE0701205013321DFA7FED3FFFFFCFB99F482FFFFF840002DA7D6A8011F47BFE776E3F1407BEF81CF4FCC2404EF3703E50E2413205002A000000080868E205F7FF6BE5CFBBA000E214144001403EC04040050000E1418F6A100E1447B277E988136000E13085644239000001000B000100002901C924A924A2B04B01355050449D42841462CD4200E040040230820024AB0A400200072140550A06812AA0A5C005688A50052975014A194D8229B2450",
	mem_init0 => X"2840A38B4041000040041295650056482810032445004000000802E801000000380AA12945229148028038B40C1480000000002954822340411A0594050229168082000000E501CC949494D25200A000020B000000100191B402308645A020860004000826160814209B00010001092120222409080070048242230120000204188000A08140046D082100000000323680461040000000000046D082088000010014844C90400040281C00000004676E0210004AA59154A12080000844328248824008000000000000000000000000140102000400002000880400C2444403A0013A010880020240808408094F80002F8F101F6B31821DE08000013028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y30_N8
\memory|the_altsyncram|auto_generated|mux2|result_node[19]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[19]~47_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a51~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a19~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a51~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[19]~47_combout\);

-- Location: LCCOMB_X33_Y30_N2
\memory|the_altsyncram|auto_generated|mux2|result_node[19]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[19]~47_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a83\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|ram_block1a83\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[19]~47_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout\);

-- Location: LCCOMB_X33_Y30_N12
\mm_interconnect_0|rsp_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~15_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(19)) # 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout\ & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\memory|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(19),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: LCCOMB_X38_Y30_N16
\hostpc|cpu|av_ld_byte2_data[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte2_data[3]~7_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~15_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte2_data[3]~7_combout\);

-- Location: FF_X38_Y30_N17
\hostpc|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte2_data[3]~7_combout\,
	asdata => \hostpc|cpu|av_ld_byte3_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte2_data\(3));

-- Location: LCCOMB_X41_Y31_N4
\hostpc|cpu|E_logic_result[19]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[19]~31_combout\ = (\hostpc|cpu|E_src2\(19) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|E_src1\(19) & \hostpc|cpu|R_logic_op\(0)))))) # (!\hostpc|cpu|E_src2\(19) & ((\hostpc|cpu|R_logic_op\(1) & (\hostpc|cpu|E_src1\(19))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|E_src1\(19) & !\hostpc|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|E_src2\(19),
	datac => \hostpc|cpu|E_src1\(19),
	datad => \hostpc|cpu|R_logic_op\(0),
	combout => \hostpc|cpu|E_logic_result[19]~31_combout\);

-- Location: LCCOMB_X42_Y30_N26
\hostpc|cpu|W_alu_result[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[19]~19_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[19]~31_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[19]~31_combout\,
	datab => \hostpc|cpu|R_ctrl_logic~q\,
	datad => \hostpc|cpu|Add1~72_combout\,
	combout => \hostpc|cpu|W_alu_result[19]~19_combout\);

-- Location: FF_X42_Y30_N27
\hostpc|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[19]~19_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(19));

-- Location: LCCOMB_X38_Y30_N30
\hostpc|cpu|W_rf_wr_data[19]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[19]~21_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte2_data\(3))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_ld~q\,
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|av_ld_byte2_data\(3),
	datad => \hostpc|cpu|W_alu_result\(19),
	combout => \hostpc|cpu|W_rf_wr_data[19]~21_combout\);

-- Location: LCCOMB_X35_Y29_N14
\hostpc|cpu|E_st_data[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[21]~11_combout\ = (\hostpc|cpu|d_byteenable[2]~0_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\hostpc|cpu|d_byteenable[2]~0_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_byteenable[2]~0_combout\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \hostpc|cpu|E_st_data[21]~11_combout\);

-- Location: FF_X35_Y29_N15
\hostpc|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[21]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(21));

-- Location: LCCOMB_X35_Y29_N16
\mm_interconnect_0|cmd_mux_001|src_payload~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = (\hostpc|cpu|d_writedata\(21) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(21),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X33_Y26_N18
\mm_interconnect_0|cmd_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = (\hostpc|cpu|d_writedata\(23) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(23),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: M9K_X40_Y26_N0
\memory|the_altsyncram|auto_generated|ram_block1a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F10F001100F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000007770000000000000000050000000500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\,
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a80_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a80_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y8_N0
\memory|the_altsyncram|auto_generated|ram_block1a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D80000000000000007FD8B5295015014B8A6800DFEBC743F5D74DDAF50024000800F1B202800F2200200000000020273088C0283180800000439076BDA9048F085EAAA8643E4372E217AAAAEE2250D2EE9F4BD5619BDBBFFE20B6A8609092298436C8524927105A24448923FF086FD6A889338FF88895911DA2CEF223B4B3BC87E788A85BEB085BEB084D55FA25C436C8A85B929CED895FAE4A7382AC57F10DB21AB929CED72539C852B56885B51FC436C8AA96444AA554C494",
	mem_init2 => X"9052A44B91095562C458A9C85CF2466F10BD14B005E218B621B2DE21B2DE2148484621F10C42A57D222C0CF10DB237BD70EB9D2089048610C42A57D2216067886D9148A7B1F75508795DBE45819F10DB217AA0489172D3E4211D05819886D90C42E45819C436C8F90C44AF322C0CC436CC8104064C00450029E11000402004C3018100095403AAECA0195264048758C14980918D000257161883D400F03BE0856F8840061C68000801DC0EE400445F6AE4C064D9342BA18240458151C20481989000100110460A000022101BE7CEDB8606E900101108F820FE7C0F7B8E00E16B9EE956800C88C0400A222313A02232203C8066641F3BBA5ABEC6A2100B2DA888",
	mem_init1 => X"10001A340580000100701A9E11808A9E6C402000000020F2E63000000040442C0011D3EFCED98206C237080080EBCBFAFDC22820F847EDF4E0740B7B8E0409029991D662B22148044438240148889E521232290332AB738164B571A88402C96A220400068C8F600000402F0351E22012B5403AAE94032A62643A930123182C68001761883D400CF02F8215BE21001871A0002007703B9001117DAB93019364D0D0C52021505470812066240004002411828000804008808828021014014841400A4100A004D5DD5660732409399B800A40A42927944644D099A4CE5288000366640664E8427050C4240073240CCAF50816E006DFBF955B7DA4799290E738F850",
	mem_init0 => X"66667CB7999A1CE62DA510000099E66320E6438109C0210904DE66643995E81036C00820842400C10001838201C1003043030733C89010000200000E0D01840D01840D0188680C20D20000414038CBD800010014002381E03033EA84010C000C2A810000000E92340621A03081C0008C008641024924B0524E607FE598A063930314314CC1568A1165032B84822281002C90BA9F606EC96B4A1884284241ED2C4C69D074810020010A1C406218800114210042001041044008A0204700010810A021F204FE22109049920022241C142001DD10828104E2A4903360A114400D00E0004313229001000424010000804501021000000024508422410095A8640103",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a53_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a53_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y17_N0
\memory|the_altsyncram|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0008482400000000000000000000000029500000304401000040200089D0C000280CB0800A003001100056040801960048781008025A03108058024E854065420406F01500000004B2E4306402001E427380000431E0E01089820008207140008EC0108367D002231014C0100B00010343088C010801CA16010D040018245080BC2AD6988A6000810A2E100020168F8801A80C2208010A00050B2600C04113000B8000012C0002194382260C709E40030222886C040002C18803A852AAE88A1D758888EB01640F30008091004000008002004447003437A1C0A0E033E00C080000034598BC0080130AA0000614200680100008020411298006C003113000102A",
	mem_init2 => X"02A06001B0008000104C01B603302400440445204089A2214A050202503130652B08A00A454812042C00100A1281000006000C820400E3280154151000080222109020402206010008000044400910009A001B4048CC1100000048000200C9050A04204AD682633000AC312E00380053184B0018E453B9A0143044D148E908804ACF20210DCD80094DC6090C0445708810C840004C983C0E00221204081008082000C2001100882160008008000000208AECA00894506004235CF03040118450002000E5A092042020393280000400002000000100080000710415000261029101450D52E0E110020043000001814A90244C1250DE24B30852ABA10885441574",
	mem_init1 => X"8433A0DC814098684013FA38C092250443042D93817817C5C21E10A80168101640944530CAFC520C81F0830400021018C822C0A14990701C20A41C2AE5616C04C861990C8861009A01860600202A14107100307005013321D838420210D21F0B9E1000843480400031A256E802107021B9C20A1500420C230D4840240D84240205042610205004802000028086882041C840E9B22234083035C14000140200405C0050000E141810A010E145358E66398136000E11105E44249000000044B0002300219040924A924A2B0CB013D5050448142840072C53200E9000402B0C80024AB0C400200072140550A06812EA0C7C005688C500531F5018A498D8231B2450",
	mem_init0 => X"2842A38C4041080040041315E500564828100324450040000008020818000000388EA531C6231188028028C40C14C002A000083154822840411A05D4050231188082080020F501EC989898E26200A00002080000001001F1C4027486462020860004000820160894219B0009000309232022241918010014824627416000020C1C8001E0018004710821040000003E38804E90400000000003C710825C810001003484C8D24000C0A81020000206C1430A1000DE2993C52120C0001048428468864008000000000000000000000000160380000C10002000401100C2444015A0043C0204000231440088085B4F8080ABDF109F6B20821DE08000017208000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y26_N16
\memory|the_altsyncram|auto_generated|mux2|result_node[21]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[21]~43_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a53~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a21~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a53~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[21]~43_combout\);

-- Location: LCCOMB_X32_Y26_N26
\memory|the_altsyncram|auto_generated|mux2|result_node[21]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[21]~43_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a85\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[21]~43_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout\);

-- Location: LCCOMB_X32_Y28_N4
\mm_interconnect_0|rsp_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(21) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(21),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X35_Y30_N0
\hostpc|cpu|F_iw[21]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[21]~36_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~8_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[21]~44_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|src_payload~8_combout\,
	combout => \hostpc|cpu|F_iw[21]~36_combout\);

-- Location: FF_X35_Y30_N1
\hostpc|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[21]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(21));

-- Location: LCCOMB_X33_Y29_N8
\hostpc|cpu|E_src2[18]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[18]~0_combout\ = (\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(21),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \hostpc|cpu|E_src2[18]~0_combout\);

-- Location: FF_X33_Y29_N9
\hostpc|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src2[18]~0_combout\,
	asdata => \hostpc|cpu|D_iw\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|R_src2_hi~0_combout\,
	sload => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(18));

-- Location: LCCOMB_X42_Y33_N30
\hostpc|cpu|E_logic_result[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[18]~3_combout\ = (\hostpc|cpu|E_src2\(18) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(18)))))) # (!\hostpc|cpu|E_src2\(18) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(18)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src2\(18),
	datad => \hostpc|cpu|E_src1\(18),
	combout => \hostpc|cpu|E_logic_result[18]~3_combout\);

-- Location: LCCOMB_X39_Y33_N24
\hostpc|cpu|W_alu_result[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[18]~3_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[18]~3_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[18]~3_combout\,
	datad => \hostpc|cpu|Add1~57_combout\,
	combout => \hostpc|cpu|W_alu_result[18]~3_combout\);

-- Location: FF_X39_Y33_N25
\hostpc|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[18]~3_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(18));

-- Location: LCCOMB_X29_Y30_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~24_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X29_Y30_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(18));

-- Location: FF_X34_Y30_N5
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X34_Y30_N4
\mm_interconnect_0|rsp_mux|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~4_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(18))))) # (!\memory|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: LCCOMB_X37_Y30_N2
\hostpc|cpu|av_ld_byte2_data[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte2_data[2]~1_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte2_data[2]~1_combout\);

-- Location: FF_X37_Y30_N3
\hostpc|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte2_data[2]~1_combout\,
	asdata => \hostpc|cpu|av_ld_byte3_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X39_Y33_N6
\hostpc|cpu|W_rf_wr_data[18]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[18]~8_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte2_data\(2))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & (\hostpc|cpu|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_result~0_combout\,
	datab => \hostpc|cpu|W_alu_result\(18),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|av_ld_byte2_data\(2),
	combout => \hostpc|cpu|W_rf_wr_data[18]~8_combout\);

-- Location: LCCOMB_X36_Y32_N8
\hostpc|cpu|E_src1[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[3]~1_combout\ = (\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3))) # (!\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	datab => \hostpc|cpu|D_iw\(7),
	datad => \hostpc|cpu|R_src1~30_combout\,
	combout => \hostpc|cpu|E_src1[3]~1_combout\);

-- Location: FF_X36_Y32_N9
\hostpc|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[3]~1_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(3));

-- Location: FF_X41_Y32_N11
\hostpc|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[3]~1_combout\,
	asdata => \hostpc|cpu|E_src1\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(3));

-- Location: LCCOMB_X41_Y32_N28
\hostpc|cpu|E_shift_rot_result_nxt[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[4]~2_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(5))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(5),
	datad => \hostpc|cpu|E_shift_rot_result\(3),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[4]~2_combout\);

-- Location: FF_X41_Y32_N29
\hostpc|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[4]~2_combout\,
	asdata => \hostpc|cpu|E_src1\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X41_Y32_N22
\hostpc|cpu|E_shift_rot_result_nxt[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[5]~16_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(6)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(4),
	datad => \hostpc|cpu|E_shift_rot_result\(6),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[5]~16_combout\);

-- Location: LCCOMB_X39_Y32_N6
\hostpc|cpu|E_src1[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[5]~16_combout\ = (\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5))) # (!\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|D_iw\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datab => \hostpc|cpu|R_src1~30_combout\,
	datad => \hostpc|cpu|D_iw\(9),
	combout => \hostpc|cpu|E_src1[5]~16_combout\);

-- Location: FF_X39_Y32_N7
\hostpc|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[5]~16_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(5));

-- Location: FF_X41_Y32_N23
\hostpc|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[5]~16_combout\,
	asdata => \hostpc|cpu|E_src1\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X41_Y33_N0
\hostpc|cpu|E_shift_rot_result_nxt[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[6]~15_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(7)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(5),
	datad => \hostpc|cpu|E_shift_rot_result\(7),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[6]~15_combout\);

-- Location: FF_X41_Y33_N1
\hostpc|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[6]~15_combout\,
	asdata => \hostpc|cpu|E_src1\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X41_Y33_N30
\hostpc|cpu|E_shift_rot_result_nxt[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[7]~14_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(8)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(6),
	datad => \hostpc|cpu|E_shift_rot_result\(8),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[7]~14_combout\);

-- Location: FF_X41_Y33_N31
\hostpc|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[7]~14_combout\,
	asdata => \hostpc|cpu|E_src1\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X41_Y33_N12
\hostpc|cpu|E_shift_rot_result_nxt[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[8]~13_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(9)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(7),
	datad => \hostpc|cpu|E_shift_rot_result\(9),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[8]~13_combout\);

-- Location: FF_X41_Y33_N13
\hostpc|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[8]~13_combout\,
	asdata => \hostpc|cpu|E_src1\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(8));

-- Location: LCCOMB_X41_Y33_N26
\hostpc|cpu|E_shift_rot_result_nxt[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[9]~12_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(10))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(10),
	datad => \hostpc|cpu|E_shift_rot_result\(8),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[9]~12_combout\);

-- Location: FF_X41_Y33_N27
\hostpc|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[9]~12_combout\,
	asdata => \hostpc|cpu|E_src1\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X41_Y33_N16
\hostpc|cpu|E_shift_rot_result_nxt[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[10]~11_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(11))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(11),
	datab => \hostpc|cpu|E_shift_rot_result\(9),
	datad => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	combout => \hostpc|cpu|E_shift_rot_result_nxt[10]~11_combout\);

-- Location: FF_X41_Y33_N17
\hostpc|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[10]~11_combout\,
	asdata => \hostpc|cpu|E_src1\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X41_Y33_N22
\hostpc|cpu|E_shift_rot_result_nxt[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[11]~10_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(12))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(12),
	datad => \hostpc|cpu|E_shift_rot_result\(10),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[11]~10_combout\);

-- Location: FF_X41_Y33_N23
\hostpc|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[11]~10_combout\,
	asdata => \hostpc|cpu|E_src1\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X41_Y33_N4
\hostpc|cpu|E_shift_rot_result_nxt[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[12]~9_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(13)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(11),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_result\(13),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[12]~9_combout\);

-- Location: FF_X41_Y33_N5
\hostpc|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[12]~9_combout\,
	asdata => \hostpc|cpu|E_src1\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X41_Y33_N2
\hostpc|cpu|E_shift_rot_result_nxt[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[13]~8_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(14)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(12),
	datad => \hostpc|cpu|E_shift_rot_result\(14),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[13]~8_combout\);

-- Location: FF_X41_Y33_N3
\hostpc|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[13]~8_combout\,
	asdata => \hostpc|cpu|E_src1\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X41_Y33_N24
\hostpc|cpu|E_shift_rot_result_nxt[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[14]~7_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(15)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(13),
	datad => \hostpc|cpu|E_shift_rot_result\(15),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[14]~7_combout\);

-- Location: FF_X41_Y33_N25
\hostpc|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[14]~7_combout\,
	asdata => \hostpc|cpu|E_src1\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(14));

-- Location: LCCOMB_X41_Y33_N6
\hostpc|cpu|E_shift_rot_result_nxt[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[15]~6_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(16))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(16),
	datad => \hostpc|cpu|E_shift_rot_result\(14),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[15]~6_combout\);

-- Location: FF_X41_Y33_N7
\hostpc|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[15]~6_combout\,
	asdata => \hostpc|cpu|E_src1\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X41_Y33_N20
\hostpc|cpu|E_shift_rot_result_nxt[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[16]~5_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(17))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(17),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_result\(15),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[16]~5_combout\);

-- Location: FF_X41_Y33_N21
\hostpc|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[16]~5_combout\,
	asdata => \hostpc|cpu|E_src1\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X41_Y33_N10
\hostpc|cpu|E_shift_rot_result_nxt[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[17]~4_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(18)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(16),
	datad => \hostpc|cpu|E_shift_rot_result\(18),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[17]~4_combout\);

-- Location: FF_X41_Y33_N11
\hostpc|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[17]~4_combout\,
	asdata => \hostpc|cpu|E_src1\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X41_Y33_N8
\hostpc|cpu|E_shift_rot_result_nxt[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[18]~3_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(19))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(19),
	datad => \hostpc|cpu|E_shift_rot_result\(17),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[18]~3_combout\);

-- Location: FF_X41_Y33_N9
\hostpc|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[18]~3_combout\,
	asdata => \hostpc|cpu|E_src1\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X41_Y33_N18
\hostpc|cpu|E_shift_rot_result_nxt[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[19]~18_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(20))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(20),
	datad => \hostpc|cpu|E_shift_rot_result\(18),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[19]~18_combout\);

-- Location: FF_X41_Y33_N19
\hostpc|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[19]~18_combout\,
	asdata => \hostpc|cpu|E_src1\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X41_Y33_N28
\hostpc|cpu|E_shift_rot_result_nxt[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[20]~20_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(21)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(19),
	datad => \hostpc|cpu|E_shift_rot_result\(21),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[20]~20_combout\);

-- Location: FF_X41_Y33_N29
\hostpc|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[20]~20_combout\,
	asdata => \hostpc|cpu|E_src1\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X41_Y33_N14
\hostpc|cpu|E_shift_rot_result_nxt[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[21]~22_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(22)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(20),
	datad => \hostpc|cpu|E_shift_rot_result\(22),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[21]~22_combout\);

-- Location: FF_X41_Y33_N15
\hostpc|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[21]~22_combout\,
	asdata => \hostpc|cpu|E_src1\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X41_Y31_N26
\hostpc|cpu|E_shift_rot_result_nxt[22]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[22]~24_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(23)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(21),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_result\(23),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[22]~24_combout\);

-- Location: FF_X41_Y31_N27
\hostpc|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[22]~24_combout\,
	asdata => \hostpc|cpu|E_src1\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X42_Y29_N14
\hostpc|cpu|E_shift_rot_result_nxt[23]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[23]~26_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(24)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(22),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_result\(24),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[23]~26_combout\);

-- Location: FF_X42_Y29_N15
\hostpc|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[23]~26_combout\,
	asdata => \hostpc|cpu|E_src1\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X42_Y29_N16
\hostpc|cpu|E_shift_rot_result_nxt[24]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[24]~27_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(25)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(23),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_result\(25),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[24]~27_combout\);

-- Location: FF_X42_Y29_N17
\hostpc|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[24]~27_combout\,
	asdata => \hostpc|cpu|E_src1\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X42_Y29_N10
\hostpc|cpu|E_shift_rot_result_nxt[25]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[25]~28_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(26))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(26),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_result\(24),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[25]~28_combout\);

-- Location: FF_X42_Y29_N11
\hostpc|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[25]~28_combout\,
	asdata => \hostpc|cpu|E_src1\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X42_Y29_N12
\hostpc|cpu|E_shift_rot_result_nxt[26]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[26]~29_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(27)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(25),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_result\(27),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[26]~29_combout\);

-- Location: FF_X42_Y29_N13
\hostpc|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[26]~29_combout\,
	asdata => \hostpc|cpu|E_src1\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X42_Y29_N0
\hostpc|cpu|E_shift_rot_result_nxt[27]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[27]~31_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(28))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(28),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_result\(26),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[27]~31_combout\);

-- Location: FF_X42_Y29_N1
\hostpc|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[27]~31_combout\,
	asdata => \hostpc|cpu|E_src1\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X42_Y29_N6
\hostpc|cpu|E_shift_rot_result_nxt[28]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[28]~30_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(29)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(27),
	datab => \hostpc|cpu|E_shift_rot_result\(29),
	datad => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	combout => \hostpc|cpu|E_shift_rot_result_nxt[28]~30_combout\);

-- Location: FF_X42_Y29_N7
\hostpc|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[28]~30_combout\,
	asdata => \hostpc|cpu|E_src1\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X42_Y29_N20
\hostpc|cpu|E_shift_rot_result_nxt[29]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[29]~25_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(30))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(30),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_result\(28),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[29]~25_combout\);

-- Location: FF_X42_Y29_N21
\hostpc|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[29]~25_combout\,
	asdata => \hostpc|cpu|E_src1\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X42_Y29_N26
\hostpc|cpu|E_shift_rot_result_nxt[30]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[30]~23_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(31))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(31),
	datad => \hostpc|cpu|E_shift_rot_result\(29),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[30]~23_combout\);

-- Location: FF_X42_Y29_N27
\hostpc|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[30]~23_combout\,
	asdata => \hostpc|cpu|E_src1\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X42_Y29_N8
\hostpc|cpu|E_shift_rot_result_nxt[31]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[31]~21_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_fill_bit~0_combout\))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_result\(30),
	datab => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datad => \hostpc|cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \hostpc|cpu|E_shift_rot_result_nxt[31]~21_combout\);

-- Location: FF_X42_Y29_N9
\hostpc|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[31]~21_combout\,
	asdata => \hostpc|cpu|E_src1\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X42_Y29_N2
\hostpc|cpu|E_shift_rot_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_fill_bit~0_combout\ = (!\hostpc|cpu|R_ctrl_shift_logical~q\ & ((\hostpc|cpu|R_ctrl_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(0)))) # (!\hostpc|cpu|R_ctrl_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_rot_right~q\,
	datab => \hostpc|cpu|R_ctrl_shift_logical~q\,
	datac => \hostpc|cpu|E_shift_rot_result\(31),
	datad => \hostpc|cpu|E_shift_rot_result\(0),
	combout => \hostpc|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X41_Y32_N26
\hostpc|cpu|E_shift_rot_result_nxt[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[0]~19_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(1))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_fill_bit~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(1),
	datad => \hostpc|cpu|E_shift_rot_fill_bit~0_combout\,
	combout => \hostpc|cpu|E_shift_rot_result_nxt[0]~19_combout\);

-- Location: FF_X41_Y32_N27
\hostpc|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[0]~19_combout\,
	asdata => \hostpc|cpu|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X41_Y32_N24
\hostpc|cpu|E_shift_rot_result_nxt[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_result_nxt[1]~17_combout\ = (\hostpc|cpu|R_ctrl_shift_rot_right~q\ & ((\hostpc|cpu|E_shift_rot_result\(2)))) # (!\hostpc|cpu|R_ctrl_shift_rot_right~q\ & (\hostpc|cpu|E_shift_rot_result\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_shift_rot_right~q\,
	datab => \hostpc|cpu|E_shift_rot_result\(0),
	datad => \hostpc|cpu|E_shift_rot_result\(2),
	combout => \hostpc|cpu|E_shift_rot_result_nxt[1]~17_combout\);

-- Location: FF_X41_Y32_N25
\hostpc|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_result_nxt[1]~17_combout\,
	asdata => \hostpc|cpu|E_src1\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_result\(1));

-- Location: FF_X38_Y33_N9
\hostpc|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[1]~17_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(1));

-- Location: LCCOMB_X37_Y29_N0
\hostpc|cpu|R_src2_lo[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[0]~4_combout\ = (\hostpc|cpu|R_src2_lo[4]~0_combout\ & ((\hostpc|cpu|R_src2_lo~1_combout\ & ((\hostpc|cpu|D_iw\(6)))) # (!\hostpc|cpu|R_src2_lo~1_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \hostpc|cpu|R_src2_lo~1_combout\,
	datac => \hostpc|cpu|R_src2_lo[4]~0_combout\,
	datad => \hostpc|cpu|D_iw\(6),
	combout => \hostpc|cpu|R_src2_lo[0]~4_combout\);

-- Location: FF_X37_Y29_N1
\hostpc|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(0));

-- Location: LCCOMB_X42_Y32_N10
\hostpc|cpu|E_logic_result[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[0]~18_combout\ = (\hostpc|cpu|E_src2\(0) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(0)))))) # (!\hostpc|cpu|E_src2\(0) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(0)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|E_src2\(0),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|E_src1\(0),
	combout => \hostpc|cpu|E_logic_result[0]~18_combout\);

-- Location: LCCOMB_X41_Y30_N24
\hostpc|cpu|W_alu_result[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[0]~18_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[0]~18_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[0]~18_combout\,
	datab => \hostpc|cpu|R_ctrl_logic~q\,
	datad => \hostpc|cpu|Add1~5_combout\,
	combout => \hostpc|cpu|W_alu_result[0]~18_combout\);

-- Location: FF_X41_Y30_N25
\hostpc|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[0]~18_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(0));

-- Location: LCCOMB_X36_Y29_N0
\hostpc|cpu|av_ld_rshift8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_rshift8~0_combout\ = (\hostpc|cpu|W_alu_result\(1) & (((!\hostpc|cpu|av_ld_align_cycle\(0) & \hostpc|cpu|W_alu_result\(0))) # (!\hostpc|cpu|av_ld_align_cycle\(1)))) # (!\hostpc|cpu|W_alu_result\(1) & (!\hostpc|cpu|av_ld_align_cycle\(0) & 
-- (\hostpc|cpu|W_alu_result\(0) & !\hostpc|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_align_cycle\(0),
	datab => \hostpc|cpu|W_alu_result\(1),
	datac => \hostpc|cpu|W_alu_result\(0),
	datad => \hostpc|cpu|av_ld_align_cycle\(1),
	combout => \hostpc|cpu|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X36_Y30_N18
\hostpc|cpu|av_ld_rshift8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_rshift8~1_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & \hostpc|cpu|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_ld_rshift8~0_combout\,
	combout => \hostpc|cpu|av_ld_rshift8~1_combout\);

-- Location: FF_X38_Y30_N23
\hostpc|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte3_data_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte3_data\(1));

-- Location: FF_X38_Y30_N19
\hostpc|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte2_data[1]~0_combout\,
	asdata => \hostpc|cpu|av_ld_byte3_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte2_data\(1));

-- Location: LCCOMB_X39_Y33_N8
\hostpc|cpu|W_rf_wr_data[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[17]~9_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte2_data\(1))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_result~0_combout\,
	datab => \hostpc|cpu|av_ld_byte2_data\(1),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|W_alu_result\(17),
	combout => \hostpc|cpu|W_rf_wr_data[17]~9_combout\);

-- Location: LCCOMB_X33_Y29_N12
\hostpc|cpu|E_st_data[23]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[23]~2_combout\ = (\hostpc|cpu|d_byteenable[2]~0_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (!\hostpc|cpu|d_byteenable[2]~0_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_byteenable[2]~0_combout\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \hostpc|cpu|E_st_data[23]~2_combout\);

-- Location: FF_X33_Y29_N13
\hostpc|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[23]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(23));

-- Location: LCCOMB_X33_Y28_N20
\mm_interconnect_0|cmd_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~8_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|d_writedata\(23),
	combout => \mm_interconnect_0|cmd_mux|src_payload~8_combout\);

-- Location: FF_X33_Y28_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X27_Y28_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[23]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[23]~7_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(23)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(23),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(23),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[23]~7_combout\);

-- Location: LCCOMB_X32_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~26_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(24))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(24),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X32_Y28_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X32_Y29_N4
\mm_interconnect_0|cmd_mux|src_payload~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~23_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(21),
	combout => \mm_interconnect_0|cmd_mux|src_payload~23_combout\);

-- Location: FF_X32_Y29_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X32_Y29_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(21))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(21),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(21),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\);

-- Location: LCCOMB_X27_Y28_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~17_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(23))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(23),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X27_Y28_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X36_Y31_N2
\mm_interconnect_0|cmd_mux|src_payload~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~24_combout\ = (\hostpc|cpu|d_writedata\(20) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_writedata\(20),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~24_combout\);

-- Location: FF_X36_Y31_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X27_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(20))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(20),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(20),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\);

-- Location: LCCOMB_X29_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~13_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X29_Y28_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(16));

-- Location: FF_X32_Y26_N25
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X32_Y26_N24
\mm_interconnect_0|rsp_mux|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~5_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[16]~28_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(16))))) # (!\memory|the_altsyncram|auto_generated|mux2|result_node[16]~28_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[16]~28_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(16),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: LCCOMB_X37_Y30_N12
\hostpc|cpu|av_ld_byte2_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte2_data[0]~2_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datab => \hostpc|cpu|av_fill_bit~0_combout\,
	datad => \hostpc|cpu|av_ld_aligning_data~q\,
	combout => \hostpc|cpu|av_ld_byte2_data[0]~2_combout\);

-- Location: FF_X37_Y30_N13
\hostpc|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte2_data[0]~2_combout\,
	asdata => \hostpc|cpu|av_ld_byte3_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte2_data\(0));

-- Location: LCCOMB_X41_Y31_N2
\hostpc|cpu|E_logic_result[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[16]~5_combout\ = (\hostpc|cpu|E_src2\(16) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|E_src1\(16) & \hostpc|cpu|R_logic_op\(0)))))) # (!\hostpc|cpu|E_src2\(16) & ((\hostpc|cpu|R_logic_op\(1) & (\hostpc|cpu|E_src1\(16))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|E_src1\(16) & !\hostpc|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|E_src2\(16),
	datac => \hostpc|cpu|E_src1\(16),
	datad => \hostpc|cpu|R_logic_op\(0),
	combout => \hostpc|cpu|E_logic_result[16]~5_combout\);

-- Location: LCCOMB_X39_Y33_N28
\hostpc|cpu|W_alu_result[16]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[16]~5_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[16]~5_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[16]~5_combout\,
	datad => \hostpc|cpu|Add1~53_combout\,
	combout => \hostpc|cpu|W_alu_result[16]~5_combout\);

-- Location: FF_X39_Y33_N29
\hostpc|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[16]~5_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(16));

-- Location: LCCOMB_X39_Y33_N18
\hostpc|cpu|W_rf_wr_data[16]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[16]~10_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte2_data\(0))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_result~0_combout\,
	datab => \hostpc|cpu|av_ld_byte2_data\(0),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|W_alu_result\(16),
	combout => \hostpc|cpu|W_rf_wr_data[16]~10_combout\);

-- Location: LCCOMB_X35_Y29_N26
\hostpc|cpu|E_st_data[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[15]~9_combout\ = (\hostpc|cpu|D_ctrl_mem8~0_combout\ & ((\hostpc|cpu|D_iw\(4) & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))) # (!\hostpc|cpu|D_iw\(4) & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))) # (!\hostpc|cpu|D_ctrl_mem8~0_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	datac => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \hostpc|cpu|E_st_data[15]~9_combout\);

-- Location: FF_X35_Y29_N27
\hostpc|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[15]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(15));

-- Location: LCCOMB_X35_Y29_N22
\mm_interconnect_0|cmd_mux|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~19_combout\ = (\hostpc|cpu|d_writedata\(15) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_writedata\(15),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~19_combout\);

-- Location: FF_X35_Y29_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X27_Y29_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[15]~18_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(15)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(15),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(15),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[15]~18_combout\);

-- Location: LCCOMB_X36_Y28_N30
\hostpc|cpu|E_mem_byte_en[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_mem_byte_en[1]~1_combout\ = (\hostpc|cpu|D_ctrl_mem8~1_combout\ & ((\hostpc|cpu|D_ctrl_mem16~1_combout\) # ((\hostpc|cpu|Add1~5_combout\ & !\hostpc|cpu|Add1~7_combout\)))) # (!\hostpc|cpu|D_ctrl_mem8~1_combout\ & 
-- (((!\hostpc|cpu|Add1~7_combout\)) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	datab => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datac => \hostpc|cpu|Add1~5_combout\,
	datad => \hostpc|cpu|Add1~7_combout\,
	combout => \hostpc|cpu|E_mem_byte_en[1]~1_combout\);

-- Location: FF_X36_Y28_N31
\hostpc|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_mem_byte_en[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_byteenable\(1));

-- Location: LCCOMB_X36_Y28_N14
\mm_interconnect_0|cmd_mux|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(33) = (\mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\hostpc|cpu|d_byteenable\(1) & \mm_interconnect_0|cmd_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \hostpc|cpu|d_byteenable\(1),
	datad => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_data\(33));

-- Location: FF_X36_Y28_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X28_Y28_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(1)) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[1]~1_combout\);

-- Location: M9K_X24_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "UART_NIOSII_HostPC:hostpc|UART_NIOSII_HostPC_cpu:cpu|UART_NIOSII_HostPC_cpu_nios2_oci:the_UART_NIOSII_HostPC_cpu_nios2_oci|UART_NIOSII_HostPC_cpu_nios2_ocimem:the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram_module:UART_NIOSII_HostPC_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y29_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~16_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X29_Y29_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(14));

-- Location: FF_X35_Y28_N17
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X35_Y28_N16
\mm_interconnect_0|rsp_mux|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~6_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[14]~34_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(14))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[14]~34_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: LCCOMB_X36_Y30_N12
\hostpc|cpu|av_ld_byte1_data[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte1_data[6]~2_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte1_data[6]~2_combout\);

-- Location: LCCOMB_X36_Y30_N28
\hostpc|cpu|av_ld_byte1_data_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte1_data_en~0_combout\ = ((\hostpc|cpu|av_ld_rshift8~0_combout\) # ((\hostpc|cpu|D_iw\(4)) # (!\hostpc|cpu|D_ctrl_mem16~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datab => \hostpc|cpu|av_ld_rshift8~0_combout\,
	datac => \hostpc|cpu|D_ctrl_mem16~0_combout\,
	datad => \hostpc|cpu|D_iw\(4),
	combout => \hostpc|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X36_Y30_N13
\hostpc|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte1_data[6]~2_combout\,
	asdata => \hostpc|cpu|av_ld_byte2_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	ena => \hostpc|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X35_Y31_N2
\hostpc|cpu|W_rf_wr_data[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[14]~12_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte1_data\(6))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((!\hostpc|cpu|E_alu_result~0_combout\ & \hostpc|cpu|W_alu_result\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte1_data\(6),
	datab => \hostpc|cpu|R_ctrl_ld~q\,
	datac => \hostpc|cpu|E_alu_result~0_combout\,
	datad => \hostpc|cpu|W_alu_result\(14),
	combout => \hostpc|cpu|W_rf_wr_data[14]~12_combout\);

-- Location: LCCOMB_X39_Y30_N4
\hostpc|cpu|E_src1[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[14]~7_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(18),
	datab => \hostpc|cpu|R_src1~30_combout\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	combout => \hostpc|cpu|E_src1[14]~7_combout\);

-- Location: LCCOMB_X39_Y32_N30
\hostpc|cpu|F_pc_no_crst_nxt[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[12]~13_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & ((\hostpc|cpu|Add1~49_combout\))) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\hostpc|cpu|F_pc_plus_one[12]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_plus_one[12]~24_combout\,
	datab => \hostpc|cpu|Add1~49_combout\,
	datac => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[12]~13_combout\);

-- Location: FF_X39_Y32_N31
\hostpc|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[12]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(12));

-- Location: LCCOMB_X38_Y31_N8
\hostpc|cpu|F_pc_plus_one[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[12]~24_combout\ = (\hostpc|cpu|F_pc\(12) & (\hostpc|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\hostpc|cpu|F_pc\(12) & (!\hostpc|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \hostpc|cpu|F_pc_plus_one[12]~25\ = CARRY((\hostpc|cpu|F_pc\(12) & !\hostpc|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(12),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[11]~23\,
	combout => \hostpc|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[12]~25\);

-- Location: FF_X39_Y30_N5
\hostpc|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[14]~7_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(14));

-- Location: LCCOMB_X42_Y33_N18
\hostpc|cpu|E_logic_result[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[14]~7_combout\ = (\hostpc|cpu|E_src1\(14) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src2\(14)))))) # (!\hostpc|cpu|E_src1\(14) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src2\(14)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src1\(14),
	datad => \hostpc|cpu|E_src2\(14),
	combout => \hostpc|cpu|E_logic_result[14]~7_combout\);

-- Location: LCCOMB_X39_Y33_N16
\hostpc|cpu|W_alu_result[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[14]~7_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[14]~7_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[14]~7_combout\,
	datab => \hostpc|cpu|R_ctrl_logic~q\,
	datad => \hostpc|cpu|Add1~49_combout\,
	combout => \hostpc|cpu|W_alu_result[14]~7_combout\);

-- Location: FF_X39_Y33_N17
\hostpc|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[14]~7_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(14));

-- Location: LCCOMB_X38_Y31_N22
\mm_interconnect_0|cmd_mux_001|src_data[50]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(50) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\hostpc|cpu|W_alu_result\(14)) # ((\hostpc|cpu|F_pc\(12) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\hostpc|cpu|F_pc\(12) & \mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \hostpc|cpu|W_alu_result\(14),
	datac => \hostpc|cpu|F_pc\(12),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(50));

-- Location: LCCOMB_X36_Y28_N8
\mm_interconnect_0|cmd_mux_001|src_data[33]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(33) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \hostpc|cpu|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(33));

-- Location: M9K_X24_Y19_N0
\memory|the_altsyncram|auto_generated|ram_block1a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D80000000000000007FD4C9950401000CE33802FFDBCF43F7D74D1AE51A84800850F04202000A1C6A18000C800840373288C328210403FFFE039876B521008F0C06A2AE673E7373A307A8AAEE309852AE9F4BD760BBFBB5FE3092A82010826986140C028A2F184A044088277F0C3FD6A8893FEFF8C597983FEAFFF307FCBFFCC1E78C0C13EA0C13EA0C0D55FA05C6140C0C1F929FF5895FBE4A7FE2EC77F185030AF92DFF5F25BFE81AF56885B59FC6140C2A96604BA574C494",
	mem_init2 => X"9452A46B98096562C458ADCC1CF6466F183D15B005E300B630B2DE3032DE30640C1230518442A57D223C04F185031F29F099FF3081008618442A57D221E0278C28184C25B1C6050C391D3E45809F1850304000221872D3E6005D058098C2818442E45809C6140C7984048B322C04C6140C9004167422CB0011217043C8E00123154900790503307C28993184041C3020B100820502AC031860280940C3CD90CD3007A8103028157A819409403A486C48030A00A03C7EA3E406BFB8036003053F0500AC0F2C8F9003C2D800BAA4480814048200A001001000961409870002C164044002000000004000000003000000001800000018007002890C220050C30880",
	mem_init1 => X"0C003A80803088E80C41F6082EC080DE7D31B8962A47E2F2FEFC4A248FC5776E23F052884808144482143005028B1B52A09A0800180481340114098F0006C8000000C3C2800048800001200000000E123000092000882C00E485030A800430C2200B000EA2400FFFFE44683EC105F0103050212795120E6260E162010C0C382815628E0280944842F643B4C01EA040C0A015EA06502500E921B1200C280380B1D1D60359DE01D800C14FC1400B03AB23E400EB70406B80B82802B214014A41400A4920A004C5944040C000101080C012000000058CC0001201004206998003C000100090064100002400C0022002400070000690B2111A463CC000F202100100",
	mem_init0 => X"00005862800240420405230002F0A000A40002401900400B248A000480048000D0000C20802DA2C11009820001C1813040020423801054000210A8000D41020D41820D41046A0C10C000000100300FB2800110140006050030A30000090480403AA02000001B00350611A83041E00000000240009B6D0404D7D0942C4929F412A82437A671C50138E24C1987ED184C4C8388300040034281B21B8C3D83F62DC5C5CD80B852004001077DA96C18540314010D150008D8058018A020D48E00083B0068DD084A0212B9D34D105188444A184B0E04964D2FA03D92E2A0805A2250814346861B00E842238904A6C00000C70106AC700C40D470041490A0E052D0052E",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a45_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a45_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y27_N0
\memory|the_altsyncram|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF1909A80000000000000000000001060E145001003810964621FFF49401000280089000BAA3C01DE0DDE0D0A0186004800150A001A8208D25B92DA81402040040560050000820492E410040000024259C820040CC180108007000822010002DE0238A3E72003631054C0300B000180230C0C80000108044105010000240211900090DCB86808E1002018A0211C088A01A81E2208410A0004002600004B93000B8800012E010201400004041090440200220410060002C18802205A00010888048080010004000000C0818A480004C50A800006403405A020A0800200080880000304080000C01302A4000010E006801000095A14116B8006C003113000126A",
	mem_init2 => X"02A86001B040800000048117D776A4484426044000800060AA1000821034736CA900A00AC5400204BC00008A028304202E8018410D068248815405310008062218800054A2068D601800E0D45029100BFC00100000C1014100148040020208011A0D48DAC6A2432800AC3121803400531848C0106082B1006440000010880800408800200804820000C2010814440008C800880040800250002A040000000A08200888001101802560018018004204218EE080001400440401ACA02821E98412000000C5A0980030000020D000000000000002800001D200750011080061029001450442A0A014000443000082014A88240C1004DA20A20C4022810084400015",
	mem_init1 => X"0201A0108008080840022008809225001200451290000482020410281F401004420415104A1E40888020C1000182100080214021200151602001800A056000004861F30C8809000854820002000004102018042013203E218800000210100809081200840404202031A4C2691A08002021021410040300010108080404040200050000000800C480084110C04C800401004700D2B20800A00555D380754E0D40201094000E141C10A030E144510602020003000A0300026424B050080200B8000000009000EDF6EFB74057EC60998D9A3E354AC0BE2450DC1878B9CAF083C75715438B5B5F2BF607FCCAE983C8127087D8B6238821C423C1313E31AE0C321A24",
	mem_init0 => X"E4BF0B90504B1242C824063DB821C186A494E31E34E3FDA4F4AD1711CE17716B3F754362084432190E0439850CB4290014518763286A5450CB0D0868F09AC330A09616900D1A3C73B131B1C48443810C227CD21A4020861385028381C8282587483CD209F9DA2666AAA07B07233509F40AD189A6AFF68E2829A97602575A34D5E7479A214E110CC1482B0B920C10C270A05074BE104841110C4E148283A8DD55F39EE6C02FA3C54FC0E34FC7949D41006DE8C52A03BD406073360102814E81152C07A1600000000000000000000008307D15442401EEA0014279C123547877A0543900140000206400C00C120E82082BDF180F6BA0823DF08000213028020104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y27_N26
\memory|the_altsyncram|auto_generated|mux2|result_node[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[13]~25_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a45~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a45~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[13]~25_combout\);

-- Location: LCCOMB_X36_Y28_N26
\mm_interconnect_0|cmd_mux_001|src_payload~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: M9K_X24_Y26_N0
\memory|the_altsyncram|auto_generated|ram_block1a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F70FFF2270F0BB0000000000000000000000000000000000000000004440B0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00F00F0003000B22FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEEDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCCCCCCCCCCCCCCCCCCCCC",
	mem_init0 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCFFFFFFFFFF00FFFF8888888888000000030000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000062B000000000000000000000000000008000000000EEE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\,
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a72_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a72_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y27_N20
\memory|the_altsyncram|auto_generated|mux2|result_node[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[13]~26_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[13]~25_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|mux2|result_node[13]~25_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a77\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[13]~26_combout\);

-- Location: LCCOMB_X35_Y28_N20
\mm_interconnect_0|rsp_mux|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~7_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[13]~26_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(13))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[13]~26_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: LCCOMB_X36_Y30_N30
\hostpc|cpu|av_ld_byte1_data[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte1_data[5]~3_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	datab => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte1_data[5]~3_combout\);

-- Location: FF_X36_Y30_N31
\hostpc|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte1_data[5]~3_combout\,
	asdata => \hostpc|cpu|av_ld_byte2_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	ena => \hostpc|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X37_Y30_N22
\hostpc|cpu|W_rf_wr_data[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[13]~13_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte1_data\(5))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_result~0_combout\,
	datab => \hostpc|cpu|av_ld_byte1_data\(5),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|W_alu_result\(13),
	combout => \hostpc|cpu|W_rf_wr_data[13]~13_combout\);

-- Location: LCCOMB_X34_Y29_N6
\hostpc|cpu|E_st_data[14]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[14]~8_combout\ = (\hostpc|cpu|D_iw\(4) & (((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|D_ctrl_mem8~0_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\hostpc|cpu|D_ctrl_mem8~0_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \hostpc|cpu|E_st_data[14]~8_combout\);

-- Location: FF_X34_Y29_N7
\hostpc|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[14]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(14));

-- Location: LCCOMB_X33_Y26_N24
\mm_interconnect_0|cmd_mux|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~18_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_mux|src_payload~18_combout\);

-- Location: FF_X33_Y26_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X26_Y27_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~29_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(17))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(17),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X26_Y27_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X28_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[14]~17_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(14)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(14),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(14),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[14]~17_combout\);

-- Location: LCCOMB_X33_Y30_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~14_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X33_Y30_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(12));

-- Location: FF_X35_Y30_N11
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X34_Y29_N28
\mm_interconnect_0|cmd_mux_001|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: LCCOMB_X33_Y26_N14
\mm_interconnect_0|cmd_mux_001|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: LCCOMB_X35_Y29_N4
\mm_interconnect_0|cmd_mux_001|src_payload~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = (\hostpc|cpu|d_writedata\(15) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(15),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: M9K_X40_Y23_N0
\memory|the_altsyncram|auto_generated|ram_block1a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F10FFF00A0F0FF000000000000000000000000000000000000002000FFF0F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00F00F000E000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEEEEEEEEE007777FFFFFFFFFF0000000600000006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F2200000000000000000000000000000F000000000EEE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\,
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a74_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a74_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y11_N0
\memory|the_altsyncram|auto_generated|ram_block1a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048000000000000000007E719054050000EC1940003C1CE0090D74D10A4126C000050FA02EA000ECA30248800000051252088E3A0818003FFFC1B9066B529249F0806A2A2613E1373A207A8AAEE2090526E8F4FD7619BDABDFE20B2A86092922984000812CB2F105A244489237F083FD6A98B3FCFF885B7903E4EFFF207C9BFFC81E7880813CA0813CA080D55FE25C40008081F92DFF5A95FBE4B7FC2AC77F100020AF929FF5F253FF852A56885B79FC400082A96404B2564C4D4",
	mem_init2 => X"9552B46B90097562C458A9C81DB2466F101D14B005E200B620B2DE20B2DE2048081620D10500A46D332C0CF100021F29F499FF2089049610542A56D33160678800104825201005083959AE47819F10002030A0481072D3E4045D00019F00010542647819C40008790544AF123C0CC4000C8044143D02DB4821807603ECE90483810F01FB45AB325CAD5963BD95FC3040BF32BB05F20E0218407E1D6A864540CD3007AF90602F842AD516EDDC128868CA0002C1F03CD6EF6804339BC26F23E5B805F0180F7DFDA0064FFA3BF8A14E9916D60400BE40083820BE540BFF0002ED6FA44403008888807002222203E02222201F00C4441E00F242810FAA103863E888",
	mem_init1 => X"4A01BEC2A03088E06C5CB6CBAAC38A14486112952AFFECE2D6A84925FFD8266C3FF650224E89169482100005F0AB2042FF8A0820304581348514ABFF0002CE061111CA42C20048984043381108889E5234200F2C20ABA211E00503EA840E10FA221A800FB20007FFFC5C6B96D9757012B45AA10785AA062CAFA17E657608102F90628E03E1D6E8027503B4C01FBE4180BE50AB565BB770CA21A328000B06C0B1F7B00214D6F19BC8F96E017C2603EF7F68018FF07FF8888CA81A1E140D0065419001E0A0A8459D4000F0001F109FF83382842107E4E40013D100CFF2D50000E4001E00A0124101012F40F0023C02FC03580006D2B2011BD2A4E800F3C219F920",
	mem_init0 => X"C4467966880278423FCCBA000391A20025C002805B000049EC9A2004F005F806D8000800806402014001022811010020484214210800D8042201A8000D01020D01020D0104680C108002220322100EF20020005480128D003211A1949200000030010001209A90340411A02041DF2400027304096CB2DA0B22804504222040100940D914905402106103011C92048601A5833D00774AC520886C8CEA0E49386E1E1DD53F800160273A8E00F2798B611F0100840C3263364B08F820550EC5B9D45B541615EA2B009062221920A4615806020508168108A2249084A0A0FF005A60EE0046DB3DB0A208A8810059805845C10200261898047C04011A402248607900",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a44_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a44_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y17_N0
\memory|the_altsyncram|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"43F84800000000000000000000000000E2480B61D1003F300D40003F0810000020A880000F0824105E018F280809840048001008281A0308805B02DA81402140000172050000820490E400000200020259882804C4E9E010081600082005400A9F4230BBE7200201D016E0901B000300420C0D010420000468040400182600818808F657BE600DB3082012102418008001A85FBA1149EA00002067010041130081800011BE80020040002490109A000003425DC0050042C188013A5B28008299678180010000000040000110111115880000111C003405A0002080034040000000116738000080830A60010018200E8050009DF2141129800EC109113001322A",
	mem_init2 => X"00A06003B0020000004C81B5D5DC24494DAE48CEDD0929E1EAED7EA607F44365AB1B200841400204AC0C374A028304202E00084104008209914414500008066212800054A2068D541A21E4D4512B10659C00104148498082BE044080124212F00220220A94820360003831208030001E1848401844D09100301204411808080042800021001003003054090A84000008210800000100000000220D6EDDB00A9D80088840110188256012801A21C200238EE0A0280400400403ECA0394400944006300897889801202815288000060400210800410821D2005090900000490090410C0D96800210024042001002010881214C86C00989A2058006A02408100457",
	mem_init1 => X"86C480100002010E940702800012340409010512210014C0004602280B68100442145510CA9C00B8402081002086B80088200021280191200080140B01600404C821310D8409008810000002200200500118040003202621D82042000012080118020000048008022214C0680228400020000202A08510082190580C9480868A0404087C081AD1804001009004800C4108060861D60E60300504507F90821CC901EF70000E140E9EA010E14179A74E020003000A93124680040100428201B7C900009CC102924A804B0308E000D125147E3448400624500805581022C042C2020014960950226986050D802812222902006028954012539142969292204A0010",
	mem_init0 => X"2822AF20E040108389402240C040008068203B0009600261F9E80717EE010FB3BB770124108A552A0008528E0C06AA08111585246004B4E0C00C955815022441C180D4208E160578029212C808802204427CC418832102050E0A01109070201310BC9403F9F22731086AC40108B12A1000202C808403800002603756701006C6058008280422096380A2219414A000A1C140068AA02280820C16380A03105000601626CF06E0444CAB334EC0310141408E200C6A230544301006004442C28893A600493FEFF1FFFDF6F4FFC009BFF070C1001044406F50056239C002047863A404B0005610022044208008020F82A0038F101D6B81867DF0B0002F783E020000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N16
\memory|the_altsyncram|auto_generated|mux2|result_node[12]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[12]~29_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a44~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a44~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[12]~29_combout\);

-- Location: LCCOMB_X39_Y24_N18
\memory|the_altsyncram|auto_generated|mux2|result_node[12]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[12]~30_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[12]~29_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a76\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[12]~29_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[12]~30_combout\);

-- Location: LCCOMB_X35_Y30_N10
\mm_interconnect_0|rsp_mux|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~8_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(12)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[12]~30_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[12]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(12),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[12]~30_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: LCCOMB_X36_Y30_N16
\hostpc|cpu|av_ld_byte1_data[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte1_data[4]~4_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	datab => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte1_data[4]~4_combout\);

-- Location: FF_X36_Y30_N17
\hostpc|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte1_data[4]~4_combout\,
	asdata => \hostpc|cpu|av_ld_byte2_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	ena => \hostpc|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X36_Y30_N4
\hostpc|cpu|W_rf_wr_data[12]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[12]~14_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte1_data\(4))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|W_alu_result\(12) & ((!\hostpc|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(12),
	datab => \hostpc|cpu|av_ld_byte1_data\(4),
	datac => \hostpc|cpu|E_alu_result~0_combout\,
	datad => \hostpc|cpu|R_ctrl_ld~q\,
	combout => \hostpc|cpu|W_rf_wr_data[12]~14_combout\);

-- Location: LCCOMB_X35_Y29_N6
\hostpc|cpu|R_src2_lo[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[13]~9_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(19))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(19),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datac => \hostpc|cpu|R_src2_use_imm~q\,
	datad => \hostpc|cpu|E_src2[11]~15_combout\,
	combout => \hostpc|cpu|R_src2_lo[13]~9_combout\);

-- Location: FF_X35_Y29_N7
\hostpc|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[13]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(13));

-- Location: LCCOMB_X42_Y33_N28
\hostpc|cpu|E_logic_result[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[13]~8_combout\ = (\hostpc|cpu|E_src2\(13) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(13)))))) # (!\hostpc|cpu|E_src2\(13) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(13)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src2\(13),
	datad => \hostpc|cpu|E_src1\(13),
	combout => \hostpc|cpu|E_logic_result[13]~8_combout\);

-- Location: LCCOMB_X38_Y33_N16
\hostpc|cpu|W_alu_result[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[13]~8_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[13]~8_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~47_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[13]~8_combout\,
	datad => \hostpc|cpu|Add1~47_combout\,
	combout => \hostpc|cpu|W_alu_result[13]~8_combout\);

-- Location: FF_X38_Y33_N17
\hostpc|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[13]~8_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(13));

-- Location: LCCOMB_X38_Y31_N20
\mm_interconnect_0|cmd_mux_001|src_data[49]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(49) = (\hostpc|cpu|W_alu_result\(13) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \hostpc|cpu|F_pc\(11))))) # (!\hostpc|cpu|W_alu_result\(13) & 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\hostpc|cpu|F_pc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(13),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|F_pc\(11),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(49));

-- Location: M9K_X24_Y36_N0
\memory|the_altsyncram|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00024805000000000000000000000006A85020041014018004400000A9F10000620090000A5170011F01AE080011040184601200101A0300A85B03DA874067420405F01C03000004B3C4704C02001A427B80000435E0E080C88A001808E34030BEC01085271002BF5B14DC90DF07E301021E0E0030014A062115040153E40081B400FFDDBE600DB908201610A6BE988801AF7D6E2F05CE20040AA666E04513134B8000812CA00241520206047BBE480710260028040012C18803705BC0088ADA5C888001080425B0008081145111128803000447003435A000A86003E38B080011C3B60884008712CB80007017250682100009A22595BD8906C843113141322A",
	mem_init2 => X"57F06241B21280004004A1F7F191740044056522448922256A2512E671357365AB18A01A45400204AC00310A038700000E086C343440A198055435180008162F1080007027E689441A2101C4706910448A001B40488D190000004800000084010A44A04BD682433001AC312C003800D3184A0018E4D3B9A23530DEF149E989C65ACF24230D8D908949C6C0080C4561CA10880000DC927800002292850A140B0A2840C2013508A8216340801BF11042A18EE0A40C9400600CA104E03040118650006000E5A0920420601022A000048000200403C100180000730415008065829101472D72ACE0100A0243520201014090246C1210DE24B23C4282840825051674",
	mem_init1 => X"1B21A3980A200E480A372A28F0922400400D0D92811304880E8420A80B68101448944512CA9C420881A285240002103AC0605029C9107100C4A2143A45476C44C861991C8861180800A20C88EE2244142140223401013323D1998E126390733316650098E418C80031A656A8021B01B920848875011B7181C909886C04082B006400E00020C80489008400C08686680701878040BA3100242541400014006C48500058004E14FE19E310E144315722110002000E11107E55249000800000B020200020900C000B000AAF8CA01BF5074540DE3D41472841220C040044220020024A1044808000600007508060026B0444041008450251124808E08888210B2440",
	mem_init0 => X"1802A1844041000400041104E5025AC8180003244000000800180060010000003886B511C2211088128028440C1480104002001164820840411A4554070231188082000100B5017C989898E26204A0200603004000100951C4025086462020860044000806160294318A00090823092320222519180D12148246B7707010028C15C011A0218014710821400040012A38804A1440000000001347108258A10001085486CAE2E008C0AA4CA000A245A1220E3008CA0195407120C000904812886086400880000000000000000000000250030001040000200140010042EC7869A0803C021400020040008418690F8020EB8F109F7BA28E3DF08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y37_N0
\memory|the_altsyncram|auto_generated|ram_block1a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025800000007FFFFFFE0012631C51441110A2E402C00A95E521874F5AF50224000800F00202000F2A102100000560002F3188C32821B0D00000D39076B531088F0876ABA8E47E4762A21FAAEA6E2210D7EEDF4BD7729BDBBDFE20FAACA110A229842408524D27105A44488A23FF086FD6AB8F37CFF88BF7915C5EDFF22B8BB7FC87E788885BEB085BEB086D55FA65C42408887B929DFD995FAE4A77C6AC57F109021AB929DFD7253BE8D2B5688DB55FC42408EA96444BA574C494",
	mem_init2 => X"90D2A44B91097562CC58A9C85CF2566F10BD14B8ADE218B621BADE21BADE2148884621D10CC6AF7F222E94F1090237697599BF2091088610CC6AF7F22174A788481148A7A22755087BDDBE45D29F1090217AA0481172D3E4331D05D29884810CD2E45D29C42408F90CD5EFB22E94C4240E8904864403C12221BBD703E36C0403CB2F104BFBC3672CDE1BDAC98114DF59E2B0237290131995572336F0E87DCECFEB7244049B94808FC5A30E9BC07E6EEAF8E05AD6B46F4B81944488C9180171986DA0100F043E040025A00B3B65493F1D0FC8A0E91508D820DA6C0D398A01CD1CAC8D3A05000040701E000103C12800001B0500001FEEBA52ACF362101A60D888",
	mem_init1 => X"0800666C0D1000034DBC0A47110088BE6C402000821525F2E6300084225A66EC081712AB49341D0EAA14050748EF8B52E78208209844E9649044080980042D2880018A40D000CC880000B0A000008C33340019A40088B24564851C5884061916220200199091040000D2748058900012B700B222BBC3EB5E42A289E0176B790180194520314C0E60670F3FACC94B166612023F8608BA2301FB3BABE3810BC0D080C4022143304D204C6603F2040261858040940064B8A18AB806575C034955C06A4575E055FFDD50D2C00254100DFF87CE200007F462001B010084B2E8000FC0025800AAD260884D24F2C000B002911A120007FEFBB57FD6A4488090A3192E23",
	mem_init0 => X"80005920800360401A65DC001B98A24135A2022B490333493CCA2426E884D2B734400828802440CB0001970201CB003240022723C8985008020800060D01881D01881D0180680C01D004000100318BD100138014400211602073FA84010C02002E830220005A80740601A03103C08084008241324924001246617475088062160114310041548C1060030F84820300003580A85A2068C1298A18842842416D2C4C4D9C2C890020010A1C446218800514210040009041044028A02045000908108021C604EA02109049022020240C1800014900830104A0249022D0900C000800A200421B08300108042450001001450102000000010CD0860040009408200113",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a50_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a50_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y35_N8
\memory|the_altsyncram|auto_generated|mux2|result_node[18]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[18]~49_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a50~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a18~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a50~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[18]~49_combout\);

-- Location: LCCOMB_X34_Y30_N10
\memory|the_altsyncram|auto_generated|mux2|result_node[18]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[18]~49_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|mux2|result_node[18]~49_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a82\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout\);

-- Location: LCCOMB_X34_Y30_N6
\hostpc|cpu|F_iw[18]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[18]~39_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout\ & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(18) & 
-- \mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\memory|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout\ & (((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(18) & 
-- \mm_interconnect_0|rsp_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[18]~50_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \hostpc|cpu|F_iw[18]~39_combout\);

-- Location: LCCOMB_X30_Y27_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(3))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(3),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X30_Y27_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X34_Y30_N18
\hostpc|cpu|wait_for_one_post_bret_inst~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|wait_for_one_post_bret_inst~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\hostpc|cpu|hbreak_enabled~q\) # ((!\hostpc|cpu|F_valid~0_combout\ & 
-- \hostpc|cpu|wait_for_one_post_bret_inst~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_valid~0_combout\,
	datab => \hostpc|cpu|hbreak_enabled~q\,
	datac => \hostpc|cpu|wait_for_one_post_bret_inst~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	combout => \hostpc|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X34_Y30_N19
\hostpc|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X26_Y29_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(20),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\);

-- Location: FF_X26_Y29_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[20]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(20));

-- Location: LCCOMB_X25_Y29_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~10_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(20) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(20),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X25_Y29_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X26_Y28_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~39_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(20))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(20),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(20),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~39_combout\);

-- Location: LCCOMB_X26_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~40_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(22) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~39_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(22) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(22),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~39_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~40_combout\);

-- Location: FF_X26_Y28_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~40_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(21));

-- Location: LCCOMB_X25_Y28_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~18_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(22))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(22),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X25_Y28_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(19));

-- Location: FF_X26_Y28_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(19),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LCCOMB_X28_Y28_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~11_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(19) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(19),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X28_Y28_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X26_Y28_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~41_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(19)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(19),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(19),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~41_combout\);

-- Location: LCCOMB_X26_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~42_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(21) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~41_combout\)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(21) & 
-- (((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(21),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~41_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~42_combout\);

-- Location: FF_X26_Y28_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~42_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(20));

-- Location: LCCOMB_X28_Y29_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~3_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2) & !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X27_Y29_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[18]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[18]~6_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~3_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[18]~6_combout\);

-- Location: FF_X26_Y29_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(21),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(21));

-- Location: FF_X27_Y29_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[18]~6_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(21),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X27_Y29_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~18_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(18) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(18),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X27_Y29_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X27_Y29_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~55_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(18)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(18),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(18),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~55_combout\);

-- Location: LCCOMB_X26_Y28_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~56_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(20) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~55_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(20) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(20),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~55_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X26_Y28_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~56_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(19));

-- Location: LCCOMB_X25_Y29_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~19_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(17) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(17),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X25_Y29_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X29_Y29_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~57_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(17))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(17),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(17),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~57_combout\);

-- Location: LCCOMB_X26_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~58_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(19) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~57_combout\ & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(19) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~57_combout\ & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(19),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~57_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~58_combout\);

-- Location: FF_X26_Y28_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~58_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(18));

-- Location: FF_X26_Y29_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(18),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LCCOMB_X30_Y29_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(19)) # 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(18) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(18),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(19),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X30_Y29_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X30_Y29_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~q\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|break_on_reset~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X30_Y29_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(21)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~q\ & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(21),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(20),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X30_Y29_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X34_Y30_N24
\hostpc|cpu|hbreak_pending_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|hbreak_pending_nxt~0_combout\ = (!\hostpc|cpu|hbreak_enabled~q\ & ((\hostpc|cpu|hbreak_pending~q\) # (\hostpc|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|hbreak_enabled~q\,
	datac => \hostpc|cpu|hbreak_pending~q\,
	datad => \hostpc|cpu|hbreak_req~0_combout\,
	combout => \hostpc|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X34_Y30_N25
\hostpc|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X34_Y30_N20
\hostpc|cpu|hbreak_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|hbreak_req~0_combout\ = (\hostpc|cpu|W_valid~q\ & (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~q\) # (\hostpc|cpu|hbreak_pending~q\)))) # (!\hostpc|cpu|W_valid~q\ & 
-- (!\hostpc|cpu|wait_for_one_post_bret_inst~q\ & ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~q\) # (\hostpc|cpu|hbreak_pending~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_valid~q\,
	datab => \hostpc|cpu|wait_for_one_post_bret_inst~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \hostpc|cpu|hbreak_pending~q\,
	combout => \hostpc|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X34_Y30_N26
\hostpc|cpu|F_iw[18]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[18]~40_combout\ = (\hostpc|cpu|F_iw[18]~39_combout\ & ((\hostpc|cpu|D_iw[0]~0_combout\) # ((!\hostpc|cpu|hbreak_enabled~q\ & \hostpc|cpu|hbreak_req~0_combout\)))) # (!\hostpc|cpu|F_iw[18]~39_combout\ & (!\hostpc|cpu|hbreak_enabled~q\ & 
-- ((\hostpc|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_iw[18]~39_combout\,
	datab => \hostpc|cpu|hbreak_enabled~q\,
	datac => \hostpc|cpu|D_iw[0]~0_combout\,
	datad => \hostpc|cpu|hbreak_req~0_combout\,
	combout => \hostpc|cpu|F_iw[18]~40_combout\);

-- Location: FF_X34_Y30_N27
\hostpc|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[18]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(18));

-- Location: LCCOMB_X35_Y29_N0
\hostpc|cpu|R_src2_lo[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[12]~10_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|D_iw\(18)))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2[11]~15_combout\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \hostpc|cpu|R_src2_use_imm~q\,
	datad => \hostpc|cpu|D_iw\(18),
	combout => \hostpc|cpu|R_src2_lo[12]~10_combout\);

-- Location: FF_X35_Y29_N1
\hostpc|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[12]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(12));

-- Location: LCCOMB_X39_Y31_N22
\hostpc|cpu|E_logic_result[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[12]~9_combout\ = (\hostpc|cpu|E_src2\(12) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(12)))))) # (!\hostpc|cpu|E_src2\(12) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(12)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|E_src2\(12),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|E_src1\(12),
	combout => \hostpc|cpu|E_logic_result[12]~9_combout\);

-- Location: LCCOMB_X38_Y33_N10
\hostpc|cpu|W_alu_result[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[12]~9_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[12]~9_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[12]~9_combout\,
	datad => \hostpc|cpu|Add1~45_combout\,
	combout => \hostpc|cpu|W_alu_result[12]~9_combout\);

-- Location: FF_X38_Y33_N11
\hostpc|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[12]~9_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(12));

-- Location: LCCOMB_X38_Y31_N18
\mm_interconnect_0|cmd_mux_001|src_data[48]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(48) = (\hostpc|cpu|W_alu_result\(12) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \hostpc|cpu|F_pc\(10))))) # (!\hostpc|cpu|W_alu_result\(12) & 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\hostpc|cpu|F_pc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(12),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \hostpc|cpu|F_pc\(10),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(48));

-- Location: M9K_X58_Y30_N0
\memory|the_altsyncram|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF3909A80000000000000000000000050AEDC65EC4FFF3040221FFFC00EFFFFD7DB403FF8A2000000000001F7EC4DFFB003F5F7E935F8CDD2009001F8B79AFDFB7AADEA67573C47CD4EA57B3DFFCDA3F6B3C1C4B34604232089FFF44CC2B030A23003BC2A0FFF4000400020000000FC3E0838FEC04E35ED906D6BFF6A4B8D7B0B9D8440FA5FF4D145FEB8A00100F103FC000000383000D81A0280401FCA8000040FFA1D00001C18807F1DE30000BFFE43DD3BC1FFFFCD6856DF35F71E879FF8E6F7BFFE2658F2CFF3FC6B8A0800004008800000FFE97F4BC1401F0EA87033FFFD3F0E6F03FDC0003047E011F0C0000000000000000042000000000000000040",
	mem_init2 => X"000F80000001000002480F000002800000000A00000600061402100101000480420050D000BF1C7000800105DC409001453F032AD2F71EB507A8A805FFF419CA097EE78E41000000600000320A045044607FF03B1532A241FFE93426B99424F310094890213C190FFFFDFFC17FE7FFFF7FF0BFF60A2C46FF8988332E05767759BC3CDBDCBEFA7E5FD029B29373BFBE7735033FFF2E67E100FFE0000000000000000020001000000000017C000000002002538001413817F253792F6001E8012BFFD3FD080A64BB7FC802E5DFFFF2FFBF5FED7FC4FFB001FF44000AFF01D2416EA0B090895F4917F559B8A995403F306F99832D8905DB2031BE5440371A9AA08E",
	mem_init1 => X"18EDDC00067261879F001D86036B1EE55DC0D1003C65E83C0C6003467A526929252A2AC931033F116A89709F9754EC8737DF3A46B5CCAEC0D258C3D51A98933A37D8004D5714CE63AA71B70048550B2B8AF5BE9AE8CA4409E786030D8301E400E0002560C078217F8A1B80C43DE389C600307866B8A4639C30B19201E200D0DD86E528EF01019B0056704507BF6601380600100006069BDFDD1093FFE149878023FFC7FFDC08B10009CDC08F88139BCC6F96FF994CEA810ADB0A1F3044328FF498FFDE50006DB46DB750574CE188B09A37214281AFC2C6D9966DFF8A51936FFD154F3A53DF8BED8BFA8B49A3C814F387C8A00738618CE081E71B672FDCE81A24",
	mem_init0 => X"DCBF2073F0CA40C3AC602CE898618186DCA4F41A2AE3BFA6F4A5159DC77FF56F2574D2CE39DCEE73EC0E573F0CA62308B155AFCE286DD7BEEA45B960EB95CEE7E194C6308D383A336767671D9CC313DE79D4C638D22187FF3F0AF731B9F8653118BAC602D9880263BF20FF8E237ED6FEDA5159F7F7D2C6BB69FD5B5ECF562CFBA7077F5D4E730FCFC0AA63C61A30FFE7E15EE6323068C1D31FFCFC0AD718DD77F39C0B7F0B83BFB7C8A34FC77EB80F0DECC8BFADCB69A87AD33FFF2EA73D13053C8FA76000000000000000000000003A7C6D147B13EFF4262468FF3F100000000003F1802FD48CF90FF2EFC07800AF83DDFF8D6B00821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y32_N0
\memory|the_altsyncram|auto_generated|ram_block1a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088080A8000002A08A0000000000000778650AC9D3FFFDA8FFF5807FF80200201770F8080F70020000100D0780000001FFE6BDB188CDFFCEA2A0603A0162FFF3A8AA6FFE7FC22C8F4B54609B5AB7AFFF96882118A329FFF2FFC20827FFCA4648CA337FFFEF52A889318F7FF895FF1DA2C6FFE3B4B1BFFDFFFFBFC34A7FC34A7FCD55F805FFF2FFBFDB929C65895AAE4A7180AC57FFFCBFF8B929C6572538C812A56885B51FFFF2FF8A17FC4A2544C494",
	mem_init2 => X"9052A44BFF094562C458A9FFCCB2466FFF9994B005FFF0B7FF32DFFF32DFFF007FC3FF7FF800846D222C04FFFCBFF7BC70E38DFF9188C7FF800846D2216027FFE5FF7FBD21C0007FF1192E45809FFFCBFF000000FF32D3FFE01505809FFE5FF802645809FFF2FFFFF8008B122C04FFF2F8100000093D00400700867C0108021E144000000000008000000028008000060A00102C6000040002840000008001102000000000230010000C0A404100908181B1120180001451004125201308E068180017F00AC141282045C4119006884E1003001E00E7279E053A537215283DABFAC9D49A73773F01F1DDDCFD83D5CDDFDC9A999BFE331000000081EFC000E077",
	mem_init1 => X"C7FFFA8000000000090A2205677FD5C0111088020000020008440200000511020000E812068A4711C4785800F0401207BF06779E07391B9A083A57721529C914666DB5BD8D5E0173B3D8044E37775AD279C9C918C9FF9C20200000207BF000381DF1FFFE0186000000072844418CDFF56000000800000000040014002000C163000400284000000080044080000000008C0040003029010402420606C44806000A288022194804C2381A060005FC06B0504A180FC00300300000A000000200000008000001A1100A8058D80E567F03F24319C6D6E4193B10E51B6D8002FFF0CD980C9BF01000FD40000058D81A37AE00001FFC9027001B02A44A6C918ACFF390",
	mem_init0 => X"9999E77ACE623259F90001FFE1FEAB9C2389BB80400160000FEB3984646F5800003FFFF773A8A0741FF4F801ED74FE9DB0BA00CC32678FFC55469381FAFC62AAFC62AAFC66D7E31AADF801B500073205FFDBE2AAF51C781FE08C155AA4D3FC83E17EBE2ECC0048ABF19B5F8C553FD263FF794001B6DB4E2DB05380487309B7040061CEB30E894728A24D143B7D15CA4F438B5744DF0B4680B0E741D79DBE3813B396D79B5A1703A475E3AD9CE7546397030D91DF88BA73831CB8609240C4B3AF79DE9D1B0D48AA69BE65B9D159C00B16BE2E8D7DCAFBDC9B6A4C0786DB22F3E55AC59CADFCE8DE237A5BB4F19098E4C3048A061099FE4C0C1798B7FE53D8ECEC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a63_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a63_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y26_N16
\memory|the_altsyncram|auto_generated|mux2|result_node[31]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[31]~61_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a63~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a31~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a63~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[31]~61_combout\);

-- Location: LCCOMB_X35_Y26_N26
\memory|the_altsyncram|auto_generated|mux2|result_node[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[31]~61_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a95\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a95\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[31]~61_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout\);

-- Location: LCCOMB_X34_Y28_N18
\hostpc|cpu|F_iw[31]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[31]~51_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(31) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(31),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \hostpc|cpu|F_iw[31]~51_combout\);

-- Location: LCCOMB_X35_Y26_N22
\hostpc|cpu|F_iw[31]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[31]~52_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[31]~51_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[31]~62_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \hostpc|cpu|F_iw[31]~51_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \hostpc|cpu|F_iw[31]~52_combout\);

-- Location: FF_X35_Y26_N23
\hostpc|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[31]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(31));

-- Location: LCCOMB_X39_Y31_N14
\hostpc|cpu|E_src1[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[11]~10_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(15),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datad => \hostpc|cpu|R_src1~30_combout\,
	combout => \hostpc|cpu|E_src1[11]~10_combout\);

-- Location: FF_X39_Y31_N15
\hostpc|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[11]~10_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(11));

-- Location: LCCOMB_X39_Y31_N0
\hostpc|cpu|E_logic_result[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[11]~10_combout\ = (\hostpc|cpu|E_src1\(11) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src2\(11)))))) # (!\hostpc|cpu|E_src1\(11) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src2\(11)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src2\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|R_logic_op\(1),
	datac => \hostpc|cpu|E_src1\(11),
	datad => \hostpc|cpu|E_src2\(11),
	combout => \hostpc|cpu|E_logic_result[11]~10_combout\);

-- Location: LCCOMB_X38_Y33_N4
\hostpc|cpu|W_alu_result[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[11]~10_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[11]~10_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|Add1~43_combout\,
	datad => \hostpc|cpu|E_logic_result[11]~10_combout\,
	combout => \hostpc|cpu|W_alu_result[11]~10_combout\);

-- Location: FF_X38_Y33_N5
\hostpc|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[11]~10_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(11));

-- Location: LCCOMB_X36_Y29_N30
\hostpc|cpu|W_rf_wr_data[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[11]~15_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte1_data\(3))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & (\hostpc|cpu|W_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_result~0_combout\,
	datab => \hostpc|cpu|W_alu_result\(11),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|av_ld_byte1_data\(3),
	combout => \hostpc|cpu|W_rf_wr_data[11]~15_combout\);

-- Location: LCCOMB_X34_Y29_N0
\hostpc|cpu|d_writedata[30]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_writedata[30]~6_combout\ = (\hostpc|cpu|D_ctrl_mem16~1_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14)))) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \hostpc|cpu|d_writedata[30]~6_combout\);

-- Location: FF_X34_Y29_N1
\hostpc|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|d_writedata[30]~6_combout\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(30));

-- Location: LCCOMB_X34_Y29_N2
\mm_interconnect_0|cmd_mux_001|src_payload~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(30),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: M9K_X58_Y21_N0
\memory|the_altsyncram|auto_generated|ram_block1a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D8000000000000000007DFF55DD55551FD2A808C00B1804D3077800008000FFF0000A00607FF80020000770F8000C70020000000D0780000001FFE6BDA1008DFFCEA2A0603A0162FFF3A8AA6FFE7FC22C8F4B54609B5AB7AFFF968820108229FFF2FFC20827FFCA044088237FFFEF52A889318F7FF895FF1DA2C6FFE3B4B1BFFDFFFFBFC34A7FC34A7FCD55F805FFF2FFBFDB929C65895AAE4A7180AC57FFFCBFF8B929C6572538C812A56885B51FFFF2FF8A17FC4A2544C494",
	mem_init2 => X"9052A44BFF094562C458A9FFCCB2466FFF9994B005FFF0B7FF32DFFF32DFFF007FC3FF7FF800846D222C04FFFCBFF7BC70E38DFF810087FF800846D2216027FFE5FF7FBD21C0007FF1192E45809FFFCBFF000000FF32D3FFE01505809FFE5FF802645809FFF2FFFFF8008B122C04FFF2F8100000003C00000700007C0000001E14400000040000042000000220024040004400810008400008009100040200000080280044080040000000202A00000000000000024000026012000400000000010007F0000000010A8DEC18000000000100000000E7079E00080000000101026403141A70443C49E3D110E012D5011F009A000380400000000001EF00000077",
	mem_init1 => X"07FF80000800000008002000003F55C19350A92B5482020E2854934800455506001020100000000104080000004000010028179E073810000800000000000010204C224D011801622207004E946760804981801000500000000000007BC000001DC1FFE0008800000000000000000FE56008844440880008AA8440455421100C810214108206200E50692000421201023204011001005A0020200021002098292502424080A100000004582409FF804E0500824FD40B00300000A0000002000000080000010028028000000004200082030942E00B983200600B000000FFF00000000000000080000000000000210000001FFC00000002002400000000000000",
	mem_init0 => X"8000020000000041080001FFE002001002002000000000000000000000000000003FFFD773A8A0141FE00801ED14FC05B0BA0000000007F000000001F87C20A87C20A87C22C3E10AA9E0003500002000FF8080004008201FE08000000000FC03E03C3C00000008A1F08B0F84153F0223FF794001B6DB4E0DB0108008630990000061CEB200894128824C103B7D10484C020A01000701068030E741D79DBE1013B390018152570BA475E3A99CE1547A83C04D813F08BA7393D43E088040F4B3AF581C081800000229B06501510800021400020C0048030818024C0001812202E1084480800440C0230003A491E11EA4F1440A07519ED61F091598800210806C2C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a62_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a62_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y26_N0
\memory|the_altsyncram|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF1909AC0000000000000000000000008A85C738003FE3040221FFFC0001FFE1000003FF8A2000000004401E3C04DF80003F5E3C130F845D20090000000000000000000040000000000C00001FFC00000000000000900000005FFE00000000000002180000FFF4000400020000000F03C0038FE014815ED10200BFE2000056803958000000FF00004D0B8A001000403FC8C080140800103C00101201FCA8000000FF80040046000003D1C00000007F800000001FFFFCD2056D9000200861000000627002618400FF3FC4B8A08000040088000007FC0000001001F0E000000FFE000000003FDC0000007E001F0C001C07FF090022000C20007B905FFC2092040",
	mem_init2 => X"000F8000EC407E7A80000F1017C2800100000000000000000000800008008022000400001800000000000800000000000011000040B1100000000201FFE0000000000040000000000000000000000200007FF00000000041FC000000000024F310094890003C190FFE0000007FE7FF0000003FF00000000000000000040046002000D05C00423000200080001000100400000FFF00000000FFE00000000000000000000000200000000178000000200100138000000007F000000F6001E80003F80000000000B27F8000C5DFFC00000000000000000001FF44000AEF01C0000000010000000007F000010000803F306F99832D8921DB0001A05440361A9AA08A",
	mem_init1 => X"00CC0000051A218795020004004918000C0010183C04E8000060030620126928212A2AC801002090600820809454E804018C2244144C8AC00058C3C41A80933A2410004146148001AA4131000005092B8A85880AE8CA00080000000000000000600021000000217F8A1800041DE0000000000003B884040C30B01205E200C0DC6000C06C00011B0056704507316001200000000004000349C01083FFE148008023FFC7FF90001000004D000C000000046680FF980000000000001F0000328FC088FFDE50006DB46DB540520C6008809A36214281A80003D81069FF8A51834FFD154F1A53DF098D83FA8A4983C810F183C8A0071A798C6085E31A63201C601A24",
	mem_init0 => X"C4BD0070FC2A04F38A782C681A7981068484C01A20E3BFA0D4251510C67FE06A057042C638DC6E330C4DC70BC2A213A819DD87C60869D4B08A459820E091C6E1F854453A8D0838036363630D8CDB030C6054E79CEA29E61E0BCC8331B85E15119BB8E742D98800638620FF86230C00CC0A51086667D284A82999400607422433A20706194E33CB82F04A2327393CC3C1799066333A6CE9F3CC383F048B38D557F38800010903830740A34FC70C980002C0C8832002080000533FFF06A30C0105080FA1600000000000000000000000047C059CE001EFD4000068FF3F100000000001F08003D48CF90FF2EFC07800AF83DDFF8D6B00821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y26_N6
\memory|the_altsyncram|auto_generated|mux2|result_node[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[30]~59_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a62~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a30~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a62~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[30]~59_combout\);

-- Location: LCCOMB_X35_Y26_N0
\memory|the_altsyncram|auto_generated|mux2|result_node[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[30]~59_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a94\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[30]~59_combout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a94\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout\);

-- Location: LCCOMB_X35_Y26_N12
\hostpc|cpu|F_iw[30]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[30]~50_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[30]~49_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_iw[30]~49_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \hostpc|cpu|D_iw[0]~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[30]~60_combout\,
	combout => \hostpc|cpu|F_iw[30]~50_combout\);

-- Location: FF_X35_Y26_N13
\hostpc|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[30]~50_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(30));

-- Location: LCCOMB_X39_Y31_N18
\hostpc|cpu|E_src1[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[7]~14_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src1~30_combout\,
	datab => \hostpc|cpu|D_iw\(11),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	combout => \hostpc|cpu|E_src1[7]~14_combout\);

-- Location: LCCOMB_X38_Y32_N24
\hostpc|cpu|F_pc_plus_one[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[4]~8_combout\ = (\hostpc|cpu|F_pc\(4) & (\hostpc|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\hostpc|cpu|F_pc\(4) & (!\hostpc|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \hostpc|cpu|F_pc_plus_one[4]~9\ = CARRY((\hostpc|cpu|F_pc\(4) & !\hostpc|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(4),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[3]~7\,
	combout => \hostpc|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X38_Y32_N26
\hostpc|cpu|F_pc_plus_one[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[5]~10_combout\ = (\hostpc|cpu|F_pc\(5) & (!\hostpc|cpu|F_pc_plus_one[4]~9\)) # (!\hostpc|cpu|F_pc\(5) & ((\hostpc|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \hostpc|cpu|F_pc_plus_one[5]~11\ = CARRY((!\hostpc|cpu|F_pc_plus_one[4]~9\) # (!\hostpc|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(5),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[4]~9\,
	combout => \hostpc|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[5]~11\);

-- Location: FF_X39_Y31_N19
\hostpc|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[7]~14_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(7));

-- Location: LCCOMB_X33_Y29_N30
\hostpc|cpu|R_src2_lo[6]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[6]~16_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|D_iw\(12)))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datac => \hostpc|cpu|E_src2[11]~15_combout\,
	datad => \hostpc|cpu|D_iw\(12),
	combout => \hostpc|cpu|R_src2_lo[6]~16_combout\);

-- Location: FF_X33_Y29_N31
\hostpc|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[6]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(6));

-- Location: LCCOMB_X42_Y33_N20
\hostpc|cpu|Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~29_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_sub~q\,
	datac => \hostpc|cpu|E_src2\(6),
	combout => \hostpc|cpu|Add1~29_combout\);

-- Location: LCCOMB_X37_Y29_N6
\hostpc|cpu|R_src2_lo[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[4]~6_combout\ = (\hostpc|cpu|R_src2_lo[4]~0_combout\ & ((\hostpc|cpu|R_src2_lo~1_combout\ & (\hostpc|cpu|D_iw\(10))) # (!\hostpc|cpu|R_src2_lo~1_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(10),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datac => \hostpc|cpu|R_src2_lo[4]~0_combout\,
	datad => \hostpc|cpu|R_src2_lo~1_combout\,
	combout => \hostpc|cpu|R_src2_lo[4]~6_combout\);

-- Location: FF_X37_Y29_N7
\hostpc|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[4]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(4));

-- Location: LCCOMB_X37_Y32_N8
\hostpc|cpu|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~14_combout\ = \hostpc|cpu|E_src2\(4) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(4),
	datad => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~14_combout\);

-- Location: LCCOMB_X37_Y29_N12
\hostpc|cpu|R_src2_lo[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[2]~2_combout\ = (\hostpc|cpu|R_src2_lo[4]~0_combout\ & ((\hostpc|cpu|R_src2_lo~1_combout\ & (\hostpc|cpu|D_iw\(8))) # (!\hostpc|cpu|R_src2_lo~1_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(8),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \hostpc|cpu|R_src2_lo[4]~0_combout\,
	datad => \hostpc|cpu|R_src2_lo~1_combout\,
	combout => \hostpc|cpu|R_src2_lo[2]~2_combout\);

-- Location: FF_X37_Y29_N13
\hostpc|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[2]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(2));

-- Location: LCCOMB_X37_Y32_N0
\hostpc|cpu|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~0_combout\ = \hostpc|cpu|E_src2\(2) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(2),
	datad => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~0_combout\);

-- Location: LCCOMB_X42_Y32_N8
\hostpc|cpu|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~1_combout\ = \hostpc|cpu|E_src2\(1) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(1),
	datac => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~1_combout\);

-- Location: LCCOMB_X42_Y32_N2
\hostpc|cpu|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~2_combout\ = \hostpc|cpu|E_src2\(0) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(0),
	datac => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~2_combout\);

-- Location: LCCOMB_X42_Y32_N14
\hostpc|cpu|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~4_cout\ = CARRY(\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_sub~q\,
	datad => VCC,
	cout => \hostpc|cpu|Add1~4_cout\);

-- Location: LCCOMB_X42_Y32_N16
\hostpc|cpu|Add1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~5_combout\ = (\hostpc|cpu|E_src1\(0) & ((\hostpc|cpu|Add1~2_combout\ & (\hostpc|cpu|Add1~4_cout\ & VCC)) # (!\hostpc|cpu|Add1~2_combout\ & (!\hostpc|cpu|Add1~4_cout\)))) # (!\hostpc|cpu|E_src1\(0) & ((\hostpc|cpu|Add1~2_combout\ & 
-- (!\hostpc|cpu|Add1~4_cout\)) # (!\hostpc|cpu|Add1~2_combout\ & ((\hostpc|cpu|Add1~4_cout\) # (GND)))))
-- \hostpc|cpu|Add1~6\ = CARRY((\hostpc|cpu|E_src1\(0) & (!\hostpc|cpu|Add1~2_combout\ & !\hostpc|cpu|Add1~4_cout\)) # (!\hostpc|cpu|E_src1\(0) & ((!\hostpc|cpu|Add1~4_cout\) # (!\hostpc|cpu|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(0),
	datab => \hostpc|cpu|Add1~2_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~4_cout\,
	combout => \hostpc|cpu|Add1~5_combout\,
	cout => \hostpc|cpu|Add1~6\);

-- Location: LCCOMB_X42_Y32_N18
\hostpc|cpu|Add1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~7_combout\ = ((\hostpc|cpu|E_src1\(1) $ (\hostpc|cpu|Add1~1_combout\ $ (!\hostpc|cpu|Add1~6\)))) # (GND)
-- \hostpc|cpu|Add1~8\ = CARRY((\hostpc|cpu|E_src1\(1) & ((\hostpc|cpu|Add1~1_combout\) # (!\hostpc|cpu|Add1~6\))) # (!\hostpc|cpu|E_src1\(1) & (\hostpc|cpu|Add1~1_combout\ & !\hostpc|cpu|Add1~6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(1),
	datab => \hostpc|cpu|Add1~1_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~6\,
	combout => \hostpc|cpu|Add1~7_combout\,
	cout => \hostpc|cpu|Add1~8\);

-- Location: LCCOMB_X42_Y32_N20
\hostpc|cpu|Add1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~9_combout\ = (\hostpc|cpu|E_src1\(2) & ((\hostpc|cpu|Add1~0_combout\ & (\hostpc|cpu|Add1~8\ & VCC)) # (!\hostpc|cpu|Add1~0_combout\ & (!\hostpc|cpu|Add1~8\)))) # (!\hostpc|cpu|E_src1\(2) & ((\hostpc|cpu|Add1~0_combout\ & 
-- (!\hostpc|cpu|Add1~8\)) # (!\hostpc|cpu|Add1~0_combout\ & ((\hostpc|cpu|Add1~8\) # (GND)))))
-- \hostpc|cpu|Add1~10\ = CARRY((\hostpc|cpu|E_src1\(2) & (!\hostpc|cpu|Add1~0_combout\ & !\hostpc|cpu|Add1~8\)) # (!\hostpc|cpu|E_src1\(2) & ((!\hostpc|cpu|Add1~8\) # (!\hostpc|cpu|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(2),
	datab => \hostpc|cpu|Add1~0_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~8\,
	combout => \hostpc|cpu|Add1~9_combout\,
	cout => \hostpc|cpu|Add1~10\);

-- Location: LCCOMB_X42_Y32_N22
\hostpc|cpu|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~12_combout\ = ((\hostpc|cpu|Add1~11_combout\ $ (\hostpc|cpu|E_src1\(3) $ (!\hostpc|cpu|Add1~10\)))) # (GND)
-- \hostpc|cpu|Add1~13\ = CARRY((\hostpc|cpu|Add1~11_combout\ & ((\hostpc|cpu|E_src1\(3)) # (!\hostpc|cpu|Add1~10\))) # (!\hostpc|cpu|Add1~11_combout\ & (\hostpc|cpu|E_src1\(3) & !\hostpc|cpu|Add1~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~11_combout\,
	datab => \hostpc|cpu|E_src1\(3),
	datad => VCC,
	cin => \hostpc|cpu|Add1~10\,
	combout => \hostpc|cpu|Add1~12_combout\,
	cout => \hostpc|cpu|Add1~13\);

-- Location: LCCOMB_X42_Y32_N24
\hostpc|cpu|Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~15_combout\ = (\hostpc|cpu|E_src1\(4) & ((\hostpc|cpu|Add1~14_combout\ & (\hostpc|cpu|Add1~13\ & VCC)) # (!\hostpc|cpu|Add1~14_combout\ & (!\hostpc|cpu|Add1~13\)))) # (!\hostpc|cpu|E_src1\(4) & ((\hostpc|cpu|Add1~14_combout\ & 
-- (!\hostpc|cpu|Add1~13\)) # (!\hostpc|cpu|Add1~14_combout\ & ((\hostpc|cpu|Add1~13\) # (GND)))))
-- \hostpc|cpu|Add1~16\ = CARRY((\hostpc|cpu|E_src1\(4) & (!\hostpc|cpu|Add1~14_combout\ & !\hostpc|cpu|Add1~13\)) # (!\hostpc|cpu|E_src1\(4) & ((!\hostpc|cpu|Add1~13\) # (!\hostpc|cpu|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(4),
	datab => \hostpc|cpu|Add1~14_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~13\,
	combout => \hostpc|cpu|Add1~15_combout\,
	cout => \hostpc|cpu|Add1~16\);

-- Location: LCCOMB_X42_Y32_N26
\hostpc|cpu|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~31_combout\ = ((\hostpc|cpu|Add1~30_combout\ $ (\hostpc|cpu|E_src1\(5) $ (!\hostpc|cpu|Add1~16\)))) # (GND)
-- \hostpc|cpu|Add1~32\ = CARRY((\hostpc|cpu|Add1~30_combout\ & ((\hostpc|cpu|E_src1\(5)) # (!\hostpc|cpu|Add1~16\))) # (!\hostpc|cpu|Add1~30_combout\ & (\hostpc|cpu|E_src1\(5) & !\hostpc|cpu|Add1~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~30_combout\,
	datab => \hostpc|cpu|E_src1\(5),
	datad => VCC,
	cin => \hostpc|cpu|Add1~16\,
	combout => \hostpc|cpu|Add1~31_combout\,
	cout => \hostpc|cpu|Add1~32\);

-- Location: LCCOMB_X42_Y32_N28
\hostpc|cpu|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~33_combout\ = (\hostpc|cpu|E_src1\(6) & ((\hostpc|cpu|Add1~29_combout\ & (\hostpc|cpu|Add1~32\ & VCC)) # (!\hostpc|cpu|Add1~29_combout\ & (!\hostpc|cpu|Add1~32\)))) # (!\hostpc|cpu|E_src1\(6) & ((\hostpc|cpu|Add1~29_combout\ & 
-- (!\hostpc|cpu|Add1~32\)) # (!\hostpc|cpu|Add1~29_combout\ & ((\hostpc|cpu|Add1~32\) # (GND)))))
-- \hostpc|cpu|Add1~34\ = CARRY((\hostpc|cpu|E_src1\(6) & (!\hostpc|cpu|Add1~29_combout\ & !\hostpc|cpu|Add1~32\)) # (!\hostpc|cpu|E_src1\(6) & ((!\hostpc|cpu|Add1~32\) # (!\hostpc|cpu|Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(6),
	datab => \hostpc|cpu|Add1~29_combout\,
	datad => VCC,
	cin => \hostpc|cpu|Add1~32\,
	combout => \hostpc|cpu|Add1~33_combout\,
	cout => \hostpc|cpu|Add1~34\);

-- Location: LCCOMB_X42_Y32_N30
\hostpc|cpu|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~35_combout\ = ((\hostpc|cpu|Add1~28_combout\ $ (\hostpc|cpu|E_src1\(7) $ (!\hostpc|cpu|Add1~34\)))) # (GND)
-- \hostpc|cpu|Add1~36\ = CARRY((\hostpc|cpu|Add1~28_combout\ & ((\hostpc|cpu|E_src1\(7)) # (!\hostpc|cpu|Add1~34\))) # (!\hostpc|cpu|Add1~28_combout\ & (\hostpc|cpu|E_src1\(7) & !\hostpc|cpu|Add1~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~28_combout\,
	datab => \hostpc|cpu|E_src1\(7),
	datad => VCC,
	cin => \hostpc|cpu|Add1~34\,
	combout => \hostpc|cpu|Add1~35_combout\,
	cout => \hostpc|cpu|Add1~36\);

-- Location: LCCOMB_X42_Y31_N0
\hostpc|cpu|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~37_combout\ = (\hostpc|cpu|Add1~27_combout\ & ((\hostpc|cpu|E_src1\(8) & (\hostpc|cpu|Add1~36\ & VCC)) # (!\hostpc|cpu|E_src1\(8) & (!\hostpc|cpu|Add1~36\)))) # (!\hostpc|cpu|Add1~27_combout\ & ((\hostpc|cpu|E_src1\(8) & 
-- (!\hostpc|cpu|Add1~36\)) # (!\hostpc|cpu|E_src1\(8) & ((\hostpc|cpu|Add1~36\) # (GND)))))
-- \hostpc|cpu|Add1~38\ = CARRY((\hostpc|cpu|Add1~27_combout\ & (!\hostpc|cpu|E_src1\(8) & !\hostpc|cpu|Add1~36\)) # (!\hostpc|cpu|Add1~27_combout\ & ((!\hostpc|cpu|Add1~36\) # (!\hostpc|cpu|E_src1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~27_combout\,
	datab => \hostpc|cpu|E_src1\(8),
	datad => VCC,
	cin => \hostpc|cpu|Add1~36\,
	combout => \hostpc|cpu|Add1~37_combout\,
	cout => \hostpc|cpu|Add1~38\);

-- Location: LCCOMB_X38_Y32_N28
\hostpc|cpu|F_pc_plus_one[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[6]~12_combout\ = (\hostpc|cpu|F_pc\(6) & (\hostpc|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\hostpc|cpu|F_pc\(6) & (!\hostpc|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \hostpc|cpu|F_pc_plus_one[6]~13\ = CARRY((\hostpc|cpu|F_pc\(6) & !\hostpc|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(6),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[5]~11\,
	combout => \hostpc|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X38_Y32_N30
\hostpc|cpu|F_pc_plus_one[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[7]~14_combout\ = (\hostpc|cpu|F_pc\(7) & (!\hostpc|cpu|F_pc_plus_one[6]~13\)) # (!\hostpc|cpu|F_pc\(7) & ((\hostpc|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \hostpc|cpu|F_pc_plus_one[7]~15\ = CARRY((!\hostpc|cpu|F_pc_plus_one[6]~13\) # (!\hostpc|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(7),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[6]~13\,
	combout => \hostpc|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X39_Y32_N4
\hostpc|cpu|F_pc_no_crst_nxt[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[7]~17_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & (\hostpc|cpu|Add1~39_combout\)) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\hostpc|cpu|F_pc_plus_one[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~39_combout\,
	datab => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \hostpc|cpu|F_pc_plus_one[7]~14_combout\,
	datad => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[7]~17_combout\);

-- Location: FF_X39_Y32_N5
\hostpc|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[7]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(7));

-- Location: LCCOMB_X39_Y32_N18
\hostpc|cpu|F_pc_no_crst_nxt[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[8]~16_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & (\hostpc|cpu|Add1~41_combout\)) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\hostpc|cpu|F_pc_plus_one[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~41_combout\,
	datab => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \hostpc|cpu|F_pc_plus_one[8]~16_combout\,
	datad => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[8]~16_combout\);

-- Location: FF_X39_Y32_N19
\hostpc|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(8));

-- Location: LCCOMB_X36_Y32_N14
\mm_interconnect_0|cmd_mux_001|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(46) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\hostpc|cpu|F_pc\(8)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|W_alu_result\(10))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\hostpc|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \hostpc|cpu|W_alu_result\(10),
	datad => \hostpc|cpu|F_pc\(8),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: M9K_X24_Y15_N0
\memory|the_altsyncram|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"4CC8A7207FDFBCFFFBEFFDFF801BFEC0466008410380AF171255D0D88B1E29988010830D89082458500E06229D25A6347900789D04984A4804D82229D55AA5E831A861E404C2EAF732C49C074333123B91AE8FF740E0E2001E72998803254C08CF4A1991AE2266220484C0020B0001401008087302010C4A01040466002682809215020048D4C08780B011027044008930A80C2218010A040420260001C133800384C811AC0110050824928450980262014003908C998DE7D00228522001000905819000241C500D82A4C0004008FD8000088B84A6508C84118487C04058680CC01B05180225809A024070098C000484900142300410098406C11200003600AA",
	mem_init2 => X"0A24E101B00480000D8012B4011C2558042C00EC4C0B09E2CEF46A0043A12066386B6CC124C301EF2C0C27A64299140402E20C4C0D04A0C90A6C1882B338CB22038C1983820C01A26800664C079B11A46CA661425D92AA004E2D44B088D6086A2000020800928360CC9215A11B30660C8B688D95417280409C1020401A0A18A8C281002182300A603068190886278A182529C3336345021187DC1F40C581880503308106D8331FF960AACA6800423962CAD020239408606567E52160001200C0341625C6B3D362218CD169019B924A395289F18496229A66408001A52D332EB3A7741F1B829A106280CA2C40F053A04E3C563681CD69200001A602121488B057",
	mem_init1 => X"800D8000041A20811502024886822A00440089061910ACC0002041080578402441333594C0928078C42489487CF4BA40812C4231103400E001D0D486090046068101336D8C1D200DEA82004300062468811D01205BCB266D9020000000021005700021000084263CB0085A2508304000000002029D84000C10A05207C2104C76020020FC2006EC801450558E0CC000C0000501005210012041401699908C0120026352660F340810A014F34C11064600C083321B2135430AAC1D49202DA0171680A348D680EFB67FFD2B5AEC635BA19A002562C0AE1558FD1030D29AC6C1836B5755525B5F1FFC07B80EE9CE7E2A354798822153400343114A8C0A3207501E24",
	mem_init0 => X"ECFCA3A4E0305481DA4023505A400147AC84C91E20B3E6B4F4A820100819B0011C134B35568B44A200E86A4E0306BA0C191497344878A8E0B00F0638E590B549C1605520CF0C3C4F0A8A0A686A801A0F4240640E833D00144E0500305670581790ADE40300C6A152084A7A062BB168F10851A58E8F510428B3E3021C274320C3A2CF888940AA013280D028A41D204289C0A02639206681B20413280D01300082639424450D47C41F28D10367F1845150A2ECCC00309C0645638667340A45F4168B07E84D57FFFFEFFFFEFFC00B3F6021B9159050A4C7539A57B0CB14400001A10030C8256C9420C60C2182000D1804137BD41C07004108E12CCCCBBF9998CC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y15_N0
\memory|the_altsyncram|auto_generated|ram_block1a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000007FFFFF810009C0504051001D37FC0840080061708F7502140CA459904072026212E3F6CA3C8444600B50603018C42221000800004B94C04AAA85434A0852D2693F93B47A821490CE2014128F8393994954A901DC29841A5AA8955BF5138A02AA8ED4CEAE45C97719B223042848B3A1E10411E001A24EFC003493BF206E100A13CF1213CF1200001E3FC513880A0B0804E920048C20022A6605C144E28130804E66100111350A551203930513882B57802090121202",
	mem_init2 => X"050002A0100D56D75475F9F2169A8A8314380C4144DC89F7C8B50C28350C28200A0648D24409208DAA6C4A6244E2012378899DC98B95C764409208D223E2531227104827B0535512397FA710094E244E28000022103051D9014C2789D92271444322009DF5138876444CBB01004EF5138CE134361450430C510030A468A188A5011123B91011103C800031092B2870411224640003CE011820540C00052940903200401850001E78000001843A800858820A419036B00960012890C50010072A0003D86169B58035897C4318345680004280060069C316969B46DADD00360A08A000022A38CC9842C0E332C304C62326183844471900F0C20900356B20000F33",
	mem_init1 => X"02660682844088E02204A680AA54CC88EE432084187AE04747A04041B5C04020ED711808569000008010003001032A500D8A0A941408E346040672E5003688521114835182284A404603210D0C890C16D023095022C3A619E184000F52922803C4586661A20111EE284C813CD0255B76100103019000064958632448CA0820000E708000618004452502C0C8150021400068E000000610E800216208080640D804B000BC4430400401CA8000F6186A6D600D6138E918828868881094C04041519A410AA0A881D7B00462008130000012118523848C4C6010118000061126626200824090425104046504620044820008700CACD0330ED210356100D446000104",
	mem_init0 => X"44445024900208C0000C226664912400204402010B44411BC692401411040010D92CE24360850200098B000085007160003300738902106366418FF03C25220425A2042524212D10426085B048780FFA19C9103E00420D16903184A506540DF309901104F28A9030969084A4405C5A068D235B02926DC014D290840C4388F410A97458A611D18B38A347138BF118CD44860C0C282059C3A83A3C005E05F8384E4E5087A4014008091F960032390942062241C02831601E12181008C10C8118BC8340CB2860395321D24710518845431002230694CC0E030812C628A8843258812164D4D115516B2988A1005D0910C2804624040D50C0388905D200221AA0150A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y26_N18
\memory|the_altsyncram|auto_generated|mux2|result_node[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[9]~10_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a41~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a41~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[9]~10_combout\);

-- Location: LCCOMB_X35_Y26_N20
\mm_interconnect_0|rsp_mux|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[9]~10_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a73\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a73\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[9]~10_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: LCCOMB_X30_Y27_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~4_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X30_Y27_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(9));

-- Location: FF_X35_Y26_N31
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X33_Y32_N0
\uart|the_UART_NIOSII_uart_regs|control_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|control_reg[9]~feeder_combout\ = \hostpc|cpu|d_writedata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|d_writedata\(9),
	combout => \uart|the_UART_NIOSII_uart_regs|control_reg[9]~feeder_combout\);

-- Location: FF_X33_Y32_N1
\uart|the_UART_NIOSII_uart_regs|control_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|control_reg[9]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(9));

-- Location: LCCOMB_X33_Y33_N16
\uart|the_UART_NIOSII_uart_regs|selected_read_data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data~0_combout\ = (\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|W_alu_result\(4) & (\hostpc|cpu|W_alu_result\(2) & \uart|the_UART_NIOSII_uart_regs|control_reg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datab => \hostpc|cpu|W_alu_result\(4),
	datac => \hostpc|cpu|W_alu_result\(2),
	datad => \uart|the_UART_NIOSII_uart_regs|control_reg\(9),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data~0_combout\);

-- Location: FF_X33_Y33_N17
\uart|the_UART_NIOSII_uart_regs|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(9));

-- Location: FF_X34_Y30_N1
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X34_Y30_N0
\mm_interconnect_0|rsp_mux|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(9),
	combout => \mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: LCCOMB_X35_Y26_N30
\mm_interconnect_0|rsp_mux|src_data[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_data\(9) = (\mm_interconnect_0|rsp_mux|src_payload~1_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_data\(9));

-- Location: LCCOMB_X36_Y30_N0
\hostpc|cpu|av_ld_byte1_data[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte1_data[1]~0_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data\(9),
	datab => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte1_data[1]~0_combout\);

-- Location: FF_X36_Y30_N1
\hostpc|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte1_data[1]~0_combout\,
	asdata => \hostpc|cpu|av_ld_byte2_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	ena => \hostpc|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X36_Y29_N14
\hostpc|cpu|W_rf_wr_data[9]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[9]~0_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte1_data\(1))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|W_alu_result\(9) & !\hostpc|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte1_data\(1),
	datab => \hostpc|cpu|W_alu_result\(9),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|E_alu_result~0_combout\,
	combout => \hostpc|cpu|W_rf_wr_data[9]~0_combout\);

-- Location: LCCOMB_X37_Y29_N22
\hostpc|cpu|E_st_data[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[19]~13_combout\ = (\hostpc|cpu|d_byteenable[2]~0_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\hostpc|cpu|d_byteenable[2]~0_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \hostpc|cpu|d_byteenable[2]~0_combout\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \hostpc|cpu|E_st_data[19]~13_combout\);

-- Location: FF_X37_Y29_N23
\hostpc|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[19]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(19));

-- Location: LCCOMB_X33_Y26_N28
\mm_interconnect_0|cmd_mux|src_payload~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~25_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|d_writedata\(19),
	combout => \mm_interconnect_0|cmd_mux|src_payload~25_combout\);

-- Location: FF_X33_Y26_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X25_Y28_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(19)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(19),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(19),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\);

-- Location: LCCOMB_X29_Y28_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~6_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X29_Y28_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(23));

-- Location: FF_X36_Y26_N15
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X36_Y26_N14
\mm_interconnect_0|rsp_mux|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~11_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(23)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[23]~14_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[23]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[23]~14_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: LCCOMB_X37_Y30_N0
\hostpc|cpu|av_ld_byte2_data[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte2_data[7]~3_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~11_combout\,
	datab => \hostpc|cpu|av_fill_bit~0_combout\,
	datad => \hostpc|cpu|av_ld_aligning_data~q\,
	combout => \hostpc|cpu|av_ld_byte2_data[7]~3_combout\);

-- Location: FF_X37_Y30_N1
\hostpc|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte2_data[7]~3_combout\,
	asdata => \hostpc|cpu|av_ld_byte3_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte2_data\(7));

-- Location: FF_X36_Y30_N3
\hostpc|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte1_data[7]~1_combout\,
	asdata => \hostpc|cpu|av_ld_byte2_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	ena => \hostpc|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X41_Y28_N4
\hostpc|cpu|D_ctrl_ld_signed~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_ld_signed~1_combout\ = (\hostpc|cpu|D_iw\(2) & \hostpc|cpu|D_ctrl_ld_signed~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \hostpc|cpu|D_ctrl_ld_signed~1_combout\);

-- Location: FF_X41_Y28_N5
\hostpc|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_ld_signed~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X38_Y30_N24
\hostpc|cpu|av_fill_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_fill_bit~0_combout\ = (\hostpc|cpu|R_ctrl_ld_signed~q\ & ((\hostpc|cpu|D_ctrl_mem16~1_combout\ & ((\hostpc|cpu|av_ld_byte1_data\(7)))) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\ & (\hostpc|cpu|av_ld_byte0_data\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datab => \hostpc|cpu|av_ld_byte0_data\(7),
	datac => \hostpc|cpu|av_ld_byte1_data\(7),
	datad => \hostpc|cpu|R_ctrl_ld_signed~q\,
	combout => \hostpc|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X36_Y30_N6
\hostpc|cpu|av_ld_byte1_data[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte1_data[0]~7_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_data\(8),
	datab => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte1_data[0]~7_combout\);

-- Location: FF_X36_Y30_N7
\hostpc|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte1_data[0]~7_combout\,
	asdata => \hostpc|cpu|av_ld_byte2_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	ena => \hostpc|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X36_Y32_N26
\hostpc|cpu|W_rf_wr_data[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[8]~17_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte1_data\(0))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((!\hostpc|cpu|E_alu_result~0_combout\ & \hostpc|cpu|W_alu_result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte1_data\(0),
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|W_alu_result\(8),
	datad => \hostpc|cpu|R_ctrl_ld~q\,
	combout => \hostpc|cpu|W_rf_wr_data[8]~17_combout\);

-- Location: LCCOMB_X33_Y29_N0
\hostpc|cpu|E_st_data[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[18]~14_combout\ = (\hostpc|cpu|d_byteenable[2]~0_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # (!\hostpc|cpu|d_byteenable[2]~0_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_byteenable[2]~0_combout\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	combout => \hostpc|cpu|E_st_data[18]~14_combout\);

-- Location: FF_X33_Y29_N1
\hostpc|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[18]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(18));

-- Location: LCCOMB_X33_Y29_N14
\mm_interconnect_0|cmd_mux|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~26_combout\ = (\hostpc|cpu|d_writedata\(18) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(18),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~26_combout\);

-- Location: FF_X33_Y29_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X27_Y29_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[18]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(18)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(18),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(18),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\);

-- Location: LCCOMB_X29_Y29_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~7_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[17]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[17]~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~7_combout\);

-- Location: LCCOMB_X28_Y26_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~25_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\) # 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd_d1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~25_combout\);

-- Location: FF_X29_Y29_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~7_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(20),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X29_Y29_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(17)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(17),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(17),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\);

-- Location: LCCOMB_X32_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~28_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X32_Y28_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(29));

-- Location: FF_X36_Y26_N29
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X36_Y26_N30
\hostpc|cpu|F_iw[29]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[29]~47_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(29),
	combout => \hostpc|cpu|F_iw[29]~47_combout\);

-- Location: LCCOMB_X36_Y26_N26
\hostpc|cpu|F_iw[29]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[29]~48_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[29]~47_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw[0]~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \hostpc|cpu|F_iw[29]~47_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[29]~58_combout\,
	combout => \hostpc|cpu|F_iw[29]~48_combout\);

-- Location: FF_X36_Y26_N27
\hostpc|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[29]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(29));

-- Location: LCCOMB_X39_Y32_N26
\hostpc|cpu|E_src1[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[9]~12_combout\ = (\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # (!\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datab => \hostpc|cpu|R_src1~30_combout\,
	datad => \hostpc|cpu|D_iw\(13),
	combout => \hostpc|cpu|E_src1[9]~12_combout\);

-- Location: FF_X39_Y32_N27
\hostpc|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[9]~12_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(9));

-- Location: LCCOMB_X42_Y33_N8
\hostpc|cpu|E_logic_result[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[9]~12_combout\ = (\hostpc|cpu|E_src2\(9) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(9)))))) # (!\hostpc|cpu|E_src2\(9) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(9)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src2\(9),
	datad => \hostpc|cpu|E_src1\(9),
	combout => \hostpc|cpu|E_logic_result[9]~12_combout\);

-- Location: LCCOMB_X38_Y33_N0
\hostpc|cpu|W_alu_result[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[9]~12_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[9]~12_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[9]~12_combout\,
	datad => \hostpc|cpu|Add1~39_combout\,
	combout => \hostpc|cpu|W_alu_result[9]~12_combout\);

-- Location: FF_X38_Y33_N1
\hostpc|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[9]~12_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(9));

-- Location: LCCOMB_X28_Y32_N30
\mm_interconnect_0|cmd_mux_001|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(45) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\hostpc|cpu|W_alu_result\(9)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \hostpc|cpu|F_pc\(7))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\hostpc|cpu|F_pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \hostpc|cpu|W_alu_result\(9),
	datad => \hostpc|cpu|F_pc\(7),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: LCCOMB_X35_Y28_N2
\mm_interconnect_0|cmd_mux_001|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(32) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\hostpc|cpu|d_byteenable\(0) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \hostpc|cpu|d_byteenable\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(32));

-- Location: LCCOMB_X33_Y28_N18
\mm_interconnect_0|cmd_mux_001|src_payload~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = (\hostpc|cpu|d_writedata\(6) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(6),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X32_Y30_N2
\mm_interconnect_0|cmd_mux_001|src_payload~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = (\hostpc|cpu|d_writedata\(7) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(7),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: M9K_X40_Y28_N0
\memory|the_altsyncram|auto_generated|ram_block1a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F20FEE6620F04400000000000000000000000000000000000000000093F030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00E00E0000000177DDCCCCBBBBAAAA9999888877776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBAAAA9999888877776666555544443333222211110000FFFFEEEEDDDDCCCCBBBBA",
	mem_init0 => X"AAA9999888877776666555544443333222211110000FFFFEEEEDD007777777777777D0000004400000044000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E3000000000000000000000000000000C000000000F920000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\,
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a68_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a68_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y34_N0
\memory|the_altsyncram|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000025203FCFBCFFDFFFFDFF8012FFE1804800800000006600400000088000000808800001080400400006120801A0006B000008028002020148420801002000000000040000410010800000400002000004100000002000000000080101400408001040190000000400000018000100C1084000000000000000000010242000900000000000000488000002480000080080402200010A00040000000001000004000001000010010000000410504000002000420000008000002002000000080480800000040000000080000034449A20020004801080840080800000008800000004080000000000000000000018218000021504120080180030000000048A",
	mem_init2 => X"00002006000C00000001100001140448A42488C2141805C080C01004050000140412200410400000020806020090021000400C408408A0886804008000080000F080000000080004002142010010044181800001805004020002000012800808461211244A41408000009120000000000A48000040500800100000400A00080040402020000000000040010800000008000440000000008000000C22450000140000042000004000101080002140000001A002128401600421A0808492104810000001808092008000002000000008408200803A10002000884C4100000010100804000200004002004200000000000024004022000021080002210080204004",
	mem_init1 => X"8400A00080000800400E000808820100A203810000800041020210000100000040408114001000008024894000000000082040300002000420000400010000000000310C080020880082000120020000210000000100062180204002100000090010008400001A00304041200000402001020210004208010008001C0084040001001180102C24008000080004881A40084F08D2E2009020010A2400120000000000000004000010A000400011060200000200020110020000000004000050002001000201492049200020C00400000000000000260548400102002000001000800000000E056180106000104900000021192000806002600004000200040000",
	mem_init0 => X"0804D500000581000080400650806000880000000000044008400002208002809882400000000004031000000058040002000000000800000588901081008000000B00400004200A000000000100C4088200080100020000000008C0000002C2200008040001300A0804020008100090000002848041002011200208AC0001400084080000040000090580080040000000011800448101140000009020C002204014205A004204003590200010005150028004001000020400000000004164005284001D5AC0FFEFF6F5FFC00BFFF0C0090020000000298040100000000001900C500A0400212000100000168205500002000000012480000000000200000001",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y33_N0
\memory|the_altsyncram|auto_generated|ram_block1a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F101540540010C0C600000000000040000000000400000010020600020100000000001100800008C060600000000032000000004020000008020904921000000200800080108000008104008000100000210004008000000014D348000001002008000000040122420080040200020008000040020002000000040080040080000002A00000000000000080000400000208020000000000000008000001014000040000800000000000000080100002",
	mem_init2 => X"0400010000001010000402000040000000220000000008000000000080000012000000800400200000802000000000010204100000402800400200000401000000000000902CAC00080480000400000000756AD50000000000480004000000044000004000000000044420000020000000008414144043156000308068A2AC80210028B80000101C0000213090C020001C12180001040008000008000001000010000008000008200000010412000812000200802410092000209320001002880001080168C48028057A2808201001200000050020080020020400A5002A08030000020000000040000000030000000018000000180071010108001004020008",
	mem_init1 => X"0000068052080000C218A6830A40880008814084085AE00004A04000B5C000002D7010001001200080100028010100000C0200200040010400840095002A080000008240A00048040000200000000C121200090200802000E20202000401008002000001A220821080348294D05150120000010180000404860138243000000008208000008000000400004000002000002080000004104800204800080200900490001044C8000400A2000042006A31200A05B03418000008000004000000400000002000011000004020001100000200000004844004100104000255000040200004802240000224004020000A000550000090220012002440109002200000",
	mem_init0 => X"00005020808200440004AA00009020202000420089000089048202040014000A90000000001502002009001002000120000508114080100202008000000180400100400181000C0400000000801806BA00000004004200000111088400040000000000001100000006040020084000840400090524920A0922800002204008204C08101410200200000001008000800000020900AC00841404080008004028440400820500008024020400200800800004222000004004040000052001048010105402104010410022220100024240040201080480080100000028A80500102028002401681082080800000200200000290008A0A00000108820142005284000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a39_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a39_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y30_N28
\memory|the_altsyncram|auto_generated|mux2|result_node[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[7]~39_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a39~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a39~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[7]~39_combout\);

-- Location: LCCOMB_X35_Y30_N22
\memory|the_altsyncram|auto_generated|mux2|result_node[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[7]~39_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a71\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[7]~39_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout\);

-- Location: LCCOMB_X35_Y30_N8
\hostpc|cpu|av_ld_byte0_data_nxt[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[7]~4_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(7) & \mm_interconnect_0|rsp_demux|src0_valid~0_combout\)))) # (!\memory|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout\ & 
-- (((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(7) & \mm_interconnect_0|rsp_demux|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[7]~4_combout\);

-- Location: FF_X33_Y32_N27
\uart|the_UART_NIOSII_uart_regs|control_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(7));

-- Location: LCCOMB_X33_Y32_N26
\uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~5_combout\ = (\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & ((\uart|the_UART_NIOSII_uart_regs|control_reg\(7)) # ((\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ & 
-- \uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\)))) # (!\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ & ((\uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(7),
	datad => \uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~5_combout\);

-- Location: FF_X33_Y33_N19
\uart|the_UART_NIOSII_uart_rx|rx_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_data\(7));

-- Location: LCCOMB_X33_Y33_N18
\uart|the_UART_NIOSII_uart_regs|selected_read_data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data~4_combout\ = (!\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|W_alu_result\(2) & (\uart|the_UART_NIOSII_uart_rx|rx_data\(7) & !\hostpc|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datab => \hostpc|cpu|W_alu_result\(2),
	datac => \uart|the_UART_NIOSII_uart_rx|rx_data\(7),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data~4_combout\);

-- Location: LCCOMB_X32_Y33_N8
\uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~6_combout\ = (\uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~5_combout\) # ((\uart|the_UART_NIOSII_uart_regs|selected_read_data~4_combout\) # ((\uart|the_UART_NIOSII_uart_regs|tx_data\(7) & 
-- \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|tx_data\(7),
	datab => \uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~5_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\,
	datad => \uart|the_UART_NIOSII_uart_regs|selected_read_data~4_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~6_combout\);

-- Location: FF_X32_Y33_N9
\uart|the_UART_NIOSII_uart_regs|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data[7]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(7));

-- Location: FF_X32_Y33_N1
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X32_Y33_N0
\hostpc|cpu|av_ld_byte0_data_nxt[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[7]~3_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(7),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[7]~3_combout\);

-- Location: LCCOMB_X36_Y30_N24
\hostpc|cpu|av_ld_byte0_data_nxt[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[7]~5_combout\ = (\hostpc|cpu|av_ld_rshift8~1_combout\ & (((\hostpc|cpu|av_ld_byte1_data\(7))))) # (!\hostpc|cpu|av_ld_rshift8~1_combout\ & ((\hostpc|cpu|av_ld_byte0_data_nxt[7]~4_combout\) # 
-- ((\hostpc|cpu|av_ld_byte0_data_nxt[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data_nxt[7]~4_combout\,
	datab => \hostpc|cpu|av_ld_rshift8~1_combout\,
	datac => \hostpc|cpu|av_ld_byte0_data_nxt[7]~3_combout\,
	datad => \hostpc|cpu|av_ld_byte1_data\(7),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[7]~5_combout\);

-- Location: LCCOMB_X36_Y30_N14
\hostpc|cpu|av_ld_byte0_data[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data[7]~0_combout\ = (\hostpc|cpu|av_ld_rshift8~0_combout\) # (!\hostpc|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_ld_rshift8~0_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data[7]~0_combout\);

-- Location: FF_X36_Y30_N25
\hostpc|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte0_data_nxt[7]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X39_Y31_N2
\hostpc|cpu|E_logic_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[7]~14_combout\ = (\hostpc|cpu|E_src2\(7) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(7)))))) # (!\hostpc|cpu|E_src2\(7) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(7)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|R_logic_op\(1),
	datac => \hostpc|cpu|E_src2\(7),
	datad => \hostpc|cpu|E_src1\(7),
	combout => \hostpc|cpu|E_logic_result[7]~14_combout\);

-- Location: LCCOMB_X38_Y33_N12
\hostpc|cpu|W_alu_result[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[7]~14_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[7]~14_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|Add1~35_combout\,
	datad => \hostpc|cpu|E_logic_result[7]~14_combout\,
	combout => \hostpc|cpu|W_alu_result[7]~14_combout\);

-- Location: FF_X38_Y33_N13
\hostpc|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[7]~14_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(7));

-- Location: LCCOMB_X36_Y32_N4
\hostpc|cpu|W_rf_wr_data[7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[7]~18_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte0_data\(7))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((!\hostpc|cpu|E_alu_result~0_combout\ & \hostpc|cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data\(7),
	datab => \hostpc|cpu|R_ctrl_ld~q\,
	datac => \hostpc|cpu|E_alu_result~0_combout\,
	datad => \hostpc|cpu|W_alu_result\(7),
	combout => \hostpc|cpu|W_rf_wr_data[7]~18_combout\);

-- Location: LCCOMB_X34_Y29_N18
\hostpc|cpu|E_st_data[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[12]~7_combout\ = (\hostpc|cpu|D_iw\(4) & (((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|D_ctrl_mem8~0_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))) # (!\hostpc|cpu|D_ctrl_mem8~0_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	combout => \hostpc|cpu|E_st_data[12]~7_combout\);

-- Location: FF_X34_Y29_N19
\hostpc|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[12]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(12));

-- Location: LCCOMB_X34_Y29_N12
\mm_interconnect_0|cmd_mux|src_payload~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~16_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_mux|src_payload~16_combout\);

-- Location: FF_X34_Y29_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X27_Y29_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[12]~8_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[12]~8_combout\);

-- Location: LCCOMB_X21_Y28_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~83_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~83_combout\);

-- Location: FF_X21_Y28_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~83_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: LCCOMB_X22_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[15]~9_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.010~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.010~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(16),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X25_Y29_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~30_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(14) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(14),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X25_Y29_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X22_Y28_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~77_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(14))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(14),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~77_combout\);

-- Location: LCCOMB_X22_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~78_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~77_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~77_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(15),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~78_combout\);

-- Location: FF_X22_Y28_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[15]~9_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~78_combout\,
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(15));

-- Location: LCCOMB_X23_Y28_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(15),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X23_Y28_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(15));

-- Location: FF_X27_Y29_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[12]~8_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(15),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X28_Y28_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[12]~15_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(12)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(12),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(12),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[12]~15_combout\);

-- Location: LCCOMB_X33_Y30_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~18_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X33_Y30_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(6));

-- Location: FF_X35_Y31_N17
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X35_Y31_N16
\hostpc|cpu|av_ld_byte0_data_nxt[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[6]~19_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(6)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[6]~19_combout\);

-- Location: LCCOMB_X35_Y31_N12
\hostpc|cpu|av_ld_byte0_data_nxt[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[6]~20_combout\ = (\hostpc|cpu|av_ld_rshift8~1_combout\ & (((\hostpc|cpu|av_ld_byte1_data\(6))))) # (!\hostpc|cpu|av_ld_rshift8~1_combout\ & ((\hostpc|cpu|av_ld_byte0_data_nxt[6]~18_combout\) # 
-- ((\hostpc|cpu|av_ld_byte0_data_nxt[6]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data_nxt[6]~18_combout\,
	datab => \hostpc|cpu|av_ld_byte0_data_nxt[6]~19_combout\,
	datac => \hostpc|cpu|av_ld_rshift8~1_combout\,
	datad => \hostpc|cpu|av_ld_byte1_data\(6),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[6]~20_combout\);

-- Location: FF_X35_Y31_N13
\hostpc|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte0_data_nxt[6]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X35_Y31_N30
\hostpc|cpu|W_rf_wr_data[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[6]~19_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte0_data\(6))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((!\hostpc|cpu|E_alu_result~0_combout\ & \hostpc|cpu|W_alu_result\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data\(6),
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|W_alu_result\(6),
	combout => \hostpc|cpu|W_rf_wr_data[6]~19_combout\);

-- Location: LCCOMB_X34_Y29_N14
\hostpc|cpu|d_writedata[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_writedata[28]~4_combout\ = (\hostpc|cpu|D_ctrl_mem16~1_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	combout => \hostpc|cpu|d_writedata[28]~4_combout\);

-- Location: FF_X34_Y29_N15
\hostpc|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|d_writedata[28]~4_combout\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(28));

-- Location: LCCOMB_X32_Y27_N28
\mm_interconnect_0|cmd_mux_001|src_payload~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(28),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: M9K_X58_Y19_N0
\memory|the_altsyncram|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF5FCDB80000000000000000000001CB0A97E6992DBFF3B70BF3FFFD61D1FFE62034FFFF9BB3C4BDD0BA131EBD24DF9C0E7F5EBD532FC45D6189629601D12B151D1274BBBA9AA7388332AE9A9FFED39D61AA7F0A730193F0711FFF3FE120FDA659F0202481FFF4DE3CDCE20FEABFCF33CC13AFE704CD5EDB8F0EBFFA7AD9F6CA797A473372FFE3825D0B8B03502F063FE6FEDF1C78859043A6AFE17BFEAB503C4AFFD9246E10262D97D3C8A27B527FDF1DAC117FFFFFFB3DFFAD569D677F5CE5AA6FF55FFB9D92FF7FF4B9A9B7775CFEC82AA897FC618302B2C7F4E1FB7F1FFFFFAF8A833FDEF0EE087FFE9F2FF141A8CCB6841DC38D7AD164B56B0BD2DBD5F",
	mem_init2 => X"800FEB4490D6B1AD00074F47A30A9E424D4E220F1E64180FA4F069B4069196C8987313237A20E11BC88EA6A1606E5D680C82F2D1230158479722C005FFE7243F0041D0313BE220A2922DBD8EB16051AA147FF000E2810841FE1092C0444BB4F3D92D6ED8843EBD4FFF0B40007FE7FF8AE3003FF0088310A36367F7F07161C5661C8FD45A0D9BA3A9D01246FA900560C2FB3C8FFF5C9762D9FFEDE0B162CFC4C29DC01ADDEEDDA5DA475B7B7FF9BF9F9814139C85434E97F3D4032F630DEC316BF800003B6461B27F87ECE5DFFE00800040040244001003FF44328AEF51CC6B10558A8004384257F11644966F0A7F306E982BAD8D55DBF0C1AC5F58F61A9BA18F",
	mem_init1 => X"60FE076F64D3B7B7B5F405927C0F981A0CFD17851C66E880F0798F0F7F576FAA81AB2FE080632D1642D0020FB7FDABE841DD82C0B54F82E3C15EC9D59BC6937A03841F5D64170F13EF243D8BD71C9A6DD60DAC5CFFEA83EB91D9BEC1EC6D97C3F782BB7B1B67E5FD80998A27BCF0BF18DEC05DC6BC9C006EF6F633E9FB63C8FC1A7A266FEEDD48F937F575D7FF67EDA0F1BC678F05832B47D13EDBFFFDED903CEBFFC7FFFFBFE81955EFFBF831C3308F65A7FF98020000A400315F4DBA3B8FCBDEFFDED0266DB46DB7F1F21C6988B1DB7727C7C0EEE8A4DF90EDFF9E508F6FFD176FBBFB7FABCDABF88B5983C85CFB83DEA2A7B8678EE083F73A77201EE11A2F",
	mem_init0 => X"DFBF087BB38A40CBF8632EE898678387DFECFC1BB8E7BDBFD6BFBD90D77FF06F0774D2EE3DDEEF7BDC2C57BF30A2431B1157B7EE6C7DF7FD2A0DFD63FB9DEEF76714C435BD38FE737777775DDCE71BCF7C74D65AC3A19EAE9F30A711BDF985131CFFC633D9CAA6E38220FF16E3C400C40ADDF82627FE9D682989F5DEDF7E3C13B707E23B5F733BAFC60A23C6DE33D5D3E614E23231F8C7933DFA6C689718FFFC37EAFE3F2F83F107C2E3CFE7C4FF8285FCF8F13A820B5140533FFFEFB72FDB153837A160000000000000000000000F627C155764A5FFD6FEBFEEFFBF1F67F97E5281F48993D6CCFB6FF6EF8078FAAF0C70FF10903E5D6007BFFFDE8897FDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y19_N0
\memory|the_altsyncram|auto_generated|ram_block1a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C800000000000000007A0A0220000005E285E0081E0C600500838885D846CFFF556900E187FF8D4595A2F76FBF4DC7B3298668D8D07000003DE7F990AC43200FF99155F9FC5FE8C5FE4455111FC7F091010B42B1A04204201FF2D168E4348167FD7FF800000FF8590B2148400FF902157568C3007F7607E23F4300FC47F0C03F8107F3F98B17F98B17F92AA015A3FD7FF3FA46D630A76A551B58C1553880FF5FFE146D630A8DAC602AD5A977248E03FD7FF3461F9B55AAB396B",
	mem_init2 => X"6F2D5BB47E36AA9D3BA7563F830DA990FF04EA41521FE749FE4D21FE4D21FE007F91FE2FF2941292DDD0D10FF5FFC8D48D7660FF243219FF2941292DDE86887FAFFE3F1C0DC0107F84A011BA1A20FF5FFE008102FE4D241FCA623A1A27FAFFF2889BA1A23FD7FF07F282502DD0D13FD7FA1B0C2804BE412A0700417FA865001ED54DD518039A88401CD000C4CD690EB92199AC5190202226A54940C4B1575AA8016C83000B4C81038902601F8890A86CF7C2AD8E6499CB0C88000EC80C01557BE46007FD573834905585CED160512B28400CF7CD04F717DF3224A5A9412AD67D50ACE33BF4567CF3F7D5DDE667FD555F633B3BBBFE220000008F6BEF30C31AF7",
	mem_init1 => X"27FFC4C6A820000E54755CC0033F55C9F5139A9325346A4D88CD4F3B6C9557A2DB241030512328411C0867BE08100005A00417DF37B8B0CC050CA48940022759EEAE480D51D9FF6A3A40B97EF647A5ADFD1D36DD1CF02024000003DAFBCC30C6BDC9FFE11140080003DF67AF9894DFE56040088043120026515A0B3289D6260800406AC01D0900B105928007B06D403D200106A44880A488428933DE2A9101800084050803169B29D45AA19AA1FC49810AA54D5FE5CB303BD900B7AC8002DED0002B7A68000A90013F8D4FF0DAC9780DDD7BDEDFD47BA9AE2E7BB26662FFF118CFF1A9BB16A202DD687F8D4FE35693BA231FFDB550001DA2805C8091B15B0267",
	mem_init0 => X"32237A816555C72B96CCCDFFE366F252FFB2206C1A89F45A2B2EA45FEAA2F6C7433FFFDF7FE8A416DFE61C67FD56FC57B6FA9028A15807F1A8B9A849F97E39A97E39A97E22CBF1CAA9E15A3F3FD47274FFA29D554A09749FEA8010001B28FD43E03C3DC122D72DA5F88B2FC7353F2F7BFF7B4099B6DB4E8DB5B28A0C6319B0C1A861EEBB7A8943E89AFCD43F7DD8FCCC870E414407290681F0F749F79FBEFDDBBBBFB3A95E1743E67DEBEFDCF35F668B088DC11F2EBE7B8B345890816CCDB7EF7BDE4C1A0683AA69BE7D8FD1A9C55A1D4E0A0E9CCD3B70BA4AC7C5C2A9E373FD0F46DCDDCD60EEE3B953FC9D8659A3C4841E263C98D23C62B588DA021A80ECAC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y21_N24
\memory|the_altsyncram|auto_generated|mux2|result_node[28]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[28]~55_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a28~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a60~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[28]~55_combout\);

-- Location: LCCOMB_X39_Y24_N26
\memory|the_altsyncram|auto_generated|mux2|result_node[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[28]~55_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a92~portadataout\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[28]~55_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a92~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout\);

-- Location: LCCOMB_X35_Y28_N14
\hostpc|cpu|F_iw[28]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[28]~46_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[28]~45_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \hostpc|cpu|F_iw[28]~45_combout\,
	datac => \memory|the_altsyncram|auto_generated|mux2|result_node[28]~56_combout\,
	datad => \hostpc|cpu|D_iw[0]~0_combout\,
	combout => \hostpc|cpu|F_iw[28]~46_combout\);

-- Location: FF_X35_Y28_N15
\hostpc|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[28]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(28));

-- Location: LCCOMB_X39_Y32_N20
\hostpc|cpu|E_src1[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[8]~13_combout\ = (\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \hostpc|cpu|R_src1~30_combout\,
	datad => \hostpc|cpu|D_iw\(12),
	combout => \hostpc|cpu|E_src1[8]~13_combout\);

-- Location: FF_X39_Y32_N21
\hostpc|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[8]~13_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(8));

-- Location: LCCOMB_X39_Y32_N14
\hostpc|cpu|F_pc_no_crst_nxt[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[6]~18_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & (\hostpc|cpu|Add1~37_combout\)) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\hostpc|cpu|F_pc_plus_one[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~37_combout\,
	datab => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \hostpc|cpu|F_pc_plus_one[6]~12_combout\,
	datad => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[6]~18_combout\);

-- Location: FF_X39_Y32_N15
\hostpc|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[6]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(6));

-- Location: LCCOMB_X36_Y32_N12
\mm_interconnect_0|cmd_mux_001|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(44) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\hostpc|cpu|F_pc\(6)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|W_alu_result\(8))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\hostpc|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \hostpc|cpu|W_alu_result\(8),
	datad => \hostpc|cpu|F_pc\(6),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: M9K_X58_Y18_N0
\memory|the_altsyncram|auto_generated|ram_block1a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF80000000000000007FA914501100000AD47F20BFFBCF49E65882C85116688000C50BB08480000831E10805856060990300079C527CD3FFFEB4080000144A200460050088400408011801400013C885005020029600200000106815814428840225446414400820510A22880004502143264C40004B6209E25C31013C4B0C40440004E474208474208460000042022544E464400310140111000C4500000089511144003108800620800000080040022544C040270100202000",
	mem_init2 => X"0880122009A020000B0000046209310008C24009A80116001148001148001193C470110088840A121112B000895128408B106210544A20088840A121089580044A8984C00E08AA84428010225600089511854A9589800402322202560044A8889082256002254480889140A112B00225421ACAA9ABA3BCE2985ECF43B75C52E0DEFE50C6AFD8CDC37EC68CFFBFFB8FFFAFF7FEFFF839EEE7CFB9E3F63E56FFEA85FBBFC3AFFFC1D7EC7F607FE03B35817FF03E6F8BCDEECFFCD36B9EFF85F077FFF8340ED57B3F926FA23BE5DAC7EF9F596FB2FF0400600165BB7772BF91EFFFBFFFFDE5873343BE1E0CCD1CFD28DCC0E7E5BBB866F70C1836B7C000F35DF000",
	mem_init1 => X"FC007D7CA998ACFAEDDF59FBF5802A79D572BB72A6BD1FCE3B5DBAAD7A3F77D2DE8EED66C7ED9F5879E33D97F85476AE3F7DE001600306DB793B7372BF90F7EDCEE37DB25CC7B69999FFDFB0E330F36DA4DCF6EDDD2FDDC418306DF0003CD77C003F001F5C9E661C8EBB7BEB3F7EA00A8AFD8CDC6FD8D1BDFFDC5FEFFDFFF7FFC1CE7CFB9E3F63BE5BFFAA17EEFF0EBFFF075FB1FD81FF80EED605FFC0F9BE2F7767FE6ABBE7BFE17C1DFFFE0D03D5DECFE49EC03FF77B37F50CEFFA8617BFB1609EFFD8D3AAA80FBF9DDFFECEFF7FFDFE729C3B7BA39BEFCE70FFE566800D9DDFFDBB6AB5A4FECB5AFF9DDFFB75FF97AEE0012555202DABDB9EEF6FB9DFF7FF",
	mem_init0 => X"BBBBADDB6F7DF73AFFCACD001B6CDBCFDDBB99AAD693B2D6BB6DBDFBEEEBFEAF6EC004280418E56A3000F59A026A801A0B04680CB068440D2009285E01421D51421D5142190A10E5041C02C08017585580139000C03574E005C8106341AB825C1422E22022D5674508642843AA208848008C0074000020C000212AD290400BC522090049002A56010400242000298402191012D5402E0852C48061001000C41020255C782830464840085400862004C0048022908004400026001023700902002281B4001C8D00000C98E88282990C2004F412098410C8C00019D317784125044302290A3BA02408910251401481300081130008012A801222210915A4448010",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a37_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a37_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y20_N0
\memory|the_altsyncram|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80060001243842000400000000098115C9113004625440C9240160006421D000468C398000F3400A1F03BA090202100384F80702104284327EB795F402881A0000838209430082800D28606880002DC03A0828007D050492418D00142AD2B03A71BA6A56C0F001DCDB523CB3D61FE282E0F68380FDB0F2106C1903014BD050176C2A2D4777980D78230E0FB487BA970601077BDC3F4EF43BC10BE166E00EB0B3410800E432ADE0789382200B2B643C051E5ED8EC020010020803D309DAE98AD6FA4918EB19602FB00040309E1911134849955555400A3251C04A6030A397028011C4F2E2BC004722D904017E03C7CA1E400A95E831ECD60FCA0FC80001C12341",
	mem_init2 => X"FD5803F283F200007048E051F4FBD893090B281326148404213098E40996FB00869410100028100192F2A9A1114E229928A873B3394E4E706700A2090004144D8850203405E2CE7413F18191B4626E6E5600020000A504410002B8000503050414DBD9B5AD6124D8010F400F000C0083A0038000008956A3236EFEF0556183663D36070645D9D0A9FF03C6F6980171C639C038009C8FDE5E000880B162C40392884126212409600C975B0413F1924683150C461461519C0B9A58508493EC4A0A0048003044000490506A1270000180000014003A005800008E49601896048A00150BA0207C411409A005D6488180040002A80000400090F612099EC061010320",
	mem_init1 => X"7B320F6F7BE896300A2CDC967040001E31CB6481406B033CFD9DEC401A800003AC00002B316312872ADB76BC2081452F7642B88EC3812D1BDE060A11A05E28C037D90A103362D87201758E8ACE29F3065CF872D604042142479FBCF1EF6DF7F297EF827BDB7898000C45A151010F379EDEFDF9E54039E7A2C6478C5A1D7B1321F81EDE0318B8C2A92081121082065C1EF7B3766CD9AF081E148131000281FC0CDC000C004828F6EF430082856EF938BB01340000020D2051038050C0B2C44822120023001D0001000284801009A4024141CA15015148870206840004094C200000202080A00000300220001000C10228260A8020022088280441044000842040",
	mem_init0 => X"18021003000088044000408280022C881840202050000008209828ED110015016204B408810080401100103000084012E002480830900300008045C41308080600010801207104F0040404501004402004230040000009E030007442018000400044000406028A8825150088088A402A00028251500C729000549571403811280D008540A040100C0100848040013C06000E8848001000401380C0105C4100820862128EF2804280840C00008A63A62F3C10429C8C0391D000100009043002784448008F53DE7FEFF6FEFFFFEBFFEAE60292011894100A51028400C1B87C6E84D14301101401132090441464C09558EC2008E010F32CE01840002001A0020005",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N20
\memory|the_altsyncram|auto_generated|mux2|result_node[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[5]~31_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a37~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a5~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a37~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[5]~31_combout\);

-- Location: LCCOMB_X39_Y24_N6
\memory|the_altsyncram|auto_generated|mux2|result_node[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[5]~32_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[5]~31_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a69\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[5]~31_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a69\,
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[5]~32_combout\);

-- Location: LCCOMB_X35_Y30_N14
\hostpc|cpu|av_ld_byte0_data_nxt[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[5]~22_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(5)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[5]~32_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[5]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[5]~32_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[5]~22_combout\);

-- Location: FF_X33_Y33_N13
\uart|the_UART_NIOSII_uart_rx|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_data\(5));

-- Location: LCCOMB_X33_Y33_N12
\uart|the_UART_NIOSII_uart_regs|selected_read_data~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data~21_combout\ = (!\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|W_alu_result\(2) & (\uart|the_UART_NIOSII_uart_rx|rx_data\(5) & !\hostpc|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datab => \hostpc|cpu|W_alu_result\(2),
	datac => \uart|the_UART_NIOSII_uart_rx|rx_data\(5),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data~21_combout\);

-- Location: FF_X33_Y32_N25
\uart|the_UART_NIOSII_uart_regs|control_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(5));

-- Location: LCCOMB_X32_Y32_N18
\uart|the_UART_NIOSII_uart_tx|tx_shift_empty~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|tx_shift_empty~0_combout\ = (\uart|the_UART_NIOSII_uart_tx|WideOr0~combout\) # (\uart|the_UART_NIOSII_uart_tx|tx_ready~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_UART_NIOSII_uart_tx|WideOr0~combout\,
	datad => \uart|the_UART_NIOSII_uart_tx|tx_ready~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|tx_shift_empty~0_combout\);

-- Location: FF_X32_Y32_N19
\uart|the_UART_NIOSII_uart_tx|tx_shift_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|tx_shift_empty~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|tx_shift_empty~q\);

-- Location: LCCOMB_X33_Y32_N24
\uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~22_combout\ = (\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & ((\uart|the_UART_NIOSII_uart_regs|control_reg\(5)) # ((\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ & 
-- !\uart|the_UART_NIOSII_uart_tx|tx_shift_empty~q\)))) # (!\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\ & ((!\uart|the_UART_NIOSII_uart_tx|tx_shift_empty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(5),
	datad => \uart|the_UART_NIOSII_uart_tx|tx_shift_empty~q\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~22_combout\);

-- Location: LCCOMB_X33_Y33_N14
\uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~23_combout\ = (\uart|the_UART_NIOSII_uart_regs|selected_read_data~21_combout\) # ((\uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~22_combout\) # ((\uart|the_UART_NIOSII_uart_regs|tx_data\(5) & 
-- \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|selected_read_data~21_combout\,
	datab => \uart|the_UART_NIOSII_uart_regs|tx_data\(5),
	datac => \uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~22_combout\,
	datad => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~23_combout\);

-- Location: FF_X33_Y33_N15
\uart|the_UART_NIOSII_uart_regs|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data[5]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(5));

-- Location: FF_X33_Y33_N9
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X33_Y33_N8
\hostpc|cpu|av_ld_byte0_data_nxt[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[5]~21_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(5),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[5]~21_combout\);

-- Location: LCCOMB_X36_Y30_N22
\hostpc|cpu|av_ld_byte0_data_nxt[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[5]~23_combout\ = (\hostpc|cpu|av_ld_rshift8~1_combout\ & (((\hostpc|cpu|av_ld_byte1_data\(5))))) # (!\hostpc|cpu|av_ld_rshift8~1_combout\ & ((\hostpc|cpu|av_ld_byte0_data_nxt[5]~22_combout\) # 
-- ((\hostpc|cpu|av_ld_byte0_data_nxt[5]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data_nxt[5]~22_combout\,
	datab => \hostpc|cpu|av_ld_rshift8~1_combout\,
	datac => \hostpc|cpu|av_ld_byte0_data_nxt[5]~21_combout\,
	datad => \hostpc|cpu|av_ld_byte1_data\(5),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[5]~23_combout\);

-- Location: FF_X36_Y30_N23
\hostpc|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte0_data_nxt[5]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X36_Y32_N6
\hostpc|cpu|W_rf_wr_data[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[5]~20_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte0_data\(5))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|W_alu_result\(5) & !\hostpc|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data\(5),
	datab => \hostpc|cpu|W_alu_result\(5),
	datac => \hostpc|cpu|E_alu_result~0_combout\,
	datad => \hostpc|cpu|R_ctrl_ld~q\,
	combout => \hostpc|cpu|W_rf_wr_data[5]~20_combout\);

-- Location: FF_X32_Y29_N29
\hostpc|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(5));

-- Location: LCCOMB_X33_Y32_N12
\uart|the_UART_NIOSII_uart_regs|tx_data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|tx_data[5]~feeder_combout\ = \hostpc|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|d_writedata\(5),
	combout => \uart|the_UART_NIOSII_uart_regs|tx_data[5]~feeder_combout\);

-- Location: FF_X33_Y32_N13
\uart|the_UART_NIOSII_uart_regs|tx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|tx_data[5]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|tx_data\(5));

-- Location: LCCOMB_X30_Y32_N0
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & ((\uart|the_UART_NIOSII_uart_regs|tx_data\(5)))) # 
-- (!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & (\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datab => \uart|the_UART_NIOSII_uart_regs|tx_data\(5),
	datac => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\);

-- Location: FF_X30_Y32_N1
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[6]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6));

-- Location: LCCOMB_X30_Y32_N20
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & ((\uart|the_UART_NIOSII_uart_regs|tx_data\(4)))) # 
-- (!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & (\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	datab => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datac => \uart|the_UART_NIOSII_uart_regs|tx_data\(4),
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\);

-- Location: FF_X30_Y32_N21
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5));

-- Location: LCCOMB_X30_Y32_N14
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & ((\uart|the_UART_NIOSII_uart_regs|tx_data\(3)))) # 
-- (!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & (\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	datab => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datad => \uart|the_UART_NIOSII_uart_regs|tx_data\(3),
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\);

-- Location: FF_X30_Y32_N15
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4));

-- Location: LCCOMB_X30_Y32_N8
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & ((\uart|the_UART_NIOSII_uart_regs|tx_data\(2)))) # 
-- (!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & (\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	datab => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datad => \uart|the_UART_NIOSII_uart_regs|tx_data\(2),
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\);

-- Location: FF_X30_Y32_N9
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[3]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3));

-- Location: FF_X32_Y33_N13
\uart|the_UART_NIOSII_uart_regs|tx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|tx_data\(1));

-- Location: LCCOMB_X30_Y32_N18
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & ((\uart|the_UART_NIOSII_uart_regs|tx_data\(1)))) # 
-- (!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & (\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	datab => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datad => \uart|the_UART_NIOSII_uart_regs|tx_data\(1),
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\);

-- Location: FF_X30_Y32_N19
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[2]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2));

-- Location: LCCOMB_X30_Y32_N4
\uart|the_UART_NIOSII_uart_tx|pre_txd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|pre_txd~1_combout\ = (!\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3) & (!\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5) & 
-- (!\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4) & !\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(3),
	datab => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(5),
	datac => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(4),
	datad => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	combout => \uart|the_UART_NIOSII_uart_tx|pre_txd~1_combout\);

-- Location: LCCOMB_X30_Y32_N10
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\ = (\uart|the_UART_NIOSII_uart_tx|baud_clk_en~q\ & (!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & 
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|baud_clk_en~q\,
	datac => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	datad => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\);

-- Location: LCCOMB_X30_Y32_N26
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\ = (\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\) # 
-- ((!\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\ & \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datad => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\);

-- Location: FF_X30_Y32_N27
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0));

-- Location: LCCOMB_X30_Y32_N2
\uart|the_UART_NIOSII_uart_tx|pre_txd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|pre_txd~0_combout\ = (!\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8) & (!\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6) & 
-- (!\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7) & !\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(8),
	datab => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(6),
	datac => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(7),
	datad => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(9),
	combout => \uart|the_UART_NIOSII_uart_tx|pre_txd~0_combout\);

-- Location: LCCOMB_X30_Y32_N28
\uart|the_UART_NIOSII_uart_tx|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|WideOr0~combout\ = (\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1)) # (((\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0)) # 
-- (!\uart|the_UART_NIOSII_uart_tx|pre_txd~0_combout\)) # (!\uart|the_UART_NIOSII_uart_tx|pre_txd~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \uart|the_UART_NIOSII_uart_tx|pre_txd~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	datad => \uart|the_UART_NIOSII_uart_tx|pre_txd~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_tx|WideOr0~combout\);

-- Location: LCCOMB_X32_Y32_N26
\uart|the_UART_NIOSII_uart_tx|do_load_shifter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|do_load_shifter~0_combout\ = (!\uart|the_UART_NIOSII_uart_tx|WideOr0~combout\ & \uart|the_UART_NIOSII_uart_tx|tx_ready~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \uart|the_UART_NIOSII_uart_tx|WideOr0~combout\,
	datad => \uart|the_UART_NIOSII_uart_tx|tx_ready~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~0_combout\);

-- Location: FF_X32_Y32_N27
\uart|the_UART_NIOSII_uart_tx|do_load_shifter\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\);

-- Location: LCCOMB_X32_Y32_N28
\uart|the_UART_NIOSII_uart_tx|tx_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|tx_ready~0_combout\ = (\uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~1_combout\) # ((!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & \uart|the_UART_NIOSII_uart_tx|tx_ready~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	datab => \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_tx|tx_ready~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|tx_ready~0_combout\);

-- Location: FF_X32_Y32_N29
\uart|the_UART_NIOSII_uart_tx|tx_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|tx_ready~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|tx_ready~q\);

-- Location: LCCOMB_X32_Y32_N22
\uart|the_UART_NIOSII_uart_tx|tx_overrun~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|tx_overrun~0_combout\ = (!\uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\ & ((\uart|the_UART_NIOSII_uart_tx|tx_overrun~q\) # ((\uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~1_combout\ & 
-- \uart|the_UART_NIOSII_uart_tx|tx_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|status_wr_strobe~combout\,
	datab => \uart|the_UART_NIOSII_uart_tx|tx_wr_strobe_onset~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_tx|tx_overrun~q\,
	datad => \uart|the_UART_NIOSII_uart_tx|tx_ready~q\,
	combout => \uart|the_UART_NIOSII_uart_tx|tx_overrun~0_combout\);

-- Location: FF_X32_Y32_N23
\uart|the_UART_NIOSII_uart_tx|tx_overrun\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|tx_overrun~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|tx_overrun~q\);

-- Location: FF_X32_Y32_N1
\uart|the_UART_NIOSII_uart_regs|control_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(4));

-- Location: LCCOMB_X32_Y32_N0
\uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~16_combout\ = (\uart|the_UART_NIOSII_uart_tx|tx_overrun~q\ & ((\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\) # ((\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & 
-- \uart|the_UART_NIOSII_uart_regs|control_reg\(4))))) # (!\uart|the_UART_NIOSII_uart_tx|tx_overrun~q\ & (\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_regs|control_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|tx_overrun~q\,
	datab => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(4),
	datad => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~16_combout\);

-- Location: LCCOMB_X32_Y33_N26
\uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~17_combout\ = (\uart|the_UART_NIOSII_uart_regs|selected_read_data~15_combout\) # ((\uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~16_combout\) # ((\uart|the_UART_NIOSII_uart_regs|tx_data\(4) & 
-- \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|tx_data\(4),
	datab => \uart|the_UART_NIOSII_uart_regs|selected_read_data~15_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\,
	datad => \uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~16_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~17_combout\);

-- Location: FF_X32_Y33_N27
\uart|the_UART_NIOSII_uart_regs|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data[4]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(4));

-- Location: FF_X32_Y33_N29
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X32_Y33_N28
\hostpc|cpu|av_ld_byte0_data_nxt[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[4]~15_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(4),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[4]~15_combout\);

-- Location: M9K_X58_Y28_N0
\memory|the_altsyncram|auto_generated|ram_block1a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000090000000000000000007AAC1515410001AF0EF9803E1CE015457D2ED4FFBD3BFFDB985B534FFF09EFBDFB771BFEABEDB1F90231B5E7DD1D373B9ABBEBDF57AAD75F7B7F4F27BA5EEED7FEDFA7ED7EBCF2CDFDF7EF69B5AF5AED75E8DA557EABFBAE6F5E61C676BAF55EABEAF7F75FF73BBBF7DEF7B5BF7ABFFFEF7F57FFFBDFD5DFFB5F5E77AB5E77AB5FFFFF95DDAE6F5F5FFF7FF7F9D7AFFDFFDD4FCD7F6B9BD787F7FF7FFEFFEE2BFFF798FB55BDAE6F5FE16AFDF7FEEEDFD",
	mem_init2 => X"B8F7E4DFABBBEFE7CFF9FDD5ECB3777F6BDBF6F8FFED77BED77EFED77EFED793F5F2D756BA949E7FEE6EB5F6B9BD7FFCF3F3EF57756ABEEBA949E7FEF375AFB5CDEBD5E92FC8AAB5F7993FDDD6BF6B9BD7854A95EBFED3EAFA163DD6BB5CDEBA9AFDDD6BDAE6F5FABA93CBBEEEB5DAE6F21AC2ADABAFBCE28E5ECF5FB75C53DCDEEED4C6AFC8CDC37E468CFFD5D3CF9EAFFABAFFFAB1EEE76FEDF3F23BD6AF5AA5FEBFD3EFFFD587E47F227FC0BB3581FCF0BF2FCB45EE83FC834BDAFFA7F454FFFAA5FED57A0F0737A7FFE5DA87EFDF1969A0FF54E7679F65BB877A8F01ED7FFFFFFDDFF7777FBDFFDDDDFCFBFDDDDFE7DFBBBBE6F70C1836B7C9EF93DDF277",
	mem_init1 => X"9DFFFD7E09BF006EEDDE19FBD1BF7F7A7134985BF71D1FD3984C2FFE3A3F33EE0E8EED7687EDDF197DEB0D07FA5456ADBF69F79F673B3C9B7C3B837A8F0177BDEEEF7CAF5DDF95FBBBBDDEFEF777F3E56DDDF2BDDD7FD5C418306DF27BE4F77C9DE77FFF5CDE6E2373BB7BC33F7A2FEFCAFC8CDC6FC8D1BEAE9E5FF575F3D7FFD58E76FEDF3F23BBDABD6A97FAFF4FBFFF561F91FC89FF02EED607F3C2FCBF2D7741FE42B3F6BFE9FD153FFEA97FD5DE83C1D6CFBFF7E93FB614FFDB0A177DA0F0BDFDD07BAA200FB69DDEDECEFF7FDDEF7BDEFB72BBBBCBEE7BFFE566BFFC9DDEDDBB7AB566FFCB56F69DDFBB75FD97B7FFF925442025ABCA9EEF2BB9DFF6FB",
	mem_init0 => X"BBBBAF936F79773BFFCACD7FFB2ADBDFD7BBB9EAD59BF2D5B94DBDFAEEEBFAAF77FFF5FF7F9AE46EB7F6FDD7EE6EBEDFB7BCE8AC337DEDF8154E12AFF2DC7DF2DC7DF2DC7B96E3EF2CFF717CB7075805BFB3A2EA552170FFCDCC115A33DBBF2FC42EEFEBCCD66FCB71EE5B8FBE2FA15BFAFD34F4000024400135AADAD35B9F858269E6EB24AB576B86DC343F6D31C85C9F5C16D5D8276AD3F4F369F59FB6D099B9BD5CDA7A3607C27D61BDCCF67E7FCBC48DA31FAC9A798BFE5E10A27CF833EB21897DC9148C003B84D5F2D72B9C1EB95CDED4B9D97348D9209FD3171AEE658D565CB9DA3AEE4CEF320BF799FCDFF2F0851F27445FFEAF1237A9C055F7DE847C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a36_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a36_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y32_N0
\memory|the_altsyncram|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"BFF7D8DB9B87DEFFFBEFFDFF801EFFFDC9907E77B0C7FEC0CDB2BFFF7233F7FFE71F36BFF4F368408FA9BBE962D858FB847BE762FD65B8F77AA7B5D5CA879AE5C87BA1EB7FFCBCB38D6FEFF8BCFFED99EE8BCEF3B7651DF767FD7FF7EED2BFFA32B0E75E42DFFDDDEB495CF5D737E6BEEEF6B3BEFDFEF7D9FCF86B7FEFDBDF4D6FBF2D67B74BFDBA67FEEFB587B29766FE577FDC6FCEF4FFDB2B9867FFBEAC33F19BFFFAFEBCE6F8D7BFF9EB2F65BDFFFF9CAB7DFAFFFF38DEDFD759DAFEFBD6FA7E6FEB6F78FFBFFF5F7ADF1B999A6D19AD99995FEA3351CB6A7F3CBFE713BFFBCBF2E3BFFF7FCCD9C5FEF7EBE5CA5A50FA91E221C4D70BCA9ECB3333C12A60",
	mem_init2 => X"D55BC2F2A7B2807FF04AAE53FCFBF08140412A132654941F353099F50987DFCAD4941FF3423FFDFEC3F22981FD6EDB5F691FE3B272ED5E3677A3EA0D7FE7FD9D887FFFBA55E0EEF7F7F59DA3BAE4EE64727FE238C225966D7FDA3A86614877F695DBDDB5296DBC9BFFED02CE7FCDFFF300B33FE2028F46FF63ACDEFE4577F75FB9BFDFDE7BEBFFDF4F17F6D7F99CFFF7B4EABBFFFEEADD2EFFC5E0B162CFF7D29FFB37BFFCFE77F61F5B3FF7F5BCFBB5755F17D563FD1DFADA5B5FC69BEA6B6AFFCBF82C0165FED7D72AD777FFF1F79F5DF47C3EEBD9CDFF8E6B4A7BCB8CE14C40A3B6A4FF5FADFD1D31FB954FBE346F9BA3AD8D15DB10F7B25DDEF67A9BA3AA",
	mem_init1 => X"7BFF0F6F7FF2B7B79FECDC1671691C6E2DFB30957C6FEB3EFDFDEF4E26D2692BAF2B2EEB316532176ADB36B4DF7DEF6F77CFBACED7CC8FFBDFDECBD5BA9EBBFA361848517777D873EF75BF88DE6DDB6FDEE5FE5EFECA090A17DFBEF1EF6DE7F2E7EDA37BDB7FBDFF8E5DA1D69DEF379EDEFDEDE7F9BDF7AEF6F79FD9EF7BDBDDFC6ED66FD6B95B2876F44717FB67DDBEF7B3766CDDAF0BDE9CB4AB7FEB6DEBBD7FFFADFFF993EEEF4F6F9939EEF9B8FD6FB5FFF0CEC8A097D31717BA517E4BE856FEBF4D3D00010005E4D31D68A4AADB37EB55414968879F52ED769E498F6FA91767ABD3F0228413EAAF5B9380D97AABFCA803A97BA6A8AD755B35648EA43AED",
	mem_init0 => X"DDBB183B3C0A8AF79D7866AAA97BAFAF1C85C8BA60EFBABDD43D15F8D76DA03E2575B66A9D4EA753DD2DF3B3C0AA6BBAF5DF9F6A78E0F73C0A854CEE63B06A7678154EBBAD5B98B535353514D4DF4BE57C57D7DAEA25EFF6B3C0F7539D9E05515BF9D747DF880EE89535799EEF2A820A40972B5057BAFCD90015F573D852E5A9FF73356BEF53DDACF10AA7177CBDFED6781EEA72BA2AE88BDFDACF10DF59F554BBE8468EDFB99A97C46FCFDF2AFFA62F4D7B9AB48E2E91C07737FF8A953E8B6D7DEB03F2110000000901000010009EE662875DEC31FFC825B16EFFFDBC3EEEE08343755B2BD59FAADF55F5E4F0AFFBEFDD6BFD7BFBBEBDFB5FFFFE9837FFFE07",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N12
\memory|the_altsyncram|auto_generated|mux2|result_node[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a36~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a36~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout\);

-- Location: LCCOMB_X39_Y24_N22
\memory|the_altsyncram|auto_generated|mux2|result_node[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a68~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a68~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[4]~8_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout\);

-- Location: LCCOMB_X35_Y28_N10
\hostpc|cpu|av_ld_byte0_data_nxt[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[4]~16_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(4))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[4]~16_combout\);

-- Location: LCCOMB_X36_Y30_N26
\hostpc|cpu|av_ld_byte0_data_nxt[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[4]~17_combout\ = (\hostpc|cpu|av_ld_rshift8~1_combout\ & (((\hostpc|cpu|av_ld_byte1_data\(4))))) # (!\hostpc|cpu|av_ld_rshift8~1_combout\ & ((\hostpc|cpu|av_ld_byte0_data_nxt[4]~15_combout\) # 
-- ((\hostpc|cpu|av_ld_byte0_data_nxt[4]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data_nxt[4]~15_combout\,
	datab => \hostpc|cpu|av_ld_byte1_data\(4),
	datac => \hostpc|cpu|av_ld_byte0_data_nxt[4]~16_combout\,
	datad => \hostpc|cpu|av_ld_rshift8~1_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[4]~17_combout\);

-- Location: FF_X36_Y30_N27
\hostpc|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte0_data_nxt[4]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X37_Y30_N24
\hostpc|cpu|W_rf_wr_data[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[4]~7_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte0_data\(4))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((!\hostpc|cpu|E_alu_result~0_combout\ & \hostpc|cpu|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data\(4),
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \hostpc|cpu|W_rf_wr_data[4]~7_combout\);

-- Location: LCCOMB_X36_Y28_N0
\hostpc|cpu|E_st_data[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[11]~4_combout\ = (\hostpc|cpu|D_iw\(4) & (((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|D_ctrl_mem8~0_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\hostpc|cpu|D_ctrl_mem8~0_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \hostpc|cpu|E_st_data[11]~4_combout\);

-- Location: FF_X36_Y28_N1
\hostpc|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[11]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(11));

-- Location: LCCOMB_X36_Y28_N12
\mm_interconnect_0|cmd_mux|src_payload~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~13_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_mux|src_payload~13_combout\);

-- Location: FF_X36_Y28_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X28_Y28_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[11]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[11]~12_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(11))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(11),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(11),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[11]~12_combout\);

-- Location: LCCOMB_X27_Y29_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[9]~5_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[9]~5_combout\);

-- Location: FF_X25_Y27_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(11),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(11));

-- Location: LCCOMB_X25_Y29_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~27_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(11) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(11),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X25_Y29_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X25_Y27_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~71_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(11)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(11),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(11),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~71_combout\);

-- Location: LCCOMB_X25_Y27_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~72_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(13))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~71_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(13),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~72_combout\);

-- Location: LCCOMB_X23_Y28_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3) & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\);

-- Location: FF_X25_Y27_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~72_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(12));

-- Location: LCCOMB_X26_Y27_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(12),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\);

-- Location: FF_X26_Y27_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[12]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(12));

-- Location: FF_X27_Y29_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[9]~5_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(12),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X25_Y27_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[9]~5_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(9)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(9),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(9),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[9]~5_combout\);

-- Location: LCCOMB_X28_Y29_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2) & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\);

-- Location: LCCOMB_X29_Y29_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[8]~9_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|cfgrom_readdata[8]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[8]~9_combout\);

-- Location: FF_X29_Y29_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[8]~9_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(11),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[17]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X29_Y29_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[8]~11_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(8)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(8),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[8]~11_combout\);

-- Location: LCCOMB_X28_Y29_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~1_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2) & !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(2),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y28_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[5]~3_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[5]~3_combout\);

-- Location: FF_X25_Y28_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[5]~3_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(8),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X32_Y29_N24
\mm_interconnect_0|cmd_mux|src_payload~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~17_combout\ = (\hostpc|cpu|d_writedata\(5) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(5),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~17_combout\);

-- Location: FF_X32_Y29_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X32_Y29_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(5))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(5),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(5),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[5]~16_combout\);

-- Location: LCCOMB_X26_Y29_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(5),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X26_Y29_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(5));

-- Location: LCCOMB_X25_Y29_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~13_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(5) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(5),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X25_Y29_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X23_Y29_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~45_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(5)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(5),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~45_combout\);

-- Location: LCCOMB_X23_Y29_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~46_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(7))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~45_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X23_Y29_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~46_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(6));

-- Location: FF_X25_Y29_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(6),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(6));

-- Location: LCCOMB_X25_Y28_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~12_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(6))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(6),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X25_Y28_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X25_Y28_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(3)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(3),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(3),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LCCOMB_X25_Y28_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~11_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(5))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(5),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X25_Y28_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X25_Y29_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(2)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(2),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(2),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X27_Y29_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~30_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(18))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(18),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X27_Y29_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X27_Y29_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~25_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(15) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(15),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X27_Y29_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X27_Y29_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~67_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(15)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(15),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(15),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~67_combout\);

-- Location: LCCOMB_X26_Y28_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~68_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(17) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~67_combout\ & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(17) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~67_combout\ & 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(17),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~67_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~68_combout\);

-- Location: FF_X26_Y28_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~68_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(16));

-- Location: LCCOMB_X23_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(16),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X23_Y28_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LCCOMB_X25_Y28_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~28_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(16))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(16),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X25_Y28_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X27_Y28_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~29_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(13) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(13),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X27_Y28_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X25_Y27_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~75_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(13)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(13),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(13),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~75_combout\);

-- Location: LCCOMB_X25_Y27_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~76_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~75_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(15),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~76_combout\);

-- Location: FF_X25_Y27_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~76_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(14));

-- Location: LCCOMB_X25_Y29_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~32_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(12) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(12),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~32_combout\);

-- Location: FF_X25_Y29_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~32_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X25_Y27_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~81_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(12))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(12),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(12),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~81_combout\);

-- Location: LCCOMB_X25_Y27_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~82_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(14))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(14),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~81_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~82_combout\);

-- Location: FF_X25_Y27_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~82_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(13));

-- Location: LCCOMB_X25_Y27_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(13),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X25_Y27_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(13));

-- Location: LCCOMB_X29_Y28_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~33_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(13))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(13),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X29_Y28_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X25_Y27_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~73_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(10))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(10),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(10),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~73_combout\);

-- Location: LCCOMB_X25_Y27_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~74_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(12))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~73_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(12),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~74_combout\);

-- Location: FF_X25_Y27_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~74_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(11));

-- Location: LCCOMB_X25_Y28_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~31_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(9) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(9),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X25_Y28_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X25_Y27_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~79_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(9))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(9),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(9),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~79_combout\);

-- Location: LCCOMB_X25_Y27_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~80_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(11))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(11),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~79_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~80_combout\);

-- Location: FF_X25_Y27_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~80_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(10));

-- Location: FF_X25_Y29_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(10),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(10));

-- Location: LCCOMB_X30_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~32_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(10))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(10),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X30_Y28_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X25_Y29_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~23_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(7) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(7),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X25_Y29_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X23_Y29_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~63_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(7)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(7),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(7),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~63_combout\);

-- Location: LCCOMB_X23_Y29_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~64_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(9))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~63_combout\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(9),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~63_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~64_combout\);

-- Location: FF_X23_Y29_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~64_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(8));

-- Location: LCCOMB_X23_Y28_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X23_Y28_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(8));

-- Location: LCCOMB_X25_Y29_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~26_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(8) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(8),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X25_Y29_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X23_Y29_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~69_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(8))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~69_combout\);

-- Location: LCCOMB_X23_Y29_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~70_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(10))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~69_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~69_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(10),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~70_combout\);

-- Location: FF_X23_Y29_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~70_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(9));

-- Location: FF_X23_Y28_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(9),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(9));

-- Location: LCCOMB_X25_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~31_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(9))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(9),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X25_Y28_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X25_Y28_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~21_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(6) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(6),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X25_Y28_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X21_Y28_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux30~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(6)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(6),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux30~0_combout\);

-- Location: LCCOMB_X22_Y28_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~8_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(7))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(7),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux30~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X23_Y29_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~8_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~feeder_combout\);

-- Location: FF_X23_Y29_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[7]~feeder_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(8),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(7));

-- Location: LCCOMB_X26_Y29_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(7),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X26_Y29_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(7));

-- Location: FF_X27_Y29_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[4]~2_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(7),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X26_Y29_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~26_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(4))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(4),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~26_combout\);

-- Location: LCCOMB_X23_Y29_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~27_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(6))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~26_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~26_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(6),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~27_combout\);

-- Location: FF_X23_Y29_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~27_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(5));

-- Location: LCCOMB_X21_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X21_Y28_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: LCCOMB_X22_Y28_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[0]~5_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(1)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~q\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|DRsize.000~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(1),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X22_Y28_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~10_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(0))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~10_combout\);

-- Location: FF_X22_Y28_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[0]~5_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~10_combout\,
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(0));

-- Location: LCCOMB_X22_Y28_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X22_Y28_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(0));

-- Location: LCCOMB_X25_Y28_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(0) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X25_Y28_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X25_Y27_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~11_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(0)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~11_combout\);

-- Location: LCCOMB_X23_Y29_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~12_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(2))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~11_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X23_Y29_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~12_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(1));

-- Location: LCCOMB_X22_Y29_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(1),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X22_Y29_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(1));

-- Location: LCCOMB_X25_Y29_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~2_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(1) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X25_Y29_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X23_Y29_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~14_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(1))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(1),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~14_combout\);

-- Location: LCCOMB_X23_Y29_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~15_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(3))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~14_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~15_combout\);

-- Location: FF_X23_Y29_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~15_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(2));

-- Location: FF_X26_Y28_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(2),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(2));

-- Location: LCCOMB_X25_Y29_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~3_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(2) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(2),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X25_Y29_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X25_Y29_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~16_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(2)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(2),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~16_combout\);

-- Location: LCCOMB_X23_Y29_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~17_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(4))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~16_combout\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(4),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~16_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~17_combout\);

-- Location: FF_X23_Y29_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~17_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(3));

-- Location: FF_X26_Y29_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(3),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(3));

-- Location: LCCOMB_X27_Y29_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~4_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(3) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(3),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X27_Y29_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X26_Y29_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~18_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(3))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(3),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(3),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~18_combout\);

-- Location: LCCOMB_X23_Y29_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~19_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(5))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~18_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~19_combout\);

-- Location: FF_X23_Y29_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~19_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[9]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(4));

-- Location: LCCOMB_X23_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(4),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X23_Y28_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(4));

-- Location: FF_X27_Y29_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[1]~1_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(4),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X23_Y29_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(1)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(1),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(1),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X29_Y28_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~11_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~11_combout\);

-- Location: FF_X29_Y28_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(11));

-- Location: FF_X32_Y26_N1
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X32_Y26_N0
\mm_interconnect_0|rsp_mux|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~9_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[11]~24_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(11))))) # (!\memory|the_altsyncram|auto_generated|mux2|result_node[11]~24_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[11]~24_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: LCCOMB_X36_Y30_N10
\hostpc|cpu|av_ld_byte1_data[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte1_data[3]~5_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte1_data[3]~5_combout\);

-- Location: FF_X36_Y30_N11
\hostpc|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte1_data[3]~5_combout\,
	asdata => \hostpc|cpu|av_ld_byte2_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	ena => \hostpc|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X30_Y27_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~2_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~q\)) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~2_combout\);

-- Location: LCCOMB_X30_Y27_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[3]~feeder_combout\ = \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~2_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X30_Y27_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(3));

-- Location: FF_X35_Y27_N29
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X32_Y29_N20
\mm_interconnect_0|cmd_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = (\hostpc|cpu|d_writedata\(0) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X32_Y29_N16
\mm_interconnect_0|cmd_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = (\hostpc|cpu|d_writedata\(2) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(2),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X33_Y28_N10
\mm_interconnect_0|cmd_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = (\hostpc|cpu|d_writedata\(3) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(3),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: M9K_X24_Y31_N0
\memory|the_altsyncram|auto_generated|ram_block1a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F80F448800F10000000000000000000000000000000000100000000044404000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040040040000000C0044CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44C",
	mem_init0 => X"C44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC44CC00FFFF4444444444000000910000009100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BC4E010000000000000000000000000008000000000C4C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\,
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a64_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a64_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y16_N0
\memory|the_altsyncram|auto_generated|ram_block1a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006FFFFFFFFF80000000000444410400001C15E3B2C01909F4A30082C845324080089081B00080000A31C100008568201A13902398127CD3BEFE9C081002142A00047015169341B408011C05400013C885105000221204004000106804894228000224446004000820500A02800004502103060C70004F6209E25C31013C4B0C40440004E470200470200460000050022444E464000318140010000C44420800891110400031A8000620A850840800E0022444E020260110230002",
	mem_init2 => X"04800900098022100A0406046104100008C00048F80116001148001148001181C470110088840A92008290008911284089106210540A10088840A92014148004488984C00E00028442A01000520008911180000089C0000232422052004488889080052002244480889150A002900224421A4881B9A39E6A885EE743AFCD52C0DE6E11D2AFC8CDC27E468CFFF7D3CFBEAFFEFAFFF811EEE76FEDF3F23BD63F5AA5FEBFC3EFFFC087E47F227FCABBB3A1FDFABF2FC855FE07FE0B0FFAFF85F051FFF8040E7FF81F2FB7EA3BE1C297EFFF196BA5FF040060016438D7F21F2DFDFFBFFFFFA5873343FA1E0CCD1FF528DCC0FFA5BBB87EF7081836B7C00093DDF000",
	mem_init1 => X"9C007CFE09B0AC8A4DDC3CFB93C00A63133598DFFF1F4F1818CC6FFE3E9F33EE0FA6E14497EFFF1879E35D2FF85444AEBE65E00160032E987C38D7F21F2C3F6DCEE3FD32DCC7A69999BCFDB0E330FF69B4DCF4EDDDAFD1F410306DF00024F77C0027001F3DDE6C11D6977B879F7270028AFC8CDC6FC8D1BFBE9E5FFDF5F7D7FFC08E76FEDF3F23BBD8FD6A97FAFF0FBFFF021F91FC89FF2AEECE87F7EAFCBF217F03FF0693FEBFE17C147FFE0103CFFE07CBF7F03FF3ED3E940CFF4A061774A160BDF550D32AA80FBBDDDF7EDEFF7FCFDE729C3FFBE39BEFCF70FFE066800DDDDF7DBBFA90A6F9C908FBDDDCFB77FD938FE0012555202FABD3DEEF4FBBDFF677",
	mem_init0 => X"BBBBFDDBEF7DF77AFFC0CD001B4CFBCF1DBB9BEA429B72423A6FBDE3EEEFFAA72FC004280408E06A1002F582006A805A0300606C316A4408C018C50E00401D10401D1040180200E1041C9C4009C75027805A8010C02170E004C814421D8B838C0422E2212254674100600803A220D748058E0A700000206001E12AD0900003C58A012049300A56013401A42400659281DD9512D540060843C09069201200C0D8282D5E582C30064248001640962304CC02801650A7004800266050167E08024021C174003C8400000690E08271DC5D2BEEDC11DD83B8C8C0009BD3171840F50446811D7A7AA01E087802592C1481330280B73004012AB00A2213647DE2448010",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a35_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a35_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M9K_X58_Y15_N0
\memory|the_altsyncram|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80062E413BCF9CFFFBFFFFFFFFD6FEF48910330430C44082161C20006031D000661C30C001FB6C40CF09A93B1E243007F57C0F1E10C080307A14B11002801A0000038009C30002000D38606800002DC02A002000353D049A418D001438D2B03030B56226C0D001DDCFC33EA3D41FE28262D38380FFB0F2106C1803014BC252012C2A2D2767180D58230E0EB497EA9706001773FE374FFE3BC10BC167E00E80B3C00800E092ACF27C9B82200B2B243C071E1D8A7E020012102001F30BDEE882DEFEC898EA19612FF00040309E1BDDDECFA9B5DDDD402A3B51E04E6030A387028011D0F6EABC004700D984007603E5D81ED00A95FB21C6D70BD80FDA0001C12F60",
	mem_init2 => X"FD5842F603F68000704BE043F4CFF0C86061A81224048005A12090E40907CB58809410125028100580F0A92111462081388863F2B0404E300500A2090004140D0050207145E0EED413F12180F1606A46160002027537304102213CE089D4850CF0C9C8912120A41801ADC80E000C00D36403000400AB46A3AB2DFEF0456183463DBF070649CDD0A9CF2BC6F0180671C6D2FDB800DD86D88F001080A142840392084D20012E08202C07530413F1114299140C040C61501C0A9E58500001E8024A0048052422010410502A127000018820021500001458000006010018E216A032A013A0297CC3440906C9D22233C0840002A00000340012F212091CC024010321",
	mem_init1 => X"79330F6F6BE096300A24DC167040040F01C9A09D406B03BCFC99AC480E400013AE81142BB16112272EDB36B40A29472F7653BD8EE3800D1BD7070A11A01E28C036186812336AD872557DCEA9CE39D3465CE2735604200D02379FBED1EF6DE7F287E5827BDB7888000C0180C00117379EDEF4E9E54438E7A2C6478448096B1101FC0FC683019E02A9288422408216481EF7B0760C098F289E140401000005E40C5C000C00410AF6FFE30010A57FFF3AB9013400010228213D0B39B08F1C440835D20163829C00010000B5817008A43B4101CE154151488703E2840004890C20000220A088A00000180200000000CD0A28060020A002028808146114460281A040",
	mem_init0 => X"1802000B408058043400028080020EC959281D20C800020E021020E8110000002004B42885028148100030B40804C017E002282876842340805040C40B04281681009801725102B0141414105204002004030040010009E0B408742605A040240042000106402E801D110088087A001A008271D0D00870900034B579401408E85D005D62B148102D00804C4046013C16810E84C0000000001382D0085C232820CC606E9ED6802E80820C80007A67A62F0C102E9C8C039180001000E81431DA6824480080880000100801000000809A460282010C3010008B1C0400C1BC3CEA3089030531C000132080441460400008EC0008F010F30C20184000208060020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N2
\memory|the_altsyncram|auto_generated|mux2|result_node[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a35~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a3~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a35~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout\);

-- Location: LCCOMB_X35_Y27_N24
\memory|the_altsyncram|auto_generated|mux2|result_node[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a67\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|ram_block1a67\,
	datac => \memory|the_altsyncram|auto_generated|mux2|result_node[3]~6_combout\,
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout\);

-- Location: LCCOMB_X35_Y27_N28
\hostpc|cpu|av_ld_byte0_data_nxt[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[3]~13_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(3))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[3]~13_combout\);

-- Location: LCCOMB_X36_Y29_N10
\hostpc|cpu|av_ld_byte0_data_nxt[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[3]~14_combout\ = (\hostpc|cpu|av_ld_rshift8~1_combout\ & (((\hostpc|cpu|av_ld_byte1_data\(3))))) # (!\hostpc|cpu|av_ld_rshift8~1_combout\ & ((\hostpc|cpu|av_ld_byte0_data_nxt[3]~12_combout\) # 
-- ((\hostpc|cpu|av_ld_byte0_data_nxt[3]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data_nxt[3]~12_combout\,
	datab => \hostpc|cpu|av_ld_byte1_data\(3),
	datac => \hostpc|cpu|av_ld_byte0_data_nxt[3]~13_combout\,
	datad => \hostpc|cpu|av_ld_rshift8~1_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[3]~14_combout\);

-- Location: FF_X36_Y29_N11
\hostpc|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte0_data_nxt[3]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X36_Y29_N28
\hostpc|cpu|W_rf_wr_data[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[3]~6_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte0_data\(3))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datab => \hostpc|cpu|E_alu_result~0_combout\,
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|av_ld_byte0_data\(3),
	combout => \hostpc|cpu|W_rf_wr_data[3]~6_combout\);

-- Location: LCCOMB_X34_Y29_N8
\hostpc|cpu|d_writedata[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_writedata[24]~0_combout\ = (\hostpc|cpu|D_ctrl_mem16~1_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datad => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	combout => \hostpc|cpu|d_writedata[24]~0_combout\);

-- Location: FF_X34_Y29_N9
\hostpc|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|d_writedata[24]~0_combout\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(24));

-- Location: LCCOMB_X30_Y28_N16
\mm_interconnect_0|cmd_mux_001|src_payload~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = (\hostpc|cpu|d_writedata\(24) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(24),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: M9K_X58_Y29_N0
\memory|the_altsyncram|auto_generated|ram_block1a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFFFFF80000000002020020800004F849408C00800064100380C49C020FFF500D00400FFF8C220600770FA7C1C719A4410800D07000000887F8002000000FF900100804004001FE4004001FC7F08000000021000000001FF2014000200007FC07F800000FF800000000000FF80000102040007F1207E0044100FC0090403F8107F3F90007F90007F800001003FC07F3FA020010000010080041040000FF01FE0020010004002020810803200003FC07F2001F88110200001",
	mem_init2 => X"072000207E1022000B80003F80000000FF00A000001FE401FE4001FE4001FE007F81FE0FF21010020000800FF01FC040011020FF000001FF210100200004007F80FE3F1C0400407F840000001000FF01FE020408FE45041FC800001007F80FF2000001003FC07F07F202000000803FC07813000024BEC8280700677F84CD121E965CC1CA008844C0044000EB35D2C90EAAE6BAACF02866254B89B1222A541B480190AC800CA78142440D4076E20808A1E9F01A2F8C957E07649083A07380E479789027FF517C1F2B592DD4F0104380565803A5B204E7279E0002425B540268A0D52AE29AF2653D89F1D550E213F58DDFB41A098B80C400000004C9EFE081D277",
	mem_init1 => X"07FF8682A0000000144A12C803BF5FC25557ABA70C1D2E10ABD5D7193E1D11164F860856438A425135F85D2D9000420B2B43F79E07391400050A456B54020815640E080D051C4962A318205E36471AC07901091800593424000001327BF000749DC1FFF18154000000054C6ED8002FE7E04404484712002AC484175625A0D173540454291216202A0105000550B2002A8C00033470010100200A07A6E248A7801A01F240004C9CE9B81A066409FC481002CA823FF2FB503CF618BC3B0C02E7A1802BC2D0A00B80093FC897F4501B3874494BC6C1305920BF254B57A002FFF90C07F492E3100052CD023F9807EA02849809DFFD2572000DA28008249082CF9036",
	mem_init0 => X"09921BA00237C011544001FFE00A031ADE80AAEC4001F4408040315BA04D56C029BFFFD777A8A9341FF05901ED14FC85BABA2000001047FC0030A005FB7C28BB7C28BB7C32DBE10BA9F7B43511062006FFA1D054E808605FE08800634082FC0BF03C3C00008008EDF0CB6F85173F8223FF7D7E21B6DB4E2DB59C8A1C6789B0050061CEB3748943E89A7CD43B7D14CA7F470B1140CF0B36A0B9E741D79DBEB813B39793997AB757A475E3AF9CE7556293218DC1DF09BA73AB1C1850D148C4B3AF7BDE1C190A0B022DBE658FDD5DC00A16BE0E6D7CFAFBA039224505829922F3FD4AC59DFDCDE0DE2B7B0BF4F58058E1C2869E0618D9DA0C0237C9FFE213CBEC6C",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a59_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a59_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y31_N0
\memory|the_altsyncram|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FFF7B29B80000000000000000000000020A87E618007FE316B361FFFC40AFFFF8299103FFCBF862F95C00483EBD07DFA81CBFDEBD1F6F865D2C491109822884CAA2988A012561410C546253295FFC48842A14210A1420AFB0281FFE2CE5015686200821E226FFF40345CCEA00541F3F03C803AFE20CEB5FDB8BD6BFFA2039D6A0FB58004419FF06026D8BAA02528C003FCE3EBFB49DE7B9050A26A097FDA8A2B24AFFF8C96E40E7824FFDDE20280BFF8B1142321FFFFFFE9DFFC1495027658208057670A3F7A4E1FFBFC5B9A1BDDDCCAA88088817FCC0A60A17C3F6EA9B035FFF909806F67FFD3601847E4A5F0FF155A865B6811544843FB02E78715FCD36F7E",
	mem_init2 => X"980FFEC0B9E3D5F534DBCF0335CE965840210A1326000002253218E40197EE8080900500181F049595F2A1A0C42E1000100A0181024116E510210001FFE1440A083FC2410100CA731FF90582C180506464FFF0004020086FFE182080010826FFB049489010BC1B0FFF2D13027FE7FF9308C13FF202884403000B32A000014444102ED25AB41A61804003028013B9408252142FFF1410C0A3FFF001D3A74006D7817120C60A93945647E97F0FD0A3D41F241BD8E9023E07F0C0193F6821E8810BF80000032000B27F8800C7DFFC00801F1FED0280001003FF54800AEF21DA416EF5B0928D130CAFF5FFF8A9DD56BFB06E982B2D8901DBA091AE5E50B61A9AA08E",
	mem_init1 => X"48FDC20544F3358797300802032F1C0D1D8CD5001C45E814A8710B073A166BA8052A2EC010002F114000500BB4D5A98113CF0A42B44DA6C28258C1C41B94933A1049C54D54150021EE10398848540A69827D880CFEEA00A9E49528854A054683E502BD528150E57D801CC0C73CE2A5920AA07966B8B4434EB0B51261EA42C0FCB66D6CEE09D5886017F5450771646930A528430A05040355D5148BFFE969050833FFC7FFBD3DA503894FD3D810880B4C75AEFFD8400D00A402101F40A0728FE088FFDF5F886DB46DB541F77DE00880DA3727C6E4FE4000DE146DFF8A50836FFD156F3BF35F09AD83F88E4983C811F383CEA00738638CE089E71A672F5CE1DA27",
	mem_init0 => X"CFBD0073B14B00C38C652CE81863C3C68C87C11BA2F7BDB9F4251595C77FE56A257152CE39DCEE733C0E473B18B60B18155787CE2F69D7F30B05F923E1F1CEE7629446318D28F8176767671D9CC7031C6754C638D2A18F4F1F129393B9D8C5B118F8C612D9880273A220FF162B0454C49A51082627D29C2A6989D44E1753E413A347025FCE731F8EC28B67065831E9E3E252727230E8C3931F3C6C228FB8F7DC33C816332DA3812740A34FD704DA060CC4C881374B4AE93ADB3FFF2EA73D1305A807A5600000000000000000000001387C6F556B13FFD4763468FF7F1474E9240001F0E343D49EF90FF2FF8078082F0400FF000020042007FFFFFF385FFDFF06",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y27_N20
\memory|the_altsyncram|auto_generated|mux2|result_node[27]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[27]~53_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a59~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a27~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a59~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[27]~53_combout\);

-- Location: LCCOMB_X35_Y27_N30
\memory|the_altsyncram|auto_generated|mux2|result_node[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[27]~53_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a91\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[27]~53_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout\);

-- Location: LCCOMB_X35_Y27_N26
\hostpc|cpu|F_iw[27]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[27]~43_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(27) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(27),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \hostpc|cpu|F_iw[27]~43_combout\);

-- Location: LCCOMB_X35_Y27_N6
\hostpc|cpu|F_iw[27]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[27]~44_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[27]~43_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[27]~54_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \hostpc|cpu|F_iw[27]~43_combout\,
	datad => \hostpc|cpu|D_iw[0]~0_combout\,
	combout => \hostpc|cpu|F_iw[27]~44_combout\);

-- Location: FF_X35_Y27_N7
\hostpc|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[27]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(27));

-- Location: LCCOMB_X41_Y32_N12
\hostpc|cpu|R_src1[1]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[1]~32_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datab => \hostpc|cpu|E_valid_from_R~q\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \hostpc|cpu|R_src1~31_combout\,
	combout => \hostpc|cpu|R_src1[1]~32_combout\);

-- Location: FF_X41_Y32_N13
\hostpc|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[1]~32_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(1));

-- Location: LCCOMB_X36_Y28_N20
\hostpc|cpu|E_mem_byte_en[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_mem_byte_en[0]~0_combout\ = (\hostpc|cpu|D_ctrl_mem8~1_combout\ & ((\hostpc|cpu|D_ctrl_mem16~1_combout\) # ((!\hostpc|cpu|Add1~5_combout\ & !\hostpc|cpu|Add1~7_combout\)))) # (!\hostpc|cpu|D_ctrl_mem8~1_combout\ & 
-- (((!\hostpc|cpu|Add1~7_combout\)) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	datab => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datac => \hostpc|cpu|Add1~5_combout\,
	datad => \hostpc|cpu|Add1~7_combout\,
	combout => \hostpc|cpu|E_mem_byte_en[0]~0_combout\);

-- Location: FF_X36_Y28_N21
\hostpc|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_mem_byte_en[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_byteenable\(0));

-- Location: LCCOMB_X32_Y29_N0
\mm_interconnect_0|cmd_mux|src_data[32]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(32) = (\mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|d_byteenable\(0),
	combout => \mm_interconnect_0|cmd_mux|src_data\(32));

-- Location: FF_X32_Y29_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X32_Y29_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X29_Y28_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~20_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X29_Y28_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(10));

-- Location: FF_X32_Y30_N31
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X32_Y30_N30
\mm_interconnect_0|rsp_mux|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~10_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(10)) # 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[10]~42_combout\ & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\memory|the_altsyncram|auto_generated|mux2|result_node[10]~42_combout\ & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[10]~42_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: LCCOMB_X36_Y30_N20
\hostpc|cpu|av_ld_byte1_data[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte1_data[2]~6_combout\ = (\hostpc|cpu|av_ld_aligning_data~q\ & ((\hostpc|cpu|av_fill_bit~0_combout\))) # (!\hostpc|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	datab => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|av_fill_bit~0_combout\,
	combout => \hostpc|cpu|av_ld_byte1_data[2]~6_combout\);

-- Location: FF_X36_Y30_N21
\hostpc|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte1_data[2]~6_combout\,
	asdata => \hostpc|cpu|av_ld_byte2_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|av_ld_rshift8~1_combout\,
	ena => \hostpc|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte1_data\(2));

-- Location: M9K_X40_Y38_N0
\memory|the_altsyncram|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7FF1FDDEC4780000040002007FC8810B76EFCFFBDFBBBF7FFBFBDFFF975E2FFFB1F3CF7FFF083EFFD0FE57F2F9FB6DFC6387F0F9EDBF7ECF85FB6EEFFC7FC5FFFFFC7FF2BCFFFFFFE2579F97FDFFD07FD5FFFFFFCAFADB6DBE72FFE3D72C0FCFCF0F9DF9BE2FFE2334BFE35E2BE81D7D9E2D7C7E024E05EF93E7F8FEA43FAF7EC3D5D2F8D8F7F2E7D4F1F14B785D68F1FFF88C23D8B10BC43AF47F991FF17FCCBFF7FF1FED531F866C7DDFF0C4DB83FAE1C37793FDFFEFFFFFFE24F601177D2804B7F715F69BD04FFFBF4F61E6EEEDB7F67AEEEEBFE5CD2E3F351FCF5C70F57FEE3F0C0D43FFB8FE26DBFF89FC3A37E5BFF56E1FDE3B29E437F137FFFE3EDDBB",
	mem_init2 => X"2AA7F90DFC4DFFFF8FB75FBE0B342B7BFDEED7EDDBF37FFBDEDF6F1BF6F934FF7F6BCFEFFF97EFFF7F0FD6FCEE39FFFED7F7984DCFBF91CFFAFB5DF6FFF3EBF2EF2FDFCFFA1F31ABEC0EFE7F4F9F95BB6DFFFDFFEE9ADFBEFFFE87DFF4FAF2FBCD36376E9CDF9BE7FEF2F7F1FFF3FF7CFBFCFFFBFF46315CD0C3210FB29E74B98689D8D9BE362F76B0F4302FE7FD8E31EF3E87FF637D27F1FFEF7F5EBD7BFC6DF7BE9FFEDBF7DFFBF8AC7BEC0EEFBD7EEBD3FBFB1AAFC3F145A72FEFBE06FDE5FF97FFDFFFFDFBEF8FC4ED8FFFFA7FFFDFEBFFFEFFA7FFFFD8FAFAE77DF97FFDDFEC5FDE83BEFBF4FFF62DFFFE7F7BFFF95FFFFFFFFFEE05EDF6C2375FFEFCDB",
	mem_init1 => X"02CDD000141F6187B5DB23E10F3DFEF1FC36DF7EBF94FC860164433FFDFFFFF813FFFFC48C8EEDF05504484BFFFCAAC001BD07513C7FE2E009F9F1EE5FC0D73F81C7F3EB449D2705FE08717711D428E9821F8D89FBFFFE7D7040032C00001005700A7D00000777FFE3FE7FBFFCF888400009140ABF85105C30B03BB7F610CAFC06F139ECFF67F9D7DF7FFDFF7DF1B7A0000F01E3D660F7C1EBFFFEFFFFFC1FB3A3FFF3FFBFFF1910BCEFFFFE910683467ECBFFFFFDC7D7E6F0FFEF7FEBBBF7DB4CFFDCFD23DB6EDB6F7B7FEF775BFDBEF635EAFABEB368FDFD6BFFFBFEF35FFFFFDF9F7F5FFFFFEFEDFFFFFFFF3EF9D7FBFFFF9FFDFE77F7F3BAF3BFBE7F5FBF",
	mem_init0 => X"E7F9FFF8FFFFF7FBFFFFFE7F7FFDF377E7FFFFDF3FFFFBF7FFEFFD17E6FFFFFFDF7B4BE77CFE7F3FEFFFEF8FFFFFBFED1FFDF7E7CD7FF4FFFFFFBF3BFCFFE7F1FFFFF7FEDFAEFF4FF3F3F3CFCFFBFFDFFBF4FFBFFFFFF61F8FFF8BFDFC7FFFFFFFBFFFFFD9FFF57FF8EEFF77F7F1FFB1FFFDFF8D8FB68F6FFF636A0EBFEFFFC7F2FFF8BF5F3FEFE3FFFFFBFFBFFEC3F1FFF17FBFFFFFFFFFEC7E3FFFA3FEFFFFF79FFD712D7FFC7F7F63DFFFF19C1990F36FFC6B53FD6A7FFFAFFFC7F38FE997FBB7FF60843F8010080B0000160005B9FD7DFEF7EFEFFFFEFBEAFF3E47C395FF7AF8FCEFBFFFCCDB7FB3EB8DBCFFF713FFF71FEF0CF3DFE7BFFFDFBDDFFDFF03",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y39_N0
\memory|the_altsyncram|auto_generated|ram_block1a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF800000007FFFFFFE002D551555400018E0E36280108586D2AF7D37BEEDBF7FFD7FFE4FFF7FFFF7CE3EFF7F7A9FDFE7FCF9E4C7CD032C00016BF7F7FFE3F1FFFB9FF2FE773F73E7FEE7FCBF7FEC377A3FAFFF7DECFF7EF7FFEFB7FB3E3FC7FFFDDBBB8FBAFFF7CF8FF1FC7F7FFBAF5AFCF9F3AFFFB49DF61DA3CEFEC3B4F3BFB9FFFB1B9FDFFB9FDFFB9FFFFF9FFDDBBB1B9BFFFCEFE9FFEFFFF3B9FFFFFF76EEEF3FFFCEF7FFF9DF3FFFFFD7FFBFFDDBBB3FFFD9FEFFDFFFFF",
	mem_init2 => X"FD7FFFFFF67FDFFFF5FFFFFB8FBFEFFFF71FFFF757FEE1FFEE37FFEE37FFEE363B8BEE7F7739F4EDFFFD67FF76EED7BF7EEF9DEFA3F1F7F7739F4EDFF7EB3FFBB7767B3D61D9F87BBD3FEFFFACFFF76EEE0FDFBF767FFFFDCCD5FFACFFBB77772F7FFACFFDDBBB7F772E9B5FFD67FDDBBDE1BF7E565C639D57A138BC58B3A93F2191EF3D5037323D81B973006A2C7061500D450007EE1118B0561C0DC5A9D0B57A05403C50003F781B80DF803FC4CE7C830FC1D077BA11FC03FCF465007A0F2F0007FBF1AA87F0FDD85DC41E3D781060E6965F00FBF79FDE9BC7F88DF0FE12804000027A70443C47E1D110E30ED5011F187A00039908F7E7C9483FEF6CA20FF7",
	mem_init1 => X"63FF8383F6608895B223E7046E7FF59FEECF67AD59E2F0FFE7B3D553C5E0CC3DF1791EBB781260E7861CF2F807ABBB53C19E1FDE9FBCFB6787C7FC8DF0FFC8D0200C83DD81187B622243234E14470C9ED9010F5000D02E3BEFCF920FFBDB2883FDD8FFE0E36199F2A16C847CE08DDFFD7503732390372E435163A01A8A0C28003F718B0561C0DC45A742D5E81500F14000FDE06E037E00FF1139F20C3F0741DE88FE01FD6C19401E83CBC001FEFC3A21FC3F693FC00C96C96BFB10B5FDE8CB5F9F630AAFACD5DFF04D4001A010008032310942C48D582034210B001F997FF34001A000946FCB0726FF0D40034002024C791FFEDABBDFDA543D4000F40200098C",
	mem_init0 => X"0000526880068041003F32FFE4F62010EA002651BF2CC9BFC7A2001D00040518D93FFBD77BF71F94EFFF087DFF947FE5BCFE9DA38F17BBF7BFF7FEF1FFBF62EFBF62EFBF67FDFB1EE9E3FBBFBFA0AFE27FE57BFEBFD60E1FEB27A539FA707DF3FBDC1DDFFFAB08BEFD9FF7EC5DDF6D33FF73F48F6DB6DFBB6FDCD52F4FFFFC7AFDFEEFA2FDF5A9FEEBFF5BDF7F9E7FFFE6EFED2ABFF9F7BD3F779EF7EFBF3FEBDBDA83A7D7CFF9BFBDFBEBDF71DFFB3FFF7FFDEF7EBFBBFFD9FFEFFD8FF7FDEFDF7ECBFFEB5BFFFFEB4D1F7DFF67F3DFFB2BEFF67FEFB53FFFE60CC8E6BFDAFBBDFFF6F5C55FFBF7EFFDAEFFEB7ECFFF7FECFFFFFED57FFDDDFEFFEA5FBB7FEE",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y35_N24
\memory|the_altsyncram|auto_generated|mux2|result_node[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a34~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a34~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\);

-- Location: LCCOMB_X34_Y35_N26
\memory|the_altsyncram|auto_generated|mux2|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a66\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[2]~4_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout\);

-- Location: LCCOMB_X35_Y27_N16
\hostpc|cpu|av_ld_byte0_data_nxt[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[2]~7_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(2))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[2]~7_combout\);

-- Location: LCCOMB_X36_Y30_N8
\hostpc|cpu|av_ld_byte0_data_nxt[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[2]~8_combout\ = (\hostpc|cpu|av_ld_rshift8~1_combout\ & (((\hostpc|cpu|av_ld_byte1_data\(2))))) # (!\hostpc|cpu|av_ld_rshift8~1_combout\ & ((\hostpc|cpu|av_ld_byte0_data_nxt[2]~6_combout\) # 
-- ((\hostpc|cpu|av_ld_byte0_data_nxt[2]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data_nxt[2]~6_combout\,
	datab => \hostpc|cpu|av_ld_byte1_data\(2),
	datac => \hostpc|cpu|av_ld_byte0_data_nxt[2]~7_combout\,
	datad => \hostpc|cpu|av_ld_rshift8~1_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[2]~8_combout\);

-- Location: FF_X36_Y30_N9
\hostpc|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte0_data_nxt[2]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X37_Y30_N16
\hostpc|cpu|W_rf_wr_data[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[2]~2_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (\hostpc|cpu|av_ld_byte0_data\(2))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|W_alu_result\(2) & !\hostpc|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data\(2),
	datab => \hostpc|cpu|W_alu_result\(2),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|E_alu_result~0_combout\,
	combout => \hostpc|cpu|W_rf_wr_data[2]~2_combout\);

-- Location: LCCOMB_X39_Y29_N20
\hostpc|cpu|R_src2_lo[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[7]~15_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & ((\hostpc|cpu|D_iw\(13)))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datab => \hostpc|cpu|E_src2[11]~15_combout\,
	datac => \hostpc|cpu|R_src2_use_imm~q\,
	datad => \hostpc|cpu|D_iw\(13),
	combout => \hostpc|cpu|R_src2_lo[7]~15_combout\);

-- Location: FF_X39_Y29_N21
\hostpc|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[7]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(7));

-- Location: LCCOMB_X39_Y31_N4
\hostpc|cpu|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~28_combout\ = \hostpc|cpu|E_src2\(7) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_src2\(7),
	datac => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~28_combout\);

-- Location: LCCOMB_X38_Y32_N14
\hostpc|cpu|F_pc_no_crst_nxt[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[5]~19_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & (\hostpc|cpu|Add1~35_combout\)) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\hostpc|cpu|F_pc_plus_one[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datab => \hostpc|cpu|Add1~35_combout\,
	datac => \hostpc|cpu|F_pc_plus_one[5]~10_combout\,
	datad => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[5]~19_combout\);

-- Location: FF_X38_Y32_N15
\hostpc|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[5]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(5));

-- Location: LCCOMB_X36_Y32_N2
\mm_interconnect_0|cmd_mux_001|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(43) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\hostpc|cpu|F_pc\(5)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|W_alu_result\(7))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\hostpc|cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \hostpc|cpu|F_pc\(5),
	datad => \hostpc|cpu|W_alu_result\(7),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: M9K_X24_Y17_N0
\memory|the_altsyncram|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"BFF7FADD80000000000000000000001CC915B705FBDC4089E537E0006771F7FE67BF3F8006F7E17E3FAFA9EB66C630FBB5F80F66DCCBBC307E94B5328ECADF468CAFB2B963549683AF2C757C94FFFDC1FEC968C3FF6D4593C9FD7FF4AEF6B57A73BAEF3EC2F001FFFBDB7EF3D63FE6BE6ED387BEFFFEF2127D390B7F6FC257132C2A7FAFE7DBFDDA232E4EB597E69F86FD577BDC7F4EF4FBDB3BF9E7E03EBCF3FB1BF9FCBABDE67CDF82E20B6F2E3DFF3FDEFFFC02FFDE3EFC9BD749DFFFDAD6FA7F78EB3969BFF00C5C309E5B999B4D5BAD999B5FEA7B53E16E6031E7F713BFF1DEF2E3BC024FF2DB85E3FE0FE7CA1E500A95EA33EDFF1FCA1FCA2223C12B65",
	mem_init2 => X"FFFBC7F287F2800BF04AE0F3FCCBFD974BDB6F3366C5A22777359AF659B7FBCBD39C90FBC728121FD1F2B9A9136EB8C929A973B33B674E7617B0FF197FE43DDD0A5021FFD5E2EEF417F5A5B2FFE6EA6E76000B4059BD33417E01B8B00DC6370CB1C9CC93A52CA47BFFEFCACF001DFFF3E4B3800CA4AF77A32BEEFEFF55F9F3E7BFBFC7C77DFFDFFFFF8FF6F3FDDF79F7BDEBBBFFDFE7DB7E001E92B56AD40BDAA87BB281FD0B387E8F5B3C17F592CFB3744C644D715C9DFBDE5B500209EE264AF848007C77654C17D06A1277FC01800040140004005804000623387BFE27AB8735FBBF71FFF73DF9AC1DFFD9E780DEB012EDB6DDDFEDDAF3D2B95CF03FC7B7F7",
	mem_init1 => X"79FF0F6F6BFAB7B18BE5FEB67173247E11F97ED7C17B7FBAFCF9AF6C36687133AFBD5CEBB9EF52B72FDB76BCFFFD676F764FBDCFFBDDEDFBD7E79BBBFCDEECDCB7D90ED7337FD877FF7DEFAADE7DFB67DEFF7FD6FEEF21DAD7DFBED1EF6DF7F6F7E7A37BDB7FADC00D2994CD1DB7379EDEF4FDEDCDBCF7AEF67787CB7B6BD9F1FC7ECE63CE9BC2A938E57654EA37CD9EF7B0760C098F2B9E3457937FE1CDF10DFC003DFFD9FBF6EF4F6D9FBD6EF9B8FF0B35006412ADF45D7B9357DAF7CC2BE6D600230FBCB6DBB6DEEF9831FBF52F5D71FE7D475968872F7EE430D6E3DF27025BB7AD98F02212341F1763C912FB7AF816C68BAD0316BD1975F1B5D06EB3BCF1",
	mem_init0 => X"F9C60ABB40985A07DD0036B1AD031EEF39D1EBBCF70FD73DE69C3CFDD1053533673DB76BDD6EB75818A07BB40986E81FF417DF6B76F2F34098564DCE773AEB768130DE81FFF39DF5B5B5B5D6D60628250473D05A03340FF6B409F437DDA04C3540FDD003C7DE8E843793009F0FAF5D6FB0E7A17B786E7EDEC2DEF5F35078F0BC7D7397E6FF581DAD00986F905C81FED6813E86FA803A00D81FDAD009DC3BE1860F6A168EFEB9CBE882EFC61FAF7FA62F3DF3CBDCCCD799D3A7B7FFABD5BF9BFC256B0CA0000000000000000000000E6602DB417EF610027137C600C1FEFEEA67F32B75137C00132AC05515E044900BFFF00BFA5EFB9E78585FFFFC95A0020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y14_N0
\memory|the_altsyncram|auto_generated|ram_block1a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D800000007FFFFF81005E010014000003221C268002119596AD87FEFFFFEBBFFCFC8FB5B080052E39E19F04BD6AF21F1F973F9F127DF80003990BB4D7B53A9005F5F7F1F0F30DCF417F7DFC5817CBE7397FFE7652AE70E400177CDCAD53EA4B02EFC5E20C200BAB546A8EA67005FA7BEB8F1D6A005BF20BF77E75417EEF9D505DE805E5F27C05F27C05EDDD9C5F02EFC5E5FEB6B75D9E73FADADD65F8E500BBF17DEB6B75FD6D6EB0BFFFE9AF265002EFC5FF582EDB7F6EAEB4",
	mem_init2 => X"B2F7F6FE0BDB6FC6CFF1FD05EEBB555A0BD934EDFB0177AC177EB0177EB01781C5F01740B8A5CEDFFF7B9580BBF17D76D9D2EA17550A940B8A5CEDFFF3DCAC05DF8B85C10FC00285E3B25FFF72B00BBF178000008BF49F02F296BF72B05DF8B8B3FFF72B02EFC5C0B8B9DAFFFB9582EFC69E49ABE9AF9C6A98FFC75FA74D53E1DE7E95C3FFD9EFE2FECFDEFFDDFFDFDFEFFBBFFFFA9BFFF7FFFFF7F67FFE6FFFEFFFFFD7FFFFD4DFECFF66FFE8FF73A1FEF8FF7FD8EFEE4BFE5F2BDFFFA7F472FFFA95FE55792F97EFA23BE3C7CFFFDF5BEDB2FF55E0EF81EC78AF7A2F95EF7FFFFFFDBFF73343BBFFCCCD1CF7FCDCC0E7BFBBB867FF8A5ABEF7C9E0FBFDF270",
	mem_init1 => X"FDFFFC7EADB0000E6DDD58FBB5800A7FF776BB7BF7BD0FFFFB5DBFFF7A1F77FEDE87E3FFCFFDDF5A7FEF2D97FAFEFFFFFFFDFF81EF077EF8FD78AB7A2F94F77DEEE37DBF5CC7B7F999FFDDFEF330F3EDECDCF6FDDD2FDFD514B57DF2783EFF7C9C3F7FFF1CDF6C00039B7BAB1F76A0029FFD9EFE7FD9FBFEEFFEDFF77FFBFFFFD4DF7FFFFF7F67FFF9BFFFBFFFFF5FFFFF537FB3FD9BFFA3FFCE87FBE3FDFF63F725FF2F9BF7FFE9FD1CBFFEA57FC5DE4BE5FEC03FF3FBBFF79EFFFBCF5FFFB9FADFFFDCFFFEED5FFF9DDFFECEFFFFFDDF7ADE3B7BBB9BEFEE78FFF4EEBFFF9DDFFDBB7B94A7FFD94BFF9DDFFB75FFB3AFE0036FDDB56DFFDB9EEF6FB9DFFFF7",
	mem_init0 => X"BBBBAFDB6F7DF73AFFE9DD7FFF6EDBCFDFBB99EE529FF652FB6DBDFBEEEBFEE76FC005EF0C08E5EA97E2F5CE00EABC5B8F00E5EEBB7D4DFD705F39FE05DE1D15DE1D15DE182EF0E164FC37C80367D945BF9F96F3C5BD74E00CEEB07377FBBFFC1EAEEE3122D767577860BBC3A2AF9B58008C3EF2DB6DB4D6D867FFF1BA23C7D7A345E7D9831EDE73F71FBEBF0E7B9D1EBDDCF6DF506E6B4BC2F3EDF1DF87D439F9FD7CFABF30664F7C79DFCEF6BF07CC029C9790BD9F79C83E6052177E09BBE3A3A9F5CEBCCD38D3DDBCFAE7A1BD1DB94DFCD69B9D36CCC6D8FFD3177BCF6D0DD71E1BDA3BAE6D0FB5767FCC1CC1F30290BF300CC1FEB00A631BC91DE2568596",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N0
\memory|the_altsyncram|auto_generated|mux2|result_node[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a33~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a33~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout\);

-- Location: LCCOMB_X35_Y27_N14
\memory|the_altsyncram|auto_generated|mux2|result_node[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a65\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[1]~2_combout\,
	datab => \memory|the_altsyncram|auto_generated|ram_block1a65\,
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout\);

-- Location: LCCOMB_X35_Y28_N6
\hostpc|cpu|av_ld_byte0_data_nxt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[1]~1_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout\) # ((\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(1))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(1),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[1]~1_combout\);

-- Location: FF_X32_Y32_N5
\uart|the_UART_NIOSII_uart_regs|control_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(1));

-- Location: LCCOMB_X32_Y32_N4
\uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~2_combout\ = (\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & ((\uart|the_UART_NIOSII_uart_regs|control_reg\(1)) # ((\uart|the_UART_NIOSII_uart_rx|framing_error~q\ & 
-- \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\)))) # (!\uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|framing_error~q\ & ((\uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|Equal0~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|framing_error~q\,
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(1),
	datad => \uart|the_UART_NIOSII_uart_regs|Equal3~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~2_combout\);

-- Location: FF_X33_Y33_N23
\uart|the_UART_NIOSII_uart_rx|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_data\(1));

-- Location: LCCOMB_X33_Y33_N22
\uart|the_UART_NIOSII_uart_regs|selected_read_data~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data~1_combout\ = (!\hostpc|cpu|W_alu_result\(3) & (!\hostpc|cpu|W_alu_result\(2) & (\uart|the_UART_NIOSII_uart_rx|rx_data\(1) & !\hostpc|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(3),
	datab => \hostpc|cpu|W_alu_result\(2),
	datac => \uart|the_UART_NIOSII_uart_rx|rx_data\(1),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data~1_combout\);

-- Location: LCCOMB_X32_Y33_N22
\uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~3_combout\ = (\uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~2_combout\) # ((\uart|the_UART_NIOSII_uart_regs|selected_read_data~1_combout\) # ((\uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\ 
-- & \uart|the_UART_NIOSII_uart_regs|tx_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~2_combout\,
	datab => \uart|the_UART_NIOSII_uart_regs|selected_read_data~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|Equal2~0_combout\,
	datad => \uart|the_UART_NIOSII_uart_regs|tx_data\(1),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~3_combout\);

-- Location: FF_X32_Y33_N23
\uart|the_UART_NIOSII_uart_regs|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(1));

-- Location: FF_X32_Y33_N25
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X32_Y33_N24
\hostpc|cpu|av_ld_byte0_data_nxt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[1]~0_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(1),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[1]~0_combout\);

-- Location: LCCOMB_X36_Y29_N24
\hostpc|cpu|av_ld_byte0_data_nxt[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[1]~2_combout\ = (\hostpc|cpu|av_ld_rshift8~1_combout\ & (((\hostpc|cpu|av_ld_byte1_data\(1))))) # (!\hostpc|cpu|av_ld_rshift8~1_combout\ & ((\hostpc|cpu|av_ld_byte0_data_nxt[1]~1_combout\) # 
-- ((\hostpc|cpu|av_ld_byte0_data_nxt[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_byte0_data_nxt[1]~1_combout\,
	datab => \hostpc|cpu|av_ld_byte0_data_nxt[1]~0_combout\,
	datac => \hostpc|cpu|av_ld_byte1_data\(1),
	datad => \hostpc|cpu|av_ld_rshift8~1_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[1]~2_combout\);

-- Location: FF_X36_Y29_N25
\hostpc|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte0_data_nxt[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X36_Y29_N18
\hostpc|cpu|W_rf_wr_data[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[1]~1_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte0_data\(1))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & (!\hostpc|cpu|E_alu_result~0_combout\ & ((\hostpc|cpu|W_alu_result\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_result~0_combout\,
	datab => \hostpc|cpu|av_ld_byte0_data\(1),
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|W_alu_result\(1),
	combout => \hostpc|cpu|W_rf_wr_data[1]~1_combout\);

-- Location: LCCOMB_X34_Y29_N24
\hostpc|cpu|E_st_data[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[10]~10_combout\ = (\hostpc|cpu|D_iw\(4) & (((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))) # (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|D_ctrl_mem8~0_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # (!\hostpc|cpu|D_ctrl_mem8~0_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	combout => \hostpc|cpu|E_st_data[10]~10_combout\);

-- Location: FF_X34_Y29_N25
\hostpc|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[10]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(10));

-- Location: LCCOMB_X33_Y26_N16
\mm_interconnect_0|cmd_mux_001|src_payload~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(10),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: M9K_X40_Y18_N0
\memory|the_altsyncram|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7C3044069F85FFFFFFFFFFFFFFFBFFE242C8472091119702A05183C609800078088081039B0824025000072408090708408200082C18060080790669D83D24EFFB546C000001C304F0440000C00F024251DC3004C0E28000801207800228000CCF0210913621E2210417C35001080D01000D494F060601C08102641E04238A94DB9042F0D8F432A1046140034C0C68690FB805BA1109EA003CF006190631030C3A8438032C001E0740214A74409A4218002056106087A4D5A01332530804821866859615109400439E838100320004800220003C21C404200BA09C0140001803C8036628421E801200820808142206841F0408980618288004C103DDFC08100A",
	mem_init2 => X"020021013000FF800206419401940C4A0D6601EFDB8109E0880E74025670202C296B800AC50060003C0D90D00021040806A00C410D04A009104014800F0002220C00C000620621200800FC56048B11A10D1E103008401028C188809606020A0300200200140081003CA0732007601E5038C803B04046280C10820047100808004040202004100A141040110940050008200884F04041007060E80F7EB870300DE000000019000801E0A00008004004228AC080289000E210258428012413904109B380D1AC925108204420807A167001BC084041E020081E7194A400586014141E4C1AD282241A142C56295000083864BC578B489256A701C192621213CC540D",
	mem_init1 => X"04C890000412608711130260018B6C1004045D300C1448830122410409EAF96403852F40488EC17844004008D2CCBA9081AD0741202342A40958042C07A0C436808131ED841C01018A08406100422840210001004941267D88004004000208016800250000804511B1A476B4145800400000000019C1181410205226629042760410007C0141CC109E2510916DF827A0080F0880923090902151900795C21D0021E043E1A6561A9EA012656139A70A00804AF1E611C1DE0654036052E10194C064D2148402CB60C9660B08C4711125063E20200016A470046048B81000E246524A9DDD0000C2EBE030C1C9C9482895C09066A5DD41D97280CB964BB2357A0E34",
	mem_init0 => X"ECC4A3E4E14B6083C544296C7441C302AC94C40E20A3D40124806F10C6171419195240B672F97DBA0E284ECE1CB3A2080115C2B7483BBCE14B3AB138B997B7C9C396E0A0812E2A0E4B4B4BAF6C838A00423C44188215041DCE1282B87270A59A10B8440BF8C0A55308488E062B30C9B02031658581428A280162221427AA204602C5383941BA0F73822A7814102083A9C2505700207A81DA0875382282342040401724652142944028A1CB47B1040180838894420114406063661F172B4C4902AA06F84010000002000000000200010089051054408576A05179C72C4400018000B442851B8220D42080081A0D82A003AF20016F008255670F0F017609E0F102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y18_N0
\memory|the_altsyncram|auto_generated|ram_block1a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D800000007FFFFFFE0032E9040144001F26F808400A9463E187491034202C0788007A068A0E2B200020080C58034D043019E422A180000000079066F521009DB01EEAA2613E1372E403BAAEEFC01010800F0065602000C41E2092A820128229881008028AAF2040000000007EF021CA68080223788495901C00887C0380221F01E7F00813CF0813CF080D55F895F810080818129087A97FEC4A4221BEF7FE04020AB12908D025210832F5EC95B59FF810083F9E404ABF56C69F",
	mem_init2 => X"B573F4DFE0095772D45CADC81CB2466FE03D10F011FC00B620B2DFC0B2DFC00C080620D10562E5E5980004FE040216BD0CEA9DC081008610562E5E59800027F020104825304204080860CF558097E040204001001072D7E404CC87809882010522665809C8100879056CBB1BAC04C81009A12D3C56007395412038007CB3A9822110EEBF5000303D80817109492870005228200003C400181044180445A940145201400800001E68088003043A404878800280C0353009600160D0C40030030800035A11F8958090C979134E2D4A00400284120039A51B0C12C5809520960A030004031AC0003C71E21000E3E2F100071F1A80039E00F642010836C628020DD5",
	mem_init1 => X"201E07C2000888E10007E7C0EA4CAF990C4300AC08FAFCBA47B05440F5F8441C2D7F14A84A10400080100090012B39508C1E010813348905800500AD20968E0420098ADCE1307B3E2402385200429C529F020F4E02A0AC08E801020DA1000883F99861E1F2000811D40C017CF82D58FF9500130180102E08084324504A0008000E20800440C04400040250E00400704000388020001610EA102960000A024096049001946C31000481CA000076847E25202509342B9C02804B0200058C480241184002282495D6A0015220263108800382000006ED6044154184041E995E1346202C44A04ED20104EC015220188A8208581C529ABB9BDAC0AD4910B5862081A0",
	mem_init0 => X"800271289882B0C4083D229E01F42620A98442C13948C12B4DA2620561150410991C1BC003840700078100019D803021B8331781418412103204B8A08403000C03000C0380601C009300110341388FFA0785002400128C0E5225EA08726041602AC1000F118A00300C01806001530197485211096DB6118B62C05104282100120904901490508200000B01948202800A44068D02378085A118480C884A403A44541884A753016025220C29A2485D20190B100D041C47244100A8E2480444A9101362C310E20310986220010068414104D2290BA6864B203890A600C045801820BD02D4D190188A0A8A20A48088480547124C02148840442C409CC02058307A27",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a42_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a42_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y26_N2
\memory|the_altsyncram|auto_generated|mux2|result_node[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[10]~41_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a42~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a10~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a42~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[10]~41_combout\);

-- Location: LCCOMB_X35_Y26_N28
\memory|the_altsyncram|auto_generated|mux2|result_node[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[10]~42_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[10]~41_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a74~portadataout\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a74~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[10]~41_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[10]~42_combout\);

-- Location: LCCOMB_X32_Y30_N0
\hostpc|cpu|F_iw[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[10]~34_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(10) & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \hostpc|cpu|F_iw[10]~34_combout\);

-- Location: LCCOMB_X32_Y30_N4
\hostpc|cpu|F_iw[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[10]~35_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[10]~34_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[10]~42_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[10]~42_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \hostpc|cpu|F_iw[10]~34_combout\,
	combout => \hostpc|cpu|F_iw[10]~35_combout\);

-- Location: FF_X32_Y30_N5
\hostpc|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[10]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(10));

-- Location: LCCOMB_X39_Y31_N20
\hostpc|cpu|E_src1[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[6]~15_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src1~30_combout\,
	datab => \hostpc|cpu|D_iw\(10),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \hostpc|cpu|E_src1[6]~15_combout\);

-- Location: FF_X39_Y31_N21
\hostpc|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[6]~15_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(6));

-- Location: LCCOMB_X42_Y33_N10
\hostpc|cpu|E_logic_result[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[6]~15_combout\ = (\hostpc|cpu|E_src2\(6) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(6)))))) # (!\hostpc|cpu|E_src2\(6) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(6)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src2\(6),
	datad => \hostpc|cpu|E_src1\(6),
	combout => \hostpc|cpu|E_logic_result[6]~15_combout\);

-- Location: LCCOMB_X38_Y33_N30
\hostpc|cpu|W_alu_result[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[6]~15_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[6]~15_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|Add1~33_combout\,
	datad => \hostpc|cpu|E_logic_result[6]~15_combout\,
	combout => \hostpc|cpu|W_alu_result[6]~15_combout\);

-- Location: FF_X38_Y33_N31
\hostpc|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[6]~15_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(6));

-- Location: LCCOMB_X36_Y32_N16
\mm_interconnect_0|cmd_mux_001|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(42) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\hostpc|cpu|F_pc\(4)) # ((\hostpc|cpu|W_alu_result\(6) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (((\hostpc|cpu|W_alu_result\(6) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \hostpc|cpu|F_pc\(4),
	datac => \hostpc|cpu|W_alu_result\(6),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: M9K_X24_Y22_N0
\memory|the_altsyncram|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"BC0E080500000000000000000000001429583865B0767FB80941A3C0E0F1D8066624B98065FB4442410026050A039403CC78170A10528338DA4F93C8A7C07B500482F00C4300820CBFCC70680300FF8623C8080CF1ECA482499B807C08F3F033EFF2520D27D019DECBD4FE31CF1FE18322FF8A81FB91FA162E3A878173E24280A422FF5BDFF805B93B2E1EB4B3AA9F0601AF24662E071E3BC10BE766E04F93B3418800E59CAEE278D382041B2B367C071C7EC0BC067F92C1A000E152D2E8084E9CC998EB09602FBFB1C0318E4C8006C04BC50007402A3F51C06A6032A39F02C031C794CABD004720D98C007E13E5C69E000A0C1A35D4D78FC6CFC31131C0106B",
	mem_init2 => X"FF5862F1B3B08000700421642117F4DA44AD21FC388D81E58BC1EA601E32986423E430184168120424F01EA313C5002906286FF33C42EC789444B28980EC126D12D02064A7E643B00BD0E540E4496BA38E01C200482C0A41420CF88005001F0718CDE8917320655C0395332E808E01CD18CB4040445B57A3177EDAB15DE98B467BB6072741D9D7897FC7E6DA980171CE11C0BC0FDDA2DA0E1E029FC38F0409822849E8413509A82127E9840BD0D242B092EC840CE550FC0FB9B4D03841FA825A01C808F7CD9A4430583E3AF807E1841E01143D800859DA01160100189A6482100167A2727DE1040F0C43DB0861815C22A2F9105C5A60B6FE33FB1CD2774FC3F5",
	mem_init1 => X"7B3BBF7F7FE0DEB90A32FE7EF052480A14CC25B3C46FE7BAFEB9AD663D78904FAE0E09ABF9E1B34FAEDB36B4200157AFFE62F8CFE7DF6C3BD7AF5BD5FD3E7BEA3618393CFB62D9F273F7BFACEEA9FF6FFEE5FEFEB5A60727DFDFBEF7EF7FFFF79FEF86FBDFF8C0892C054229019F37FEFEFDFDFD553BF7B3D76FCC67196B5B57F80AC613C8C202A9229102839ED6601FF7B477AF7B971C6E3105017F9087FD0CDDEF4E1FCE1EF871E330E1E0175E32B901370F920058B611079150CA31449FE05304BFC95CB4D326D08CD2FC6B36A7C97FCB35415FC8F7963EFC20BCB76FE50355E43DD3A0C67DD5EE97A9AFB4EB0BA9DC96A0BC4380FE5857DF1772A2E03A64",
	mem_init0 => X"D4998BA3A04A0885014022F86D438F4F1484E13E74C3F9CD29184FE8FF0435EA15EBAF2FD5E8E57A1CA86ABA04A64A1EE506482F5CF297A0CA19F8B466900F474094D821E0CD19C9178797DC1E872A24463F944282150DF53A02F63355D0253250C01402FF64ADF49FF9398F237E605E0E73BCFBF39FF69938BDC22730CA2EFBAAC3CFC9E972156E88292E045C21FEA7405EE278A03A80C217D4E882DDB185545BFF2061DD41E7CB622E6D87BFFEE7EFE258A7DC8C9B91D4433E010E173E8BFF8B4B50C0000E0002090B003FF4400B163797515C1DF950046355C1E3BC4489A4811BB74608003F2080CC1C7B4C8828CFDF18FD7B72CB1DE8CFF0017209FD0106",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y20_N0
\memory|the_altsyncram|auto_generated|ram_block1a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017FFFFFFF800000000079FA145101401BE34208C01908616487CECAF52464C07084FBB68281922011E108008562203B3398C4BA137CD00002CB986EBDB50A9F0C76AFB2F97E977AA31BABEEEE3358D7BEDF6B55729B7ABFFFD0FEECA950AA298626CC7ACF2F186A544A8AA37F0C4EF3AACDB39EFF4CF599DDB6CEF33BB7B3BCC7E78CEC6BEA0C6BEA0C6D55FA45C626CCEC6B929CE09D55224A73A40A65FE89B3120929CEC72539D082854C8DA093FA26CCCA96664AA554C696",
	mem_init2 => X"94D2B44B99895772CE5CADCC6CF2566F18FD14F8ADE31EF6317BDE317BDE31C5CC6231718C85EE7F232E95F189B337FF75EB9D30D50A8618CC7EF7F23174AF8C4D99CCE72FB1578C7BDDBE65D2BF189B31CA150099B2DFE6324697D2B8C4D98C93F55D2BC626CCF98CD5EBB23E95C626CA1A4CF7DDA14763A95FB7404BAC7762DF679C38E8DEDF1E467EBF420003ADDA10C101D8FCDFF8FF2D95FA37B83B2BB6BDDD47F7CEC7E6B467E33DA2F2A71B8F6CD23ADEF4190163B364B05C8FC6FDE8E8FC4C012885AD05A058001B628176C37DED201FCD186861622C2C850D0300001A0AEE85073343C81C0CCD1F1108DCC0F8853BB878FF7A58BFBBE210AB9EF888",
	mem_init1 => X"95FE42BCAD8088EA2180EE301B7CD5FE3D55A9EED962E3908CF5F692C5C7513E6171B1458164C33EEBB72900FEDF54FC00FFA061E0C305ECFC6C00850D067929CEE2B7E0BCC7CC0599EDE4A0E3306D3312DCFF83DD847DCDF0356EFA843ACFBEA23D1FF0AE9F6A0002C7101DC60357F14F8DEDD3E8CFD792407D218209BB46C7E2F8F1DC1FA37FFD8DAE9BFF741FDF3B1FDBF19D8CFE8BCB9F6EBFB349EA7B900091D8BF451723F13E723A3F33002AA16B407130400BE13A3D24F17E921F51F2689D15F9DF7B704DF24DFE48DF77BDDE4C729C3C9E439FF88F74B9F291C1FD59FE41BFDE9665DDE92CF24DFC837F3DD256E3CBF76F347F2D6656FFF83BEF7753",
	mem_init0 => X"3BB9D4B1E7FF077CF3ED3381F8F879EF303BDB3A49963A59D7C79FE60EFE7BA4B6C3C428846CE2EB5861F7AA60EBCC3A43C8642D38689C0C2209802E09411F19411F19411C4A08F1C61E214162375FB7C013804440B3F5E034DB30CE219B822C3EA2E220226FE76504712833E37F814812FF24716C926F5962A17AF4BA204385AB45E9DF944EDC0145012F3B722905021C928BBD37ECCD6A48E469D61FB8FE723A7089472831466F7D8A1490F7A064D30380961C84237A0B2698704670CCB3ACB0FFE214FC85511067BFE98214D9442D26F1985D05BCC8C4913F73F785C1BD24AC035FC18710B700F88B5311949936C382B7161C993ACC0E331B4037AA24FA12",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y26_N12
\memory|the_altsyncram|auto_generated|mux2|result_node[11]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[11]~23_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a43~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a11~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a43~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[11]~23_combout\);

-- Location: LCCOMB_X32_Y26_N30
\memory|the_altsyncram|auto_generated|mux2|result_node[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[11]~24_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[11]~23_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a75\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[11]~23_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[11]~24_combout\);

-- Location: LCCOMB_X32_Y26_N10
\mm_interconnect_0|rsp_mux_001|src_payload~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(11),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X32_Y26_N18
\hostpc|cpu|F_iw[11]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[11]~19_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~3_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[11]~24_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[11]~24_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\,
	combout => \hostpc|cpu|F_iw[11]~19_combout\);

-- Location: FF_X32_Y26_N19
\hostpc|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[11]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(11));

-- Location: LCCOMB_X37_Y26_N8
\hostpc|cpu|Equal62~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~5_combout\ = (\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_iw\(16) & (!\hostpc|cpu|D_iw\(13) & !\hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~5_combout\);

-- Location: LCCOMB_X38_Y26_N14
\hostpc|cpu|D_ctrl_unsigned_lo_imm16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ = (\hostpc|cpu|Equal62~5_combout\ & ((\hostpc|cpu|D_op_opx_rsv63~0_combout\) # ((\hostpc|cpu|Equal62~4_combout\ & !\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)))) # (!\hostpc|cpu|Equal62~5_combout\ & 
-- (\hostpc|cpu|Equal62~4_combout\ & (!\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~5_combout\,
	datab => \hostpc|cpu|Equal62~4_combout\,
	datac => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datad => \hostpc|cpu|D_op_opx_rsv63~0_combout\,
	combout => \hostpc|cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X38_Y28_N14
\hostpc|cpu|D_ctrl_unsigned_lo_imm16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ = (\hostpc|cpu|D_iw\(5) & (\hostpc|cpu|D_iw\(4) & (\hostpc|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ & \hostpc|cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	datad => \hostpc|cpu|Equal0~2_combout\,
	combout => \hostpc|cpu|D_ctrl_unsigned_lo_imm16~5_combout\);

-- Location: LCCOMB_X39_Y28_N22
\hostpc|cpu|R_src2_use_imm~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_use_imm~1_combout\ = (\hostpc|cpu|R_src2_use_imm~0_combout\) # ((\hostpc|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((\hostpc|cpu|R_valid~q\ & \hostpc|cpu|R_ctrl_br_nxt~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_valid~q\,
	datab => \hostpc|cpu|R_ctrl_br_nxt~1_combout\,
	datac => \hostpc|cpu|R_src2_use_imm~0_combout\,
	datad => \hostpc|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	combout => \hostpc|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X39_Y28_N23
\hostpc|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_use_imm~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X35_Y29_N2
\hostpc|cpu|R_src2_lo[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[5]~17_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(11))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src2_use_imm~q\,
	datab => \hostpc|cpu|D_iw\(11),
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \hostpc|cpu|E_src2[11]~15_combout\,
	combout => \hostpc|cpu|R_src2_lo[5]~17_combout\);

-- Location: FF_X35_Y29_N3
\hostpc|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[5]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(5));

-- Location: LCCOMB_X42_Y32_N6
\hostpc|cpu|E_logic_result[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[5]~16_combout\ = (\hostpc|cpu|E_src2\(5) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(5)))))) # (!\hostpc|cpu|E_src2\(5) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(5)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|E_src2\(5),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|E_src1\(5),
	combout => \hostpc|cpu|E_logic_result[5]~16_combout\);

-- Location: LCCOMB_X39_Y33_N26
\hostpc|cpu|W_alu_result[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[5]~16_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[5]~16_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[5]~16_combout\,
	datad => \hostpc|cpu|Add1~31_combout\,
	combout => \hostpc|cpu|W_alu_result[5]~16_combout\);

-- Location: FF_X39_Y33_N27
\hostpc|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[5]~16_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(5));

-- Location: LCCOMB_X36_Y32_N30
\mm_interconnect_0|cmd_mux_001|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(41) = (\hostpc|cpu|F_pc\(3) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|W_alu_result\(5))))) # (!\hostpc|cpu|F_pc\(3) & 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\hostpc|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(3),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \hostpc|cpu|W_alu_result\(5),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: M9K_X24_Y27_N0
\memory|the_altsyncram|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"155162703A95BCFFDFFFFFFFFFFB7EC240E80BD1023025202B55054B141002AB08D0C814B7082458405406223C6561547180B83C458A570480480E29804E45C1846073823030B29D02460304B255404ED54B2A9D4288F1619A322AA2C50043018A4A9C909626A8220404E39A03C80B1907296555042908AC9107442A0C260EE28A8452108031524104A180037400684054A8042380310B0422C047980A81034C81E550194D411B064C083C20501A40AA01E2101129AA82D7CBB620F60102242804829414A6818044B2A90900420345852008B0062A90008023240906006061554035040C426880C52270B108AC220580D005B2181411218405E01A000039E1AA",
	mem_init2 => X"28856001784680000E7855AC01142D59456402ED970929D0DAFD67111549248D6A1186634605293C780757588A11A48AC5C41C408400A0899AC24D82D54263D22A064CCBA80D1122A004EE644A9E905B254AB1625552B020552D44B48A9628AAAA24204014041245542075612D22AA501BD896954570380898500043088844A006C8A00928122C3090683029055200008801415540600050AA585D5E75F29C41C52A4812495384E3401452A004C89C16A8C1E12A9080E2A023E622796415009553114D918AB2822282D4E00AA9522D354B496A805D245EAA6104A1C660D334BBAA141E1B03B602A220EA28A0B607C812395CADC50C5B280120464312D548505E",
	mem_init1 => X"008880009410208341922200063B0D4047249952A0044C0001205124013A793C50AA13D0C29C20184020C10064921050802804201820F2A02980416807C08430C92133CDC4180008E408007301140851220E0500032A2679800002201002000940180104008643CCA2B050AC1EF00000010B10081C00100410204327A0144846054028B4AC556995C032F5E52DB127A000410052460022F10110D62AB54C005102B500AA8F741910B050F74E11060304604A5497143417484C188A18A603B156E047D88F826FF6FDF14B48E2001B8584240122C2B600501425592B6A3402C49ECA048C5A570A7584D550A544FE1A28C45B36A08DD04232D1411A0182023B4502",
	mem_init0 => X"AA4DA728281D1391C8CC322574D04050AA02A34500084FD5896D1D07AC46DBD1994B4922506A341E8218E28289D62E891394C4220508A0289D5D94199148A240513AD2E89A26644A818181C407888681CA401C8B8B334014828988B590140E9772AC8D0B9036A026AAA213209A3468F42AC8A8A7A0D38320ABA9235A3720965500A49AA95C168D20A89F235D18680280513112A86861A19E8C520A89A3B2ED96559430542472050161E048109594010062A14D60029000003822AB2241C915810214AB32B00000020901003FF60090005D0578408CA320566660503C44C181A004985466421088812A22489215D00102F7D11F4784820996AAAA8576AD54A900",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y29_N0
\memory|the_altsyncram|auto_generated|ram_block1a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048000000007FFF80798032CC500140001F92EA0A8011CF87C1A14C03960D056AA00CF00702265A5400102A202881C847E088E486088228000001E5602002A1545086EA2249259243BA2212260C4811707225903108EF28CD7A4AB282383A0760544B908AA22DD5520AD14850A550AD044C0013A356A4956418004E62830013988AA56A0883CB6883CB688B12D482884B9208802924E3216480A49381A694A212E42E32924E905249D02478A410B69A884B92109C50A4C898C122",
	mem_init2 => X"0509161114549935902D11B09208446321093EC405A4288642121A42121A42241087A25D14082089223D46DD12E4912B1089112A828150A144A2189AA16A36E89724723921520168B97D633028DDD12E420000002463A2B840D485A8DE8972142A665A84B44B926E142C16523D46F44B9401053C54045304448130286CA089AB0111A2BB0000321C008123090920600012282100030C11083006080000A900811800000C50001828088001843A0008300202419064320920022890A00030060A00018AA17994A078817C93582536106002004F0070818A948244A29D007A0A034000020260400C40604010630050000B180A0001990070C40140174A40000591",
	mem_init1 => X"40AA86C0A427FFF02205E6C08A69CE00EE430285097AEC07A6A14050F5D800042D761002361060408014227801A318428D8A0C928A100124050402A5007A080020088344801059002043200614440C1A10000B0000802011E1880005CA5A2801E8882AA1B20001EF7C048114D825DDB29500030190010E484963A450420828000C70880520C04405A40244E0010031400020A022000610E80020C00808064192849000384429000C0182800062A86E65281E29396B9812890A1000050540CB48124202AC0C9111504840010010000022000840448C400030010A0002116AA2400100009042410204250840034002020858152C9A22951A10344000D002000800",
	mem_init0 => X"0000506080060040000D322AA0B620106A0022410B00C10B86A2000D0004041098255285D164071142A30228B8911460E0D01151C1869AA4520481011D2B008D2B808D2B82695808C2A2B4266B708EB22AC910548082080B92318FB4545415C1500404998A2B8814AC09A56011C55B851F623F0BFFDB1A8DB2C8142D2BA46062A870651011C08A844822418A4A8AA02200220D2A272894010022886107252C694948D627060561251D4143082005CB02A217D54A1510194E581443C409A490821354C394E000121C3B221D280465504403292806A02B001C1242008067045030A910144151148A980C810EBB4832C2A21EA82D18B2D40A885DC0E92800316966",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y30_N18
\memory|the_altsyncram|auto_generated|mux2|result_node[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[8]~21_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a40~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[8]~21_combout\);

-- Location: LCCOMB_X32_Y30_N28
\memory|the_altsyncram|auto_generated|mux2|result_node[8]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[8]~22_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[8]~21_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a72~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a72~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[8]~21_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[8]~22_combout\);

-- Location: LCCOMB_X32_Y30_N24
\hostpc|cpu|F_iw[8]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[8]~17_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(8) & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \hostpc|cpu|F_iw[8]~17_combout\);

-- Location: LCCOMB_X32_Y30_N10
\hostpc|cpu|F_iw[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[8]~18_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[8]~17_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[8]~22_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[8]~22_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \hostpc|cpu|F_iw[8]~17_combout\,
	combout => \hostpc|cpu|F_iw[8]~18_combout\);

-- Location: FF_X32_Y30_N11
\hostpc|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[8]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(8));

-- Location: LCCOMB_X39_Y30_N24
\hostpc|cpu|E_src1[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[4]~0_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(8),
	datab => \hostpc|cpu|R_src1~30_combout\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	combout => \hostpc|cpu|E_src1[4]~0_combout\);

-- Location: FF_X39_Y30_N25
\hostpc|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[4]~0_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(4));

-- Location: LCCOMB_X37_Y32_N10
\hostpc|cpu|E_logic_result[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[4]~2_combout\ = (\hostpc|cpu|E_src2\(4) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(4)))))) # (!\hostpc|cpu|E_src2\(4) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(4)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|R_logic_op\(1),
	datac => \hostpc|cpu|E_src2\(4),
	datad => \hostpc|cpu|E_src1\(4),
	combout => \hostpc|cpu|E_logic_result[4]~2_combout\);

-- Location: LCCOMB_X38_Y32_N4
\hostpc|cpu|W_alu_result[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[4]~0_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[4]~2_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|Add1~15_combout\,
	datad => \hostpc|cpu|E_logic_result[4]~2_combout\,
	combout => \hostpc|cpu|W_alu_result[4]~0_combout\);

-- Location: FF_X38_Y32_N5
\hostpc|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[4]~0_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(4));

-- Location: LCCOMB_X28_Y32_N12
\mm_interconnect_0|cmd_mux_001|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(40) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\hostpc|cpu|W_alu_result\(4)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \hostpc|cpu|F_pc\(2))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\hostpc|cpu|F_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \hostpc|cpu|F_pc\(2),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: M9K_X40_Y11_N0
\memory|the_altsyncram|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"4CD0BF028000000000000000000000087006C56FAAAA094E9ECE90DA820E299A2000C64DAD1D9D6DF6A089D0BD7F453C520678BD79154E40858F4FDDE81780F4317B6FE0BCFDFFF700178F93FD33407BEB9FFFF7D7DA1989367099A397080C0FFC058930AA026E1C2BA6FE53EE8FFC5D9424684E000001C524BAC89AE3FC810DC3808454F854DF7F34B0124D3A700031342F80058006058020000F6623F17DB37024C81000D410021026D43007F0826881012002AD3345A8F7E880BA8006758C1C126315A2B9500970A44161A42220B2B44266642664FA277F2D07021FE3904CEDFB9C0103279FC8E04A60E1983410448CF14508481201B8124132808C5C57AA",
	mem_init2 => X"F004EE04B43931FB05115315FF7422F52E74B28993704D18B8984DB9A4C44692EE4243303A9C8C57FB0BC4F4AC33E7B924FD98D6FCE7935DF9C8208699B336EFA13308DC69F48D50D706C6E558AC1531059374BFB703FCBE9DF1076FF87FE0E16C36376C00171104CE2AC8301BA2671AE62C0DD74BE0004FF8012A3A2007B01F84045CD023EC07D4807C202F4192FF90661504CD3F3C24A17A35E4C9932FF6635ED10FFB76A9F735DB644BC6DAFDE10D96D09B880807C271408D29E1860219A13804078A2A0872298A0041899F2808728203A6620406FA67C018C0A5295A3D76E09C468FC14DCA70C20E1BB23C5BB065B833EC0721DB62018406423646196980",
	mem_init1 => X"022C0000141C2006253A00C1390DD8610C3EB3000006480601004317EB87EFF010E183C4040684E01404084BD054A8C001F8001033A283C008D9E080838019DB0001136A40CD2701BA087FEDCFD400A88207711CC8F802690000012000000003600A7D000000F25BE0C80B76D860800000091002B3001004008023F4A210C21C02613000F1E7384F9F3FFDFDA4107720000F01E3D4457541CFBA6E99BF781C3B02736266BE9DEC51F083E9D850522000204F32FBE986038B580EA9344D21C4DD8079D6B3836DB46DB55070060C8ED0F39201C78D64B22018A723CB09DDE919FC2106107697FCC148200DC201E1155100CB83F3116404400A620822200840D087",
	mem_init0 => X"478BC530FB0822CD29632440C16401B047A994C3A82498A27DE5900F62FAFFADF806A44428844A254854930F30C2010040400244AB4554912C05AE7328244461F61060B4881CCA38222222088AE00522AE142AC94CC5D8060F300837187986115CCA5632482BF240C0001552844060C00F5D5006019005083D815CA8E9D4C80003386004862B2183C60C265692BB00C1E60106ECB1AAC68BB0183E60003B9F7C11DFEBB0099C3001F1000124408918900E03300AC101586848099B648205F0041EB2F1E00000000000000000000007B1A1087662AA0047AFCD6A350E033F5FDA28D098FCCBBFC8597DB2EA8018DFF501D6350DFB0C7BBEE1F99993105B319B00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y10_N0
\memory|the_altsyncram|auto_generated|ram_block1a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007CBCA7014150444EEE0000000000000708210E1BCF4CD12B1C034D0BCAD8B644066349729A293C9EFAC2C902040001E714EFBFF118861A9FA0EFEFFEFFE6C6A7E83B3868155E0E83DB1FFC1B1E30F869B7BF0713E21F0D529A81821C34C7C4F89E231C1AAF10BEFDF79FE1A5BC141DEFDEC283BDF7B0A87E1A0A9FDB9A9FDB9A9FFFFB8D0D529A0ABBFFFDE7BA7FEFFFF798FFDFC354A6AABFFFDE57FFFBCF1FBFFFFBFDB30D529A3EB051FFFFFDFDFF",
	mem_init2 => X"FFBFEDFE143FFFFFDDFFFB0A8187EFFE35077FB20786A1FC6A17F86A17F86A001A886A035718BC61EEECE0C354A697FD7FFFBC2991188C35718BC61EEF67061AA5340A0420C0181ABF1DA3DD9C14354A6A00C183347CF7854C715D9C11AA53570E1DD9C10D529A615707890EECE08D52996DF6542ED4E9DD850003A6087A9006E3AFFF7C04C0000826000004221005028104426CAAB0000046A00170020599400052055022A55582A50700427E082CD4299B12A1AD5403E58609302249A92A1D39AA8273A801902AD2854010A81000177813C59FD6D302D40695518FC606D1800E919E2770444C427CD1116201550113000E000198006001411BB54A0406ED33",
	mem_init1 => X"0266B083F00000042961A40828154491CAA954902205708395A2400404808819F1605432100013797CE89E2CFE0002032000F244069832150795508FC0061030200C95F70118D5C22208A08A144508A5710112B000C8201680028645108101914CC099AC2260000001EEAC70818D14A16000A00084C00021108042088480D148000004280014D002166500C1088AA08A15520BE8100D09042043B0867C08828119F202B2000891943F474F3FF69E0803E47AB91CC06C04401861020C30A100C60524206300089882BF4007E810174F747D0942E585982084010A08C7334CD10007E000CF9FC03CBE7E7F4007C002347CB819C490114A9901158002D60009701A",
	mem_init0 => X"000046280010804133DE2699A04EA0128E00243E6D013E7F82EA005180007BE5D8135A4140F71E0469BB0830B7004F60A4CE18810609D276F82A56A0BAA7200AA7200AA7205539008123ED23BED02AB04CE82EEE1D060E02E30100018C104CA32154140533FA082A9C8154E401137601E75ACE0DB0D84B2D8582000E000228280C0088007A0101E21A74D11371D47A9842615A106BB3B0042044009609B8BFC21233AB1426048110A5821390412CB207180962094B222205903B8001806AA1AC4C56086201402F64321002445047E2C2A207614412881C024F508CC8940C92DB6089E527C443128449D0ED02B07C89DC281C422089101C60190936021CEB3ABC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a55_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a55_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: LCCOMB_X36_Y26_N18
\memory|the_altsyncram|auto_generated|mux2|result_node[23]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a55~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a23~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a55~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout\);

-- Location: LCCOMB_X36_Y26_N12
\memory|the_altsyncram|auto_generated|mux2|result_node[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[23]~14_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a87\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[23]~13_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[23]~14_combout\);

-- Location: LCCOMB_X36_Y26_N16
\hostpc|cpu|F_iw[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[23]~9_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(23) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(23),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \hostpc|cpu|F_iw[23]~9_combout\);

-- Location: LCCOMB_X36_Y26_N2
\hostpc|cpu|F_iw[23]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[23]~10_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[23]~9_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[23]~14_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[23]~14_combout\,
	datab => \hostpc|cpu|F_iw[23]~9_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \hostpc|cpu|D_iw[0]~0_combout\,
	combout => \hostpc|cpu|F_iw[23]~10_combout\);

-- Location: FF_X36_Y26_N3
\hostpc|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[23]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(23));

-- Location: LCCOMB_X33_Y29_N16
\hostpc|cpu|E_st_data[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[22]~1_combout\ = (\hostpc|cpu|d_byteenable[2]~0_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\hostpc|cpu|d_byteenable[2]~0_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_byteenable[2]~0_combout\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	combout => \hostpc|cpu|E_st_data[22]~1_combout\);

-- Location: FF_X33_Y29_N17
\hostpc|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[22]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(22));

-- Location: LCCOMB_X33_Y29_N10
\mm_interconnect_0|cmd_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(22),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: M9K_X58_Y22_N0
\memory|the_altsyncram|auto_generated|ram_block1a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D8000000000000000006B93E4C11144481D320AC00B19E53700080100404A555000D0C24219A800D84285505B728E2884D4B34009020000000414C000E201001A8402804020008006A100A004681500000500084040000204698000102044140D401A828A2A34C508A114402A1A80001A9D010051A009140001042280004108A8A51A0A82001A82001A9B2B30008D401A0A88714043102041C501001000A35006A007140400E280800102347BC0028D401A040451C44288014A",
	mem_init2 => X"8FB000051438888185C0008A84102000350973000046A0406A21046A21046A001A806A235000000500000223500680100844082982010035000000500000111A80340A040080601A80000400004235006A03060C341CE1454000000041A803500C2000048D401A115000000000020D40184DE0002754E054050022AD008EC80E0000606C0100004008000000040003880000801400200200010800028040060800388000216001000513D00181002C101C401C070F108001E083F8000FE9021C410022B3AC0E0600308D801000100823040040155266050A3000000781C000201D999A10500064C32C8001320214000110230000800001A5400514A514404566",
	mem_init1 => X"02AAAB80024000000C439300022944818003109428E5B00101804001C5002050810000001008230180100200AA00000000020492321001000000000781C02810200C8005001841400260A12E000100005001081000402812434A81454A45103B4880AAAAE000900000066402E0000DA02013E00405CA000130030009805182AAAA6200508000280040782000AA2000873552008040000E280040A05110301C8058003040020001943547182AA8AE090001F0280D406C64431441038A20A418A405303852000B2003164002C010864F74600840400E100028210B0AC02355508002D000C9848012B64A16C001A002402C000AD520220009004E8001BA000851C0",
	mem_init0 => X"00000A2000000000224044AAA02280105600251612000E128188000A8000696000255AD221A000100ABB0004A91457651092008004080AB029A890019AAF208AAF208AAF22557908A960283102800A0255E8D50F7E480E166004001020405401601414010020082ABC8955E411550021EA68D401B0D8480DB582800E27D1280000020210760121E212649043644010ED004041308922A2B03D211214A1B21E0080A1811454881000052093050009DF36772D7649408880AE913504E8028040014C56086300502F413230025D0E47808012054424784805036F10808095081293000805A3440202C20A58AB27222481A80F589402269018401473B6E2018304F4",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a54_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a54_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y37_N0
\memory|the_altsyncram|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"5550998A8000000000000000000000000404442482A00CAC9C6A194B8209CAAA01014014B9080301C360A78ABD7765582306B0BD69955E4484750541D82000EC220029E307FE00220060EF927D55401140200462E0059B3B045EAAA001880C0404007923A806AA01C48EBC52024FF55814242856000800ED506648AA2000810002C4A04123355061148193001248203156AF8045401604C06A407B000AD03A3B60B55C105E52005E242A5C8000C002A8010001012D5545E177E8809E800231AC1004B44B37EBE04B45AD494100444420100044402AC452237F190D861FA02555600194054368BF400412A060B03C110486004408C01200F002602004CC24D4AA",
	mem_init2 => X"2005BC00983955B309351700FD542E3C2A5000DCB942010411CA45982442190042E20BA00A04FC3944FD44505C1CE18681395832A08000A72E036080AAA3A8E28C30E6646008CA68EEDA832060D015125935501920101C00AC31004230FF40794000000018D41385560031402DA2AB10885816D00B44004C3081008C020020170404545083C80AD08000300302A28F902403055502580100AA706DDBB763C0A7C69112FFF665F13FDBEC5854DE4DE54DA0518FFA00A3C2B1C0022AEC3000C005580000060810922A8004C88AAD40001500002AAC00026AABD8C00AA5015A3C44E080560D020002B00ACE22A2244F01611013000500804005040EC2244811A100",
	mem_init1 => X"0281400010102102A0980000022DD040082602000000800401544203A800422000A000800000040000000008904028000008000030048080080061018B8000D00100E3400001000122001164008000A5000400098F902024200001200000000060083100000252084004E80210E8800000090000A005000C20902930AC108298024030C88363014202204001A0013500000A0142912D300105AA02AAA108182202B542AAB49031604847490C5316014432CF54D80880818810C20B0048229540087A9A35006DB06DB20077C9A80000131201C3216201081822221020DD891201A00300729001200020021100600060008103C200320400092000202F4C009886",
	mem_init0 => X"4789481011CBD86600354400003BE024010EC093A2B680E05601800842A1202C00200640180C060B202E410190B9052082D914400260D4730F81AC5220F0402023909819571488292020200080400B3161549662D3A08213011A0BC0880C85C80A218210494BC179C0401142C20014C09F040006010005027D81440002436000021A000142014880620B9103481042602341781010804201DC4C042A03EF9F7C008F08900809002152020492009900004A02000150402A0A820AAA000004A003C83005A0000000000000000000000388806524A9A800472D4800511E021E2BD20000B054A1C04C580BB3AA80189C350280350000001A0801B5555F081EA95703",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X36_Y26_N10
\memory|the_altsyncram|auto_generated|mux2|result_node[22]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a54~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a22~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a54~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout\);

-- Location: LCCOMB_X36_Y26_N20
\memory|the_altsyncram|auto_generated|mux2|result_node[22]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[22]~12_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[22]~11_combout\,
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a86\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[22]~12_combout\);

-- Location: LCCOMB_X36_Y26_N8
\hostpc|cpu|F_iw[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[22]~7_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(22) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \hostpc|cpu|F_iw[22]~7_combout\);

-- Location: LCCOMB_X36_Y26_N24
\hostpc|cpu|F_iw[22]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[22]~8_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[22]~7_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[22]~12_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[22]~12_combout\,
	datac => \hostpc|cpu|F_iw[22]~7_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \hostpc|cpu|F_iw[22]~8_combout\);

-- Location: FF_X36_Y26_N25
\hostpc|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[22]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(22));

-- Location: LCCOMB_X34_Y29_N4
\hostpc|cpu|d_writedata[26]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_writedata[26]~2_combout\ = (\hostpc|cpu|D_ctrl_mem16~1_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	combout => \hostpc|cpu|d_writedata[26]~2_combout\);

-- Location: FF_X34_Y29_N5
\hostpc|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|d_writedata[26]~2_combout\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(26));

-- Location: LCCOMB_X34_Y29_N20
\mm_interconnect_0|cmd_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\hostpc|cpu|d_writedata\(26) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|d_writedata\(26),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: M9K_X58_Y24_N0
\memory|the_altsyncram|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7FF000010000000000000000000000001642201224000940000003FF800DCFFE30C3C43FF800000000000000E1C04DF80003F0E1C130784F800000001020000802000003030200400060E00001FFC02002A00100014000320000FFE068800000000002D3640FFE0000000000000000721C08387E080005CC004430FE00014040039580001017F04104FFF00000016001FC0010000030000400C400101FC000000407FC030000005C487F5CC0800003F880000101FDFFC041000604A4C0146C261C36DFFE1540204FFFBF4F000000000000000000BFE13F0920001F0E1000007FEE02088543FF800C0803E011F000000000000000000000000000000000000000",
	mem_init2 => X"000780000000801112040F000000000000000000000010040402000000000000120000030000718000000000500C100000A26028011800B326A00000FFE000128400E022100000030000010226429402187FF4800001C080FD000108000100F300000000001C1907FE7215F0FFE3FF3C8B7C7FF00800000F000008004005800604040000B3C801008000002303B88380240207FF00042500FFE0000000000000000000000000000000007800000000000013800002F00BF085322FE000000001F80000050058B3EF8200C58FFDF0001F40007FFE000205FF400000E701C04000000000000091ABF010000001003F01000000002001C0000024488000003A8004",
	mem_init1 => X"0009D000040140002000000000020280E00000001E80800000140000C80002080008000000042400000040030000008001180400000C008000000041180018000100000000010C0180080000808000840000050027000080A0000300000000000000100000030000000A00020000884000001002B0000000000020000C000000028031800000400000000000060000000000000002080B00058000FFE000000021FFC3FFA400310000C24006040821444177FFD80000000000000F00003297C000181C5000000000068005408004100000000100582040C08000002008000000040100012AA1E880300C40350C000004A0000000120000040002000FC40C8080",
	mem_init0 => X"010438000CCC780000000000001200A00100108082001542021820000000002028006C0030080C0AB06B4000CCC5C0B5800000002201806EE878F402002080001998B80B5700801000000000000C0A5B51803422B2004A1100CA892C0006662E00000000004003010A40800000149614D00400A0A1488143402896048210C05201302A000000944020AC58402009422019512580000000108444020AA1220001C0000251009815300E80900014500100C482150B01617062800FFE00000000021020060000000000000000000000000984620989000028000000FE1E000000000000F00001400CD801B02B803800F70000F7000000000007E000180800000300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y25_N0
\memory|the_altsyncram|auto_generated|ram_block1a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025800000007FFFFFFE005FC2AA800000596BAE00000A9406910038011401487FF400F1FA633FF8000000000078000DE0000000000D030000000077C00000C060FB800000000000001EE0000001EC3700000000000000000001EF8000000C01807DC03B800000F7C00300601800FB80000000000007B000760000000EC0000003B8007B1B80007B80007B800000003DC03B1B8000000000000000000000000F700EE0000000000000000000000000003DC03B0001D80000000000",
	mem_init2 => X"00000000760000000000003B80000000F7000000001EE001EE0001EE0001EE003B81EE0F700000000000000F700EC000000000EF80C061F7000000000000007B80763B1C0000007B800000000000F700EE0000007600001DC000000007B80770000000003DC03B077000000000003DC038000000001C00000700003C0000001E0000000001001050080021000400028010008000000002080008000000400408002880002140000000102801000002001400040400008010600008000006001C400003F4048046004045C410100008240000000000003000310201000600D1601CB1740000004040080001030408000838210000180034840006A0001041A800",
	mem_init1 => X"0BFF8B00005000000C02130440FFF580000000000000000000000000000000000000080000082480209000000001200001008000300182820002010006013848000015B000009400007040000000063510003EC000900C00680001A80004106A0002FFE0000004000004200660803FFD60100105010004002000200100500000000280008000000040102000A20000850000000040A00400000800500010100040083000020000018007100000FD03201180003FC0000000000000000000000000000000008B300D968002C81091380E000000050A00002881018BE0217FF0C002D000C00480029000568001A0027400001FFDB0660007026A8001AA021001C5",
	mem_init0 => X"0000585280054042264040FFE2A8A0005400030012008800254A000A80048000003FFBD00BA000048FE00845ED047C0404BA0000000003F008008001F83C22E83C22E83C27C1E11E81E0003D000020007F81D000E040001FE001000000007C03E01C1C00000008A0F09F07845D5F00006071400000004C000204000060003840000000300C0000421000800000401001014001B080202000800000000000000000258108040000000000020000080D10830E1E47000000006886611E00000000445E04C14B8A8400027006040040088012004024104AB029241000808908120202180509442602000A080B206883443300F000000244420C009712EA01020040",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a58_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a58_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N4
\memory|the_altsyncram|auto_generated|mux2|result_node[26]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a58~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a26~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a58~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout\);

-- Location: LCCOMB_X39_Y24_N14
\memory|the_altsyncram|auto_generated|mux2|result_node[26]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[26]~20_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a90\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[26]~19_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a90\,
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[26]~20_combout\);

-- Location: LCCOMB_X32_Y28_N10
\hostpc|cpu|F_iw[26]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[26]~15_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(26) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(26),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \hostpc|cpu|F_iw[26]~15_combout\);

-- Location: LCCOMB_X32_Y26_N8
\hostpc|cpu|F_iw[26]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[26]~16_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[26]~15_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[26]~20_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[26]~20_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \hostpc|cpu|F_iw[26]~15_combout\,
	combout => \hostpc|cpu|F_iw[26]~16_combout\);

-- Location: FF_X32_Y26_N9
\hostpc|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[26]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(26));

-- Location: LCCOMB_X39_Y27_N30
\hostpc|cpu|D_ctrl_exception~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_exception~0_combout\ = (\hostpc|cpu|D_iw\(5) & ((\hostpc|cpu|Equal0~13_combout\) # ((!\hostpc|cpu|D_iw\(4) & \hostpc|cpu|Equal0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|Equal0~13_combout\,
	datad => \hostpc|cpu|Equal0~9_combout\,
	combout => \hostpc|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X39_Y27_N24
\hostpc|cpu|D_ctrl_exception~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_exception~1_combout\ = (!\hostpc|cpu|D_ctrl_exception~0_combout\ & ((\hostpc|cpu|Equal0~7_combout\) # ((!\hostpc|cpu|Equal0~2_combout\ & !\hostpc|cpu|Equal0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_exception~0_combout\,
	datab => \hostpc|cpu|Equal0~7_combout\,
	datac => \hostpc|cpu|Equal0~2_combout\,
	datad => \hostpc|cpu|Equal0~16_combout\,
	combout => \hostpc|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X39_Y27_N4
\hostpc|cpu|D_ctrl_exception~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_exception~2_combout\ = (\hostpc|cpu|D_ctrl_exception~1_combout\ & (((!\hostpc|cpu|Equal0~13_combout\ & \hostpc|cpu|D_ctrl_force_src2_zero~0_combout\)) # (!\hostpc|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~13_combout\,
	datab => \hostpc|cpu|D_ctrl_exception~1_combout\,
	datac => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|D_ctrl_force_src2_zero~0_combout\,
	combout => \hostpc|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X38_Y27_N28
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~20_combout\ = (\hostpc|cpu|D_iw\(14) & ((\hostpc|cpu|D_iw\(15) & ((\hostpc|cpu|Equal62~12_combout\))) # (!\hostpc|cpu|D_iw\(15) & (\hostpc|cpu|Equal62~11_combout\)))) # (!\hostpc|cpu|D_iw\(14) & 
-- (((\hostpc|cpu|Equal62~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|Equal62~11_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal62~12_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~20_combout\);

-- Location: LCCOMB_X38_Y29_N20
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\ = (!\hostpc|cpu|D_iw\(14) & (\hostpc|cpu|D_iw\(13) & ((\hostpc|cpu|D_iw\(11)) # (!\hostpc|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|D_iw\(12),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\);

-- Location: LCCOMB_X38_Y27_N10
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~17_combout\ = (\hostpc|cpu|D_iw\(16) & !\hostpc|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~17_combout\);

-- Location: LCCOMB_X38_Y27_N4
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~18_combout\ = (\hostpc|cpu|Equal0~6_combout\ & ((\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~20_combout\) # ((\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\ & 
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~6_combout\,
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~20_combout\,
	datac => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~16_combout\,
	datad => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~17_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~18_combout\);

-- Location: LCCOMB_X39_Y28_N4
\hostpc|cpu|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~14_combout\ = (!\hostpc|cpu|D_iw\(4) & (!\hostpc|cpu|D_iw\(5) & \hostpc|cpu|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_iw\(5),
	datac => \hostpc|cpu|Equal0~3_combout\,
	combout => \hostpc|cpu|Equal0~14_combout\);

-- Location: LCCOMB_X39_Y30_N10
\hostpc|cpu|D_dst_regnum[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_dst_regnum[2]~1_combout\ = (\hostpc|cpu|D_ctrl_exception~2_combout\ & (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ & (!\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~18_combout\ & !\hostpc|cpu|Equal0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_exception~2_combout\,
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datac => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~18_combout\,
	datad => \hostpc|cpu|Equal0~14_combout\,
	combout => \hostpc|cpu|D_dst_regnum[2]~1_combout\);

-- Location: LCCOMB_X39_Y30_N26
\hostpc|cpu|D_dst_regnum[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_dst_regnum[4]~6_combout\ = ((\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & (\hostpc|cpu|D_iw\(26))) # (!\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & ((\hostpc|cpu|D_iw\(21))))) # (!\hostpc|cpu|D_dst_regnum[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(26),
	datab => \hostpc|cpu|D_iw\(21),
	datac => \hostpc|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \hostpc|cpu|D_dst_regnum[2]~1_combout\,
	combout => \hostpc|cpu|D_dst_regnum[4]~6_combout\);

-- Location: FF_X39_Y30_N27
\hostpc|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_dst_regnum[4]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_dst_regnum\(4));

-- Location: LCCOMB_X34_Y29_N10
\hostpc|cpu|d_writedata[25]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_writedata[25]~1_combout\ = (\hostpc|cpu|D_ctrl_mem16~1_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datad => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	combout => \hostpc|cpu|d_writedata[25]~1_combout\);

-- Location: FF_X34_Y29_N11
\hostpc|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|d_writedata[25]~1_combout\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(25));

-- Location: LCCOMB_X36_Y31_N6
\mm_interconnect_0|cmd_mux_001|src_payload~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(25),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: M9K_X40_Y33_N0
\memory|the_altsyncram|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"4030000040000000000000000000000000000000000008000000000680000806108000006800000009017600A1404508000210A14110484080000000000000000000000000000000000000000100C00000000000000000000000806000000000000004C000001A0000000000012000501400284200120044000000820000000002008000000410000400100000000001068028011800001BF800000802400000010408003002E4000020040000000208000000002500C00000040000001000000000000000000000C0A441000000000000000000204000000000040200000040200000000100800000022000900003822F01680184000000012132CCC07E9000",
	mem_init2 => X"000480006C087E7B0DA003012330000080000000000000800000A0000A000028000500000803000000000A000000000000000000001800000000004080600000000C0010020C000028001818000002800000D00000000000840000000000002100000000001411040200000000A20100000000501000000000000000C0004400000080081002200000000000000800000000040300000000062000000000000000000000001200000000482800001EE260108000000002100000082000000001080000000000102880004088040000000000000000000001400000A5014000000020000000000210000000004009000000000000000000000010000000000000",
	mem_init1 => X"0000000000820000100001000000000000000008000000000000000000000000000000000000091040000000000000000000000000000000000000000000000000000001040000000000000000000000000000000000C0000000000C0000000000000000000000000000000000000000000000004480005000001000400000000000006C060000000000000000000000000000000000000000000080600000000010C20180000000000000000000000000000188000000000000090000208440001F901F000000000000000000000000240000001000004000480000000240000008000128000000100000040C00800000000402000800008012400010000000",
	mem_init0 => X"00040040002404000200080002000000000000000000050000082500840000000140488000100000000004000200100008000080000000080020000000018080004801000000000040404001000010480000000400080008008400082000100080002000900000000000000000000000000000000042800000000000000000000000001000000200004000200100010010800101000400300020000420040001C00000000000000000A0480000000000008000000000000000080600200000000000000000000000000000000000000000008000000000000000020600000000000090000100085801B02B803800F70000F7000000000007FFE01B081BFC0300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y34_N0
\memory|the_altsyncram|auto_generated|ram_block1a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006C800000007FFFFF81800A977F7400004C5CC2000003DE04800038000000004030000000100098004802C000488408200000000009030000000075C000000000BB800000000000001EE0000001EC3700000000000000000001EB8000000000005DC03B800000F5C00000000000BB80000000000007B000760000000EC0000003B8007B1B80007B80007B800000003DC03B1B8000000000000000000000000F700EE0000000000000000000000000003DC03B0001D80000000000",
	mem_init2 => X"00000000760000000000003B80000000F7000000001EE001EE0001EE0001EE003B81EE0F700000000000000F700EC000000000EB80000177000000000000007B80763B1C0000007B800000000000F700EE0000007600001DC000000007B80770000000003DC03B077000000000003DC03800000000140000050000240000000600000000000A000500500000000000300000000100000000000000028000000000000800000800000000000005000000000000000000000000000000000000000000021000000000200900BC00000000000000000024019800000000000000400100403920003081804000900280000400100002000000000000018C00000044",
	mem_init1 => X"020180000000000010002000020300806020000002E2800E10080825CB60224472D800000000000001000000000000008015019801200000000000000000004800004208000122200000016410060D0888002440000000000108000063000000110080600000100000004004000040602000000000000000000000000021028001000050000000000008000040000000000400000C00020000B00021006008080000C0400000026A400000000884000000000244406C00000000000000000000000000000080000C000000000000000A000000000040000000004000004030000000000000000000000000000000000000004C00440006022000000000000000",
	mem_init0 => X"00000050000500000400008060000000000000000000000000000000000000000000CA4000A000000820000021004400008200000000021000000000882420082420082420412100812000210000000040800000000000022000000000004401201414000000082090810484011100007E407C00000000000000000040001000000000A2000000000000000000000000000000000000000000000000000000000000000000400800000000000000000000400020000000100000090000000028000000000A8A00000045040000000000000000000000A02000000000000000000000000000000000000000000103440340A00001000002010804000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y30_N0
\memory|the_altsyncram|auto_generated|mux2|result_node[25]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a57~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a25~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a57~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout\);

-- Location: LCCOMB_X33_Y30_N18
\memory|the_altsyncram|auto_generated|mux2|result_node[25]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[25]~18_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a89\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[25]~17_combout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a89\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[25]~18_combout\);

-- Location: LCCOMB_X33_Y30_N24
\hostpc|cpu|F_iw[25]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[25]~14_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[25]~13_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[25]~18_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_iw[25]~13_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[25]~18_combout\,
	datac => \hostpc|cpu|D_iw[0]~0_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \hostpc|cpu|F_iw[25]~14_combout\);

-- Location: FF_X33_Y30_N25
\hostpc|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[25]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(25));

-- Location: LCCOMB_X39_Y30_N16
\hostpc|cpu|D_dst_regnum[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_dst_regnum[3]~5_combout\ = ((\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & (\hostpc|cpu|D_iw\(25))) # (!\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & ((\hostpc|cpu|D_iw\(20))))) # (!\hostpc|cpu|D_dst_regnum[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(25),
	datab => \hostpc|cpu|D_iw\(20),
	datac => \hostpc|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \hostpc|cpu|D_dst_regnum[2]~1_combout\,
	combout => \hostpc|cpu|D_dst_regnum[3]~5_combout\);

-- Location: FF_X39_Y30_N17
\hostpc|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_dst_regnum[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X39_Y31_N8
\hostpc|cpu|E_src1[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[10]~11_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_src1~30_combout\,
	datab => \hostpc|cpu|D_iw\(14),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	combout => \hostpc|cpu|E_src1[10]~11_combout\);

-- Location: FF_X39_Y31_N9
\hostpc|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[10]~11_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(10));

-- Location: LCCOMB_X42_Y33_N14
\hostpc|cpu|E_logic_result[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[10]~11_combout\ = (\hostpc|cpu|E_src1\(10) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src2\(10)))))) # (!\hostpc|cpu|E_src1\(10) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src2\(10)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src2\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|R_logic_op\(0),
	datac => \hostpc|cpu|E_src1\(10),
	datad => \hostpc|cpu|E_src2\(10),
	combout => \hostpc|cpu|E_logic_result[10]~11_combout\);

-- Location: LCCOMB_X38_Y33_N22
\hostpc|cpu|W_alu_result[10]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[10]~11_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[10]~11_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|Add1~41_combout\,
	datad => \hostpc|cpu|E_logic_result[10]~11_combout\,
	combout => \hostpc|cpu|W_alu_result[10]~11_combout\);

-- Location: FF_X38_Y33_N23
\hostpc|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[10]~11_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(10));

-- Location: LCCOMB_X36_Y32_N28
\mm_interconnect_0|cmd_mux|src_data[46]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(46) = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\hostpc|cpu|F_pc\(8)) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|W_alu_result\(10))))) # (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(0) & (\hostpc|cpu|W_alu_result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|W_alu_result\(10),
	datad => \hostpc|cpu|F_pc\(8),
	combout => \mm_interconnect_0|cmd_mux|src_data\(46));

-- Location: FF_X36_Y32_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X32_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~7_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X32_Y28_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(24));

-- Location: FF_X36_Y26_N7
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X36_Y26_N0
\hostpc|cpu|F_iw[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[24]~11_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(24),
	combout => \hostpc|cpu|F_iw[24]~11_combout\);

-- Location: LCCOMB_X36_Y26_N4
\hostpc|cpu|F_iw[24]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[24]~12_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[24]~11_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[24]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw[0]~0_combout\,
	datab => \hostpc|cpu|F_iw[24]~11_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[24]~16_combout\,
	combout => \hostpc|cpu|F_iw[24]~12_combout\);

-- Location: FF_X36_Y26_N5
\hostpc|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[24]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(24));

-- Location: LCCOMB_X39_Y30_N30
\hostpc|cpu|D_dst_regnum[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_dst_regnum[2]~4_combout\ = ((\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & ((\hostpc|cpu|D_iw\(24)))) # (!\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & (\hostpc|cpu|D_iw\(19)))) # (!\hostpc|cpu|D_dst_regnum[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(19),
	datab => \hostpc|cpu|D_iw\(24),
	datac => \hostpc|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \hostpc|cpu|D_dst_regnum[2]~1_combout\,
	combout => \hostpc|cpu|D_dst_regnum[2]~4_combout\);

-- Location: FF_X39_Y30_N31
\hostpc|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_dst_regnum[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X39_Y31_N30
\hostpc|cpu|R_src1[0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src1[0]~33_combout\ = (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & (!\hostpc|cpu|R_src1~31_combout\ & ((!\hostpc|cpu|E_valid_from_R~q\) # (!\hostpc|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datab => \hostpc|cpu|R_ctrl_jmp_direct~q\,
	datac => \hostpc|cpu|R_src1~31_combout\,
	datad => \hostpc|cpu|E_valid_from_R~q\,
	combout => \hostpc|cpu|R_src1[0]~33_combout\);

-- Location: FF_X39_Y31_N31
\hostpc|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src1[0]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(0));

-- Location: LCCOMB_X36_Y28_N10
\hostpc|cpu|E_mem_byte_en[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_mem_byte_en[2]~2_combout\ = (\hostpc|cpu|D_ctrl_mem8~1_combout\ & ((\hostpc|cpu|D_ctrl_mem16~1_combout\) # ((!\hostpc|cpu|Add1~5_combout\ & \hostpc|cpu|Add1~7_combout\)))) # (!\hostpc|cpu|D_ctrl_mem8~1_combout\ & 
-- (((\hostpc|cpu|Add1~7_combout\)) # (!\hostpc|cpu|D_ctrl_mem16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem8~1_combout\,
	datab => \hostpc|cpu|D_ctrl_mem16~1_combout\,
	datac => \hostpc|cpu|Add1~5_combout\,
	datad => \hostpc|cpu|Add1~7_combout\,
	combout => \hostpc|cpu|E_mem_byte_en[2]~2_combout\);

-- Location: FF_X36_Y28_N11
\hostpc|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_mem_byte_en[2]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_byteenable\(2));

-- Location: LCCOMB_X36_Y28_N16
\mm_interconnect_0|cmd_mux|src_data[34]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(34) = (\mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \hostpc|cpu|d_byteenable\(2),
	combout => \mm_interconnect_0|cmd_mux|src_data\(34));

-- Location: FF_X36_Y28_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X28_Y28_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(2)) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|byteenable\(2),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_byteenable[2]~2_combout\);

-- Location: LCCOMB_X30_Y28_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~22_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X30_Y28_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X27_Y26_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~52_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(31))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(31),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(31),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~52_combout\);

-- Location: LCCOMB_X27_Y26_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~53_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(33) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~52_combout\)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(33) & 
-- (((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(33),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~52_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~53_combout\);

-- Location: FF_X27_Y26_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~53_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(32));

-- Location: LCCOMB_X27_Y26_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(32),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X27_Y26_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(32));

-- Location: LCCOMB_X28_Y30_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(8) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(8) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(8) & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X28_Y30_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~6_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(32))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(32),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X28_Y30_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X28_Y30_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(9) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(9) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X27_Y26_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(33),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X27_Y26_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(33));

-- Location: LCCOMB_X28_Y30_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~7_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(33)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(33),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X28_Y30_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X28_Y32_N26
\mm_interconnect_0|cmd_mux|src_data[45]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(45) = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\hostpc|cpu|F_pc\(7)) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|W_alu_result\(9))))) # (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(0) & (\hostpc|cpu|W_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|W_alu_result\(9),
	datad => \hostpc|cpu|F_pc\(7),
	combout => \mm_interconnect_0|cmd_mux|src_data\(45));

-- Location: FF_X28_Y32_N27
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X28_Y32_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(9))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(9),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(7),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: FF_X30_Y27_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(1));

-- Location: FF_X35_Y28_N7
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X35_Y28_N8
\mm_interconnect_0|rsp_mux_001|src_payload~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(1),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X35_Y28_N24
\hostpc|cpu|F_iw[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[1]~2_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~0_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout\))) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw[0]~0_combout\,
	datab => \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[1]~3_combout\,
	combout => \hostpc|cpu|F_iw[1]~2_combout\);

-- Location: FF_X35_Y28_N25
\hostpc|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(1));

-- Location: LCCOMB_X38_Y28_N18
\hostpc|cpu|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~2_combout\ = (\hostpc|cpu|D_iw\(3) & (!\hostpc|cpu|D_iw\(0) & (!\hostpc|cpu|D_iw\(2) & \hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~2_combout\);

-- Location: LCCOMB_X37_Y27_N14
\hostpc|cpu|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~6_combout\ = (\hostpc|cpu|D_iw\(5) & (\hostpc|cpu|D_iw\(4) & \hostpc|cpu|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|Equal0~2_combout\,
	combout => \hostpc|cpu|Equal0~6_combout\);

-- Location: LCCOMB_X37_Y27_N26
\hostpc|cpu|D_logic_op[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_logic_op[0]~1_combout\ = (\hostpc|cpu|D_ctrl_alu_force_xor~12_combout\) # ((\hostpc|cpu|Equal0~6_combout\ & (\hostpc|cpu|D_iw\(14))) # (!\hostpc|cpu|Equal0~6_combout\ & ((\hostpc|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|D_ctrl_alu_force_xor~12_combout\,
	datad => \hostpc|cpu|D_iw\(3),
	combout => \hostpc|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X37_Y27_N27
\hostpc|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_logic_op[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_logic_op\(0));

-- Location: LCCOMB_X39_Y32_N0
\hostpc|cpu|E_logic_result[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[8]~13_combout\ = (\hostpc|cpu|E_src2\(8) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(8)))))) # (!\hostpc|cpu|E_src2\(8) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(8)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|E_src2\(8),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|E_src1\(8),
	combout => \hostpc|cpu|E_logic_result[8]~13_combout\);

-- Location: LCCOMB_X38_Y33_N18
\hostpc|cpu|W_alu_result[8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[8]~13_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[8]~13_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[8]~13_combout\,
	datab => \hostpc|cpu|Add1~37_combout\,
	datad => \hostpc|cpu|R_ctrl_logic~q\,
	combout => \hostpc|cpu|W_alu_result[8]~13_combout\);

-- Location: FF_X38_Y33_N19
\hostpc|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[8]~13_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(8));

-- Location: LCCOMB_X36_Y32_N20
\mm_interconnect_0|cmd_mux|src_data[44]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(44) = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\hostpc|cpu|F_pc\(6)) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|W_alu_result\(8))))) # (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(0) & (\hostpc|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|W_alu_result\(8),
	datad => \hostpc|cpu|F_pc\(6),
	combout => \mm_interconnect_0|cmd_mux|src_data\(44));

-- Location: FF_X36_Y32_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X28_Y29_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(8)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(6),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X29_Y28_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~12_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X29_Y28_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(13));

-- Location: FF_X35_Y28_N21
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X35_Y28_N30
\mm_interconnect_0|rsp_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X35_Y28_N22
\hostpc|cpu|F_iw[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[13]~20_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~4_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[13]~26_combout\))) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[13]~26_combout\,
	combout => \hostpc|cpu|F_iw[13]~20_combout\);

-- Location: FF_X35_Y28_N23
\hostpc|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[13]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(13));

-- Location: LCCOMB_X37_Y26_N2
\hostpc|cpu|Equal62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~1_combout\ = (!\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_iw\(16) & (!\hostpc|cpu|D_iw\(13) & !\hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~1_combout\);

-- Location: LCCOMB_X37_Y26_N20
\hostpc|cpu|Equal62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~2_combout\ = (!\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_iw\(16) & (!\hostpc|cpu|D_iw\(13) & \hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~2_combout\);

-- Location: LCCOMB_X37_Y28_N16
\hostpc|cpu|D_ctrl_alu_subtract~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_alu_subtract~3_combout\ = (\hostpc|cpu|D_iw\(14) & (((\hostpc|cpu|Equal62~2_combout\)))) # (!\hostpc|cpu|D_iw\(14) & ((\hostpc|cpu|Equal62~1_combout\) # ((\hostpc|cpu|Equal62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~1_combout\,
	datab => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|Equal62~0_combout\,
	datad => \hostpc|cpu|Equal62~2_combout\,
	combout => \hostpc|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X37_Y28_N26
\hostpc|cpu|D_ctrl_alu_subtract~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_alu_subtract~4_combout\ = (\hostpc|cpu|D_iw\(15) & (((\hostpc|cpu|D_ctrl_alu_subtract~3_combout\)))) # (!\hostpc|cpu|D_iw\(15) & (\hostpc|cpu|Equal62~1_combout\ & (\hostpc|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~1_combout\,
	datab => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|D_ctrl_alu_subtract~3_combout\,
	combout => \hostpc|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X37_Y27_N4
\hostpc|cpu|D_op_cmpge~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_op_cmpge~0_combout\ = (\hostpc|cpu|D_iw\(5) & (\hostpc|cpu|D_iw\(4) & (\hostpc|cpu|Equal0~2_combout\ & \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|Equal0~2_combout\,
	datad => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	combout => \hostpc|cpu|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X37_Y28_N6
\hostpc|cpu|D_ctrl_alu_subtract~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_alu_subtract~2_combout\ = ((\hostpc|cpu|D_op_cmpge~0_combout\ & \hostpc|cpu|Equal62~0_combout\)) # (!\hostpc|cpu|E_invert_arith_src_msb~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_op_cmpge~0_combout\,
	datac => \hostpc|cpu|Equal62~0_combout\,
	datad => \hostpc|cpu|E_invert_arith_src_msb~0_combout\,
	combout => \hostpc|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X37_Y28_N0
\hostpc|cpu|E_alu_sub~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_alu_sub~0_combout\ = (\hostpc|cpu|R_valid~q\ & ((\hostpc|cpu|D_ctrl_alu_subtract~2_combout\) # ((\hostpc|cpu|D_ctrl_alu_subtract~4_combout\ & \hostpc|cpu|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_alu_subtract~4_combout\,
	datab => \hostpc|cpu|R_valid~q\,
	datac => \hostpc|cpu|Equal0~6_combout\,
	datad => \hostpc|cpu|D_ctrl_alu_subtract~2_combout\,
	combout => \hostpc|cpu|E_alu_sub~0_combout\);

-- Location: FF_X37_Y28_N1
\hostpc|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_alu_sub~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X42_Y32_N12
\hostpc|cpu|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~30_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|E_src2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_sub~q\,
	datac => \hostpc|cpu|E_src2\(5),
	combout => \hostpc|cpu|Add1~30_combout\);

-- Location: LCCOMB_X39_Y32_N16
\hostpc|cpu|F_pc_no_crst_nxt[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[3]~21_combout\ = (\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\) # ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & ((\hostpc|cpu|Add1~31_combout\))) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\hostpc|cpu|F_pc_plus_one[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datab => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datac => \hostpc|cpu|F_pc_plus_one[3]~6_combout\,
	datad => \hostpc|cpu|Add1~31_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[3]~21_combout\);

-- Location: FF_X39_Y32_N17
\hostpc|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[3]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(3));

-- Location: LCCOMB_X37_Y32_N12
\hostpc|cpu|F_pc_no_crst_nxt[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[4]~20_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & ((\hostpc|cpu|Add1~33_combout\))) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\hostpc|cpu|F_pc_plus_one[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_plus_one[4]~8_combout\,
	datab => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datac => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \hostpc|cpu|Add1~33_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[4]~20_combout\);

-- Location: FF_X37_Y32_N13
\hostpc|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[4]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(4));

-- Location: LCCOMB_X36_Y32_N24
\mm_interconnect_0|cmd_mux|src_data[42]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(42) = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\hostpc|cpu|F_pc\(4)) # ((\hostpc|cpu|W_alu_result\(6) & \mm_interconnect_0|cmd_mux|saved_grant\(0))))) # (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (((\hostpc|cpu|W_alu_result\(6) & \mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \hostpc|cpu|F_pc\(4),
	datac => \hostpc|cpu|W_alu_result\(6),
	datad => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_data\(42));

-- Location: FF_X36_Y32_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X28_Y32_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(6)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(4),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(6),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X30_Y28_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~20_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(31))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X30_Y28_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X27_Y27_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~47_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(28))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(28),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(28),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~47_combout\);

-- Location: LCCOMB_X27_Y27_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~48_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~47_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(30))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~47_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~47_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(30),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X27_Y27_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~48_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(29));

-- Location: LCCOMB_X27_Y27_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(29),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\);

-- Location: FF_X27_Y27_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[29]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(29));

-- Location: LCCOMB_X28_Y30_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~3_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(29))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(29),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X28_Y30_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X36_Y32_N22
\mm_interconnect_0|cmd_mux|src_data[41]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(41) = (\hostpc|cpu|F_pc\(3) & ((\mm_interconnect_0|cmd_mux|saved_grant\(1)) # ((\hostpc|cpu|W_alu_result\(5) & \mm_interconnect_0|cmd_mux|saved_grant\(0))))) # (!\hostpc|cpu|F_pc\(3) & (\hostpc|cpu|W_alu_result\(5) & 
-- ((\mm_interconnect_0|cmd_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(3),
	datab => \hostpc|cpu|W_alu_result\(5),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_data\(41));

-- Location: FF_X36_Y32_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X28_Y32_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(5))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(5),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(3),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X30_Y28_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~23_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(25))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(25),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X30_Y28_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X25_Y29_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~22_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(22) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(22),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X25_Y29_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X30_Y29_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~61_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(22)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(22),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(22),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~61_combout\);

-- Location: LCCOMB_X26_Y28_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~62_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(24) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~61_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(24) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(24),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~61_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~62_combout\);

-- Location: FF_X26_Y28_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~62_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(23));

-- Location: FF_X23_Y28_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(23),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(23));

-- Location: LCCOMB_X30_Y28_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~q\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(23) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(23),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X30_Y28_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X30_Y27_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~q\)) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_go~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X30_Y27_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[2]~feeder_combout\ = \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X30_Y27_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(2));

-- Location: FF_X35_Y27_N17
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X35_Y27_N10
\hostpc|cpu|F_iw[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[2]~3_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(2),
	combout => \hostpc|cpu|F_iw[2]~3_combout\);

-- Location: LCCOMB_X35_Y27_N0
\hostpc|cpu|F_iw[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[2]~4_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[2]~3_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_iw[2]~3_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[2]~5_combout\,
	combout => \hostpc|cpu|F_iw[2]~4_combout\);

-- Location: FF_X35_Y27_N1
\hostpc|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(2));

-- Location: LCCOMB_X38_Y28_N4
\hostpc|cpu|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~3_combout\ = (!\hostpc|cpu|D_iw\(3) & (!\hostpc|cpu|D_iw\(0) & (!\hostpc|cpu|D_iw\(2) & !\hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~3_combout\);

-- Location: LCCOMB_X39_Y30_N20
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~19_combout\ = ((\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~18_combout\) # (!\hostpc|cpu|D_ctrl_exception~2_combout\)) # (!\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datac => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~18_combout\,
	datad => \hostpc|cpu|D_ctrl_exception~2_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~19_combout\);

-- Location: LCCOMB_X39_Y30_N12
\hostpc|cpu|D_dst_regnum[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_dst_regnum[1]~0_combout\ = (\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & ((\hostpc|cpu|D_iw\(23)))) # (!\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & (\hostpc|cpu|D_iw\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_b_is_dst~2_combout\,
	datac => \hostpc|cpu|D_iw\(18),
	datad => \hostpc|cpu|D_iw\(23),
	combout => \hostpc|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X39_Y30_N28
\hostpc|cpu|D_dst_regnum[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_dst_regnum[1]~3_combout\ = (\hostpc|cpu|Equal0~3_combout\ & ((\hostpc|cpu|D_ctrl_jmp_direct~0_combout\) # ((!\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~19_combout\ & \hostpc|cpu|D_dst_regnum[1]~0_combout\)))) # (!\hostpc|cpu|Equal0~3_combout\ 
-- & (!\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~19_combout\ & ((\hostpc|cpu|D_dst_regnum[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~3_combout\,
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~19_combout\,
	datac => \hostpc|cpu|D_ctrl_jmp_direct~0_combout\,
	datad => \hostpc|cpu|D_dst_regnum[1]~0_combout\,
	combout => \hostpc|cpu|D_dst_regnum[1]~3_combout\);

-- Location: FF_X39_Y30_N29
\hostpc|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_dst_regnum[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X33_Y29_N20
\hostpc|cpu|E_st_data[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[17]~15_combout\ = (\hostpc|cpu|d_byteenable[2]~0_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\hostpc|cpu|d_byteenable[2]~0_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_byteenable[2]~0_combout\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	combout => \hostpc|cpu|E_st_data[17]~15_combout\);

-- Location: FF_X33_Y29_N21
\hostpc|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[17]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(17));

-- Location: LCCOMB_X29_Y29_N2
\mm_interconnect_0|cmd_mux_001|src_payload~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(17),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: M9K_X40_Y9_N0
\memory|the_altsyncram|auto_generated|ram_block1a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFF81804187051454500CC1000A4000C7E420D74D5AF50024000800F08202000F2220210000016020273088C028239883FFFC139076B529048F0856AAA8643E4362A217AAAA6E2210D3AE9F4BD7639BDBBDFE20BAACE0909229843408524927104A24448923FF086FF7A9CBB38FF888D5911DB2CEF223B6B3BC87E7888853EA0853EA084D55FA65C43408885B929CED895FAE4A7386AC57F10D021AB929CED72539C8D2B5688DB51FC43408AA96444BA575C494",
	mem_init2 => X"90D2AC4B91097562C458A9C84CB2566F10BD15B005E21AB621BADE21BADE2101084621D10C84A67D222C1CF10D02372971899D2089048610C84A67D22160E788681148A725E60008799DBE45839F10D0216000001172D3E4221705839886810C82E45839C43408F90C84CB322C1CC4340E8004876582C96001ED5303C46C1043010500C95402CEECA01956AC1585D4C16B02B14F0002171314827502D82DEC856E4868841278000805BD0ED700456F68ACC07CDFBC6AE783E84681596E80C118F020100F016E0F000382015A67CA7203178900B215009800BA4C0C4B840124219D833A800E9AC2D80226AB0B10226A605D0056CC3F9DBA4298E5E20019785880",
	mem_init1 => X"10002604040FFFF101EC12348100889E6C603050061C20F2F638280C3050442C0C9592AFCA7901069AF6080590EF8BDAEDC2E800B806E964C064092B8404080253B28240AAA348054CB020012A98CE5212664902B781730564A53D7880024E3620040009889343FFFC023D025EC200103740BAAEBFCBBA6A642A9241223868FB401F2118A5722C50278A1DB869B61443B402310670BB1201933DA2B3019366D0D2C53C21415459A0204624240402609182C012807258C08CBC021C1E014C65E02A51C0F015DFDD50F2E66E55B3D1B786C2E6312EE444CD5B1B946AF288000BEEEA5EEDC2927490402492F768BDDE1400124007FEFBB57FD6A46DB490F7A4BC52",
	mem_init0 => X"ED4EF1A5B4DB6DCC8165100008912F6835CECAA249D222491492F706F3DD222412400828042400C20001A50001C200320202453798381000020800040D01070D01070D010C680870C010004100329BD000010014002220202423A000010100042A814000000A31340431A020E1C0000C000A4150000090400E406B000820021702043000C1128000410109848000010029001813604EC14B4018842802406D0C4C099454210000400A1444621A800114010002000041044008A02005200108108121F2004A2B001049085820210C1408097D82920524A22490A252B454804800F400125B0AB80908A52443480040470100803000402C50042011009422700112",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y12_N0
\memory|the_altsyncram|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000448653FFFFFFFFFFFFFFFFFFFFFE26951220410000000044020008950C000200890800A00700111000E0008010400C0501008101A0218805F03CA84404D420404701101000004A6643044000038C27180000430E1C01288060000083010208E107087264002339814DC100B17E300038C0E01A0011A16210D040010240080B808D2DABC6000B108201200A63E098C01AB7DFE2D0FEE2004092620A04113230B8000813E8C02594082260D581A5002102A8008040002C18803395AB2680A89C5C8804B016428800080B1105111108802000047003605B040AAC013E18408000003A75A14008312028000721725068A1002080225513D8306CAC3113100322A",
	mem_init2 => X"D2F060C1B2B28000400C81B7D5D824004405453060A1A221EB0502A250377965AB88800A45081204ACF010081203042006080DD00450A628805015100000022200102060260643101BF100C46049100018001B40488C190000001A000008010108842042C600413000AC312E00380053184B0018E443B3A21024445140E802842A9F01050D0D808801C64B88044541841008500044922804002212A54A90099A20008A001108882563520009D01040219AC4A80CB0126800A9AC202000000440002800C5A09004203009208000050000201003C100400000400110000061028101450D52A4A010000003400009814E8026000050DC00B1A410AAB18081400064",
	mem_init1 => X"D6238A01C34084004203F22A4082050C03802D92403817616817182809481016CC944513DABC500989B3953400031131DA20C9AB4810741EA2801420E1340000DA69991C994958A801928828202A96103520006415013363DD2D6A815A475AA91D50805691D000003526D4E9021A651413E2574000514902804548061CC606034D0C8212081204A0088132804C9C04D4AD664BF8932520223541000010034C4C480050000E149A9AE210E144111656808002000E11005644219000000004B00002000290149208900A2A0CB013500005499428414724512004100040020080004A3064008000720404108048122806500046886502018F180C000C8823920000",
	mem_init0 => X"2040838D4040080440000391450202C02000030005004014020802C408000410588A0439C72391C8108028D40C0400100002083904022940401840100000190A80800A812004010C0C0C0C7232042020060A0040001008915402242442A020064044100024148004008200000880400000A0A009082028000242A650202000045080804081C01475002000004081123A80448000800200081247500214010001005486C244C04840201820002046A5692300485E2993C571208000184C6286A02300089FFFFFFFFFFFFFFFFFFFFFF0300102010414000001400000C2447C6BA00138001400001044808008400C8A008BDF109F6B20C71DE08000013008020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y24_N8
\memory|the_altsyncram|auto_generated|mux2|result_node[17]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[17]~51_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a49~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a17~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[17]~51_combout\);

-- Location: LCCOMB_X34_Y30_N16
\memory|the_altsyncram|auto_generated|mux2|result_node[17]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[17]~51_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a81~portadataout\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a81~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[17]~51_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout\);

-- Location: LCCOMB_X34_Y30_N12
\hostpc|cpu|F_iw[17]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[17]~41_combout\ = (\mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(17)) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout\ & 
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & (\memory|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout\ & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[17]~52_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(17),
	datad => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \hostpc|cpu|F_iw[17]~41_combout\);

-- Location: LCCOMB_X34_Y30_N28
\hostpc|cpu|F_iw[17]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[17]~42_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & (\hostpc|cpu|F_iw[17]~41_combout\)) # (!\hostpc|cpu|D_iw[0]~0_combout\ & (((\hostpc|cpu|hbreak_enabled~q\) # (!\hostpc|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_iw[17]~41_combout\,
	datab => \hostpc|cpu|hbreak_enabled~q\,
	datac => \hostpc|cpu|D_iw[0]~0_combout\,
	datad => \hostpc|cpu|hbreak_req~0_combout\,
	combout => \hostpc|cpu|F_iw[17]~42_combout\);

-- Location: FF_X34_Y30_N29
\hostpc|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[17]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(17));

-- Location: LCCOMB_X39_Y30_N18
\hostpc|cpu|D_dst_regnum[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_dst_regnum[0]~2_combout\ = ((\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & ((\hostpc|cpu|D_iw\(22)))) # (!\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & (\hostpc|cpu|D_iw\(17)))) # (!\hostpc|cpu|D_dst_regnum[2]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(17),
	datab => \hostpc|cpu|D_iw\(22),
	datac => \hostpc|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \hostpc|cpu|D_dst_regnum[2]~1_combout\,
	combout => \hostpc|cpu|D_dst_regnum[0]~2_combout\);

-- Location: FF_X39_Y30_N19
\hostpc|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_dst_regnum[0]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_dst_regnum\(0));

-- Location: LCCOMB_X37_Y29_N28
\hostpc|cpu|R_src2_lo[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[3]~5_combout\ = (\hostpc|cpu|R_src2_lo[4]~0_combout\ & ((\hostpc|cpu|R_src2_lo~1_combout\ & ((\hostpc|cpu|D_iw\(9)))) # (!\hostpc|cpu|R_src2_lo~1_combout\ & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \hostpc|cpu|R_src2_lo[4]~0_combout\,
	datac => \hostpc|cpu|D_iw\(9),
	datad => \hostpc|cpu|R_src2_lo~1_combout\,
	combout => \hostpc|cpu|R_src2_lo[3]~5_combout\);

-- Location: FF_X37_Y29_N29
\hostpc|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(3));

-- Location: LCCOMB_X37_Y32_N4
\hostpc|cpu|Add1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~11_combout\ = \hostpc|cpu|E_src2\(3) $ (\hostpc|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_src2\(3),
	datad => \hostpc|cpu|E_alu_sub~q\,
	combout => \hostpc|cpu|Add1~11_combout\);

-- Location: LCCOMB_X37_Y32_N14
\hostpc|cpu|E_logic_result[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[3]~1_combout\ = (\hostpc|cpu|E_src1\(3) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|E_src2\(3) & \hostpc|cpu|R_logic_op\(0)))))) # (!\hostpc|cpu|E_src1\(3) & ((\hostpc|cpu|R_logic_op\(1) & (\hostpc|cpu|E_src2\(3))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|E_src2\(3) & !\hostpc|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src1\(3),
	datab => \hostpc|cpu|R_logic_op\(1),
	datac => \hostpc|cpu|E_src2\(3),
	datad => \hostpc|cpu|R_logic_op\(0),
	combout => \hostpc|cpu|E_logic_result[3]~1_combout\);

-- Location: LCCOMB_X38_Y32_N10
\hostpc|cpu|W_alu_result[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[3]~1_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[3]~1_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|Add1~12_combout\,
	datad => \hostpc|cpu|E_logic_result[3]~1_combout\,
	combout => \hostpc|cpu|W_alu_result[3]~1_combout\);

-- Location: FF_X38_Y32_N11
\hostpc|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[3]~1_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(3));

-- Location: LCCOMB_X28_Y32_N2
\mm_interconnect_0|cmd_mux_001|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(39) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\hostpc|cpu|W_alu_result\(3)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \hostpc|cpu|F_pc\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\hostpc|cpu|F_pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \hostpc|cpu|W_alu_result\(3),
	datad => \hostpc|cpu|F_pc\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: M9K_X24_Y21_N0
\memory|the_altsyncram|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000E4845000000000000000000000006295032043044418000402000A971C0006E04B0800A5170011100260408019603CC781208125A0338A85F03CA87C07F420406F01C43000004BFCC706C02003FC27380000431E4C482C98A001C08F3B030AFF0520527D002BF1B14DC91CF17E30303DE8E01F990F2160519020143E05000A422DBD8996000A9232E1604A6BE9F8401AF2D762F079E3BC10BA666E04513334B8000E12C2CE278D382260B6BBE38071E1E886C040012C18802E152D2E8084E9CC888EB09602FB0008031044000028003050047002E3771C06A6033E38F020011C394CABC008713D3A000761725C69A100A080225D5BD8BC6CEC31131C0102A",
	mem_init2 => X"D7F062F1B3B08000700421F62111748044052530E0A5A025CB0486464812B8652384B0120168100424F0080B13C5042106086FF23450EC388454B718000C122D10D0206127E6430409F00550E0496A228A001FC048EC51000004790803000D0502C0800BF782673001A1312E003800D0184B0018E44BF7A3073DDEB14DE98BC67BBF07274DCD50894FC5C6D80C4571CE50C83000DC12F80E0022928D0A14091A2841AA013508282127408409F01042A092ECAC0CF552780EB9B4D03860010648004800E5A0900420503A32A000018000001400000058020063811010826582910146AD72DCE110090042D20001810E0022EC00400000B1F6522B9DC8A1451774",
	mem_init1 => X"FB338FEFEBE096704A33DE16F052050E43CC2583406B13F9FC9DBCC009001013AE05152B39EF52A72BDB36BC4001452F7663B88FEB934C1FF7271A3AE57F6CC436199B1E3363D87215758E88CE39D3065CE2725607013323DFBFBED1FFEFFFFB9FF5827FFBFCC0002C874220011F779FDFF6FFE54079EFA2CE47CC661D6F3703FD0EE61328D202A828803290868E605EF7FAF65E9BB1988E314554001483EC045C0058004E14FA79E300E14517DE32B90136000E11087655279000801044B7E09AFFFFE01C000B0008AF8C901B75074549DE3D414768C7020E840004210C20020020E080A00062100240806002C30E2C045200E502539A581C411C58218B2050",
	mem_init0 => X"1840A18740410A044004119460025C08181020204100420920980AE911001101188BA439870381C0120008F40410E812E402083814922B4041184194030A190E8182880122E7048C8C8C8C3030048021060B1042010409F1740274A247A02082404000082602089435990088082A412B20222559502978948014A221202802A8088015E2A0C0145D0821041044013E2E804E90480000000013C5D0825CA3200108769440F0400A802A5C20002A66E72F33104ADE8D97D1B1208000984C328A78824808800000000000000000000003360382010C10102000400500C2EC4409A0813A010400021340808418694F8A00E78F10FF7BD2CB1DF88000213028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y24_N0
\memory|the_altsyncram|auto_generated|ram_block1a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D800000007FFF8079003B7C4051505418F15008000B18013487CFD2B40024000880F1B202800F2201E100000560202F3188C03033F8D00000839076B5350A8F0876AFA8E47E476AA21FABEA6E23D0D76ECF4B55729B5AB5FE20FAACA150AA29842048620C27107A544A8AA37F087F73AACDBBCFF888D791FE12EFF23FC2BBFC85E788E87BCB087BCB086D55FA45C42048E87F92DEFD9D5FBE4B7BC4AC57F108121AF929EFDF253DE892B5688DB55FC42048EA96464A2554C494",
	mem_init2 => X"90D2A44B91895562CE58A9C87DF2566F10DD15B8ADE216B6217ADE217ADE21C9C87221510CC6AF6F222E94F108123F69F189DF20D50A8610CC6AF6F22174A7884091C8E7AE3157887BDDAE45D29F1081219AA04891F2D3E4331F05D29884090CD2645D29C42048F90CD5EF922E94C4204E8B0487D4814733E9FFB10043A67E436B201A19F843FF1EC217AD420003EF9E10C000F80815F8EF1F81FE10B833EF07BFF840479FC040AC21E10FA3D2675F6BFCF27EDFB4AB01A3F064905D808411C8F808180108868F002058001967C966810F69A001040850215A6C048DCF0100001BBBFE85073343C81C0CCD1F1108DCC0F8853BB879FFFA5ABFF06A10CB3C1A88",
	mem_init1 => X"D000423E8D80000301A08E34194080BE6C4020408442E1F2E630208885C2442C2170B3EFC964810EF9F30D0008FFCEBE80E3E0215042EDCC786C0085CF043929CEE2B6609CC7CC0199BCE4A0E3306D3F10DCFF81DD847FD5F4B57C1A8432CF06A23400108EDF600000831411C68310103F842DF1F842F5D2401F218001F3C7C040B8F1F81FE10FB80FBC1EFFE1011E7F0102B087843E8F499F7DAFF3C9FB7ED280D5F8334517602104723E02060022A1A3C011204008E18A3C06515E035D51E06AD515F057AFF91FF24DDE40DE6087CE4C729C3C96439BD80F703012AA000F59DE41BBCAC264FCCC64B24DDE8377019896E005FFFFA47E3D6656EF983BC60E53",
	mem_init0 => X"3BB9D4B1E77B0778C0255400189879CF303B9B2B0993B31917C79DF60EEE02B136C00808842440AB0001778201AB002A4303652FB87810080208000E0D019F1D019F1D019C680CF1C61C0041403FDBDD001380144023F1E0346BB042008B020C2E82C220004EE7740671A033E3DF826FFFFF81724804B0420E616BD490A0239502111049C04E5E1165032520822381001C902A97202489634A9861285241ED1C6C688864A93026414A1C14629E2805D421805210944144002EA0305270080210A0816304FE8610804C92E0A2A4BC152105D9108B8110E8E0001B739704406D04A1005B1102100C08310253041C81750182B7000C012EF08622534095EA348112",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y26_N4
\memory|the_altsyncram|auto_generated|mux2|result_node[16]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[16]~27_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a48~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a16~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[16]~27_combout\);

-- Location: LCCOMB_X32_Y26_N22
\memory|the_altsyncram|auto_generated|mux2|result_node[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[16]~28_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[16]~27_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a80~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[16]~27_combout\,
	datac => \memory|the_altsyncram|auto_generated|ram_block1a80~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[16]~28_combout\);

-- Location: LCCOMB_X32_Y26_N2
\mm_interconnect_0|rsp_mux_001|src_payload~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(16),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X32_Y26_N28
\hostpc|cpu|F_iw[16]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[16]~21_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~5_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[16]~28_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[16]~28_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	combout => \hostpc|cpu|F_iw[16]~21_combout\);

-- Location: FF_X32_Y26_N29
\hostpc|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[16]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(16));

-- Location: LCCOMB_X37_Y27_N30
\hostpc|cpu|D_op_opx_rsv17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_op_opx_rsv17~0_combout\ = (!\hostpc|cpu|D_iw\(14) & (\hostpc|cpu|D_iw\(15) & (\hostpc|cpu|Equal0~2_combout\ & \hostpc|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|D_iw\(15),
	datac => \hostpc|cpu|Equal0~2_combout\,
	datad => \hostpc|cpu|Equal0~7_combout\,
	combout => \hostpc|cpu|D_op_opx_rsv17~0_combout\);

-- Location: LCCOMB_X37_Y27_N22
\hostpc|cpu|D_ctrl_break~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_break~0_combout\ = (\hostpc|cpu|D_iw\(16) & (!\hostpc|cpu|D_iw\(12) & (\hostpc|cpu|D_op_opx_rsv17~0_combout\ & \hostpc|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(16),
	datab => \hostpc|cpu|D_iw\(12),
	datac => \hostpc|cpu|D_op_opx_rsv17~0_combout\,
	datad => \hostpc|cpu|D_iw\(13),
	combout => \hostpc|cpu|D_ctrl_break~0_combout\);

-- Location: FF_X37_Y27_N23
\hostpc|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_break~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X37_Y31_N4
\hostpc|cpu|F_pc_sel_nxt.10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_sel_nxt.10~0_combout\ = (\hostpc|cpu|F_pc_sel_nxt~0_combout\ & (!\hostpc|cpu|R_ctrl_break~q\ & !\hostpc|cpu|R_ctrl_exception~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_sel_nxt~0_combout\,
	datab => \hostpc|cpu|R_ctrl_break~q\,
	datad => \hostpc|cpu|R_ctrl_exception~q\,
	combout => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X38_Y32_N12
\hostpc|cpu|F_pc_no_crst_nxt[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[2]~6_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & ((\hostpc|cpu|Add1~15_combout\))) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\hostpc|cpu|F_pc_plus_one[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \hostpc|cpu|F_pc_plus_one[2]~4_combout\,
	datac => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	datad => \hostpc|cpu|Add1~15_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[2]~6_combout\);

-- Location: FF_X38_Y32_N13
\hostpc|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(2));

-- Location: LCCOMB_X28_Y32_N10
\mm_interconnect_0|cmd_mux|src_data[40]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(40) = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\hostpc|cpu|F_pc\(2)) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|W_alu_result\(4))))) # (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\hostpc|cpu|W_alu_result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|F_pc\(2),
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \mm_interconnect_0|cmd_mux|src_data\(40));

-- Location: FF_X28_Y32_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X28_Y32_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(4),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(2),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X29_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~21_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(33))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(33),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X29_Y28_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X22_Y28_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~51_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(30))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(30),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(30),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~51_combout\);

-- Location: LCCOMB_X22_Y28_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~7_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(31))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~51_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(31)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~51_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(31),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X22_Y27_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~7_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~feeder_combout\);

-- Location: FF_X22_Y27_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[31]~feeder_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(32),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(31));

-- Location: LCCOMB_X27_Y28_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~15_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(29) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(29),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X27_Y28_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X27_Y27_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~49_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(29))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(29),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(29),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~49_combout\);

-- Location: LCCOMB_X27_Y27_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~50_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~49_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(31) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(31),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~49_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~50_combout\);

-- Location: FF_X27_Y27_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~50_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(30));

-- Location: LCCOMB_X27_Y27_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(30),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X27_Y27_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(30));

-- Location: LCCOMB_X25_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~14_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(30))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(30),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X25_Y28_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X27_Y29_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~7_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(27) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(27),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X27_Y29_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X27_Y27_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~33_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(27)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(27),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(27),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~33_combout\);

-- Location: LCCOMB_X27_Y27_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~34_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~33_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(29))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~33_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~33_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(29),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X27_Y27_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~34_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(28));

-- Location: LCCOMB_X27_Y28_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~8_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(26) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(26),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X27_Y28_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X27_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~35_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(26)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(26),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(26),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~35_combout\);

-- Location: LCCOMB_X27_Y27_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~36_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(28) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~35_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(28) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(28),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~35_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~36_combout\);

-- Location: FF_X27_Y27_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~36_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(27));

-- Location: FF_X27_Y27_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(27),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(27));

-- Location: LCCOMB_X28_Y30_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~2_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(27))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(27),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X28_Y30_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X28_Y32_N8
\mm_interconnect_0|cmd_mux|src_data[39]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(39) = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\hostpc|cpu|F_pc\(1)) # ((\hostpc|cpu|W_alu_result\(3) & \mm_interconnect_0|cmd_mux|saved_grant\(0))))) # (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\hostpc|cpu|W_alu_result\(3) & (\mm_interconnect_0|cmd_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \hostpc|cpu|W_alu_result\(3),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \hostpc|cpu|F_pc\(1),
	combout => \mm_interconnect_0|cmd_mux|src_data\(39));

-- Location: FF_X28_Y32_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X28_Y29_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(3),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(1),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X27_Y29_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|Equal0~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: FF_X27_Y29_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~0_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(3),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X25_Y27_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(0)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(0),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X29_Y28_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~3_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~3_combout\);

-- Location: FF_X29_Y28_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(4));

-- Location: FF_X35_Y28_N11
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X35_Y28_N4
\mm_interconnect_0|rsp_mux_001|src_payload~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(4),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X35_Y28_N26
\hostpc|cpu|F_iw[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[4]~6_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~2_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout\))) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw[0]~0_combout\,
	datab => \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[4]~9_combout\,
	combout => \hostpc|cpu|F_iw[4]~6_combout\);

-- Location: FF_X35_Y28_N27
\hostpc|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[4]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(4));

-- Location: LCCOMB_X33_Y29_N6
\hostpc|cpu|d_byteenable[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_byteenable[2]~0_combout\ = (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|D_ctrl_mem8~0_combout\) # (\hostpc|cpu|D_ctrl_mem16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(4),
	datab => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	datad => \hostpc|cpu|D_ctrl_mem16~0_combout\,
	combout => \hostpc|cpu|d_byteenable[2]~0_combout\);

-- Location: LCCOMB_X33_Y29_N22
\hostpc|cpu|E_st_data[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[16]~6_combout\ = (\hostpc|cpu|d_byteenable[2]~0_combout\ & (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\hostpc|cpu|d_byteenable[2]~0_combout\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_byteenable[2]~0_combout\,
	datab => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \hostpc|cpu|E_st_data[16]~6_combout\);

-- Location: FF_X33_Y29_N23
\hostpc|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[16]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(16));

-- Location: LCCOMB_X29_Y28_N4
\mm_interconnect_0|cmd_mux|src_payload~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_payload~15_combout\ = (\hostpc|cpu|d_writedata\(16) & \mm_interconnect_0|cmd_mux|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_writedata\(16),
	datad => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux|src_payload~15_combout\);

-- Location: FF_X29_Y28_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X28_Y28_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[16]~14_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(16))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(16),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(16),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_data[16]~14_combout\);

-- Location: LCCOMB_X29_Y28_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~13_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(28))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(28),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X29_Y28_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X27_Y28_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~6_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(25) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(25),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X27_Y28_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X26_Y28_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~28_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(25)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(25),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(25),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~28_combout\);

-- Location: LCCOMB_X26_Y28_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~30_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~28_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(27) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~28_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(27) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~28_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(27),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~30_combout\);

-- Location: FF_X26_Y28_N9
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~30_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(26));

-- Location: FF_X27_Y26_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(26),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(26));

-- Location: LCCOMB_X27_Y28_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~24_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(26))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(26),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X27_Y28_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X27_Y28_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~24_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(23) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(23),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X27_Y28_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X27_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~65_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(23)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(23),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(23),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~65_combout\);

-- Location: LCCOMB_X26_Y28_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~66_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(25) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~65_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(25) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(25),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~65_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~66_combout\);

-- Location: FF_X26_Y28_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~66_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(24));

-- Location: FF_X26_Y28_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(24),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LCCOMB_X28_Y28_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~9_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(24) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(24),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X28_Y28_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X30_Y28_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~37_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(24))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(24),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(24),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~37_combout\);

-- Location: LCCOMB_X26_Y28_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~38_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(26))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~37_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~37_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(26),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X26_Y28_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~38_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(25));

-- Location: LCCOMB_X27_Y26_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[25]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(25),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[25]~feeder_combout\);

-- Location: FF_X27_Y26_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[25]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LCCOMB_X27_Y26_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|always1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|always1~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(25),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X30_Y27_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~0_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~q\) # ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(1) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|always1~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X30_Y27_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X30_Y27_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~q\)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(0) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\);

-- Location: LCCOMB_X30_Y27_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[0]~feeder_combout\ = \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X30_Y27_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(0));

-- Location: FF_X32_Y30_N27
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X32_Y30_N12
\hostpc|cpu|F_iw[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[0]~0_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(0) & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(0),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	combout => \hostpc|cpu|F_iw[0]~0_combout\);

-- Location: M9K_X24_Y38_N0
\memory|the_altsyncram|auto_generated|ram_block1a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D800000007FFF80790044455005000011F2F9C440021068B60750250AC9933FF5280401307FF094CA1EB7703A809E400C0618030C8100000101A3A6BDE1108D7187A2E160BA09E6EC63E8BA7EC4234A2C8FDB5C609B5AB5AEC716882411C23BB8C2B1820827638F04E09C237F71AF52B899318F7B1095A21DA2C6F443B4B1BD19FFB111835A31835A319FFFF90DD8C2B1119BF7BC67CB7AEFDEF190BCD7F630AC68BF7BC657EF78CA17AF79E7B51FD8C2B11E1689DE6FCCEDBD",
	mem_init2 => X"BA77E4DFA23BCDE7E5F9F9D18CB3677F6319F6B007EC61BEC636FEC636FEC6003182C6563210946DEE6C04F630AC57BC70E38D47212086E3210946DEE36027B18562512921C00031B5192FDD809F630AC6000000623ED3E8C8141D809B1856320A7DD809D8C2B17A32028B1EEC04D8C2B0040000000C00000600001C0000001C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000005C400000000000000000000E7079E00000000000000004000001A70443C01E1D110E002D5011F001A000380000000000001EF00000077",
	mem_init1 => X"01FF80000000000400000000003F550000000000000000000000000000000000000000100000000104080000000000010000179E073810000000000000000010200C000D011801622200004E144700804901001000500000000000007BC000001DC07FE0000000000100000000000FE5400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C00000000000F80000000000000000000000000000000000000000000000000000000010942C000182000200B0000003FF00000000001000000100000000000000020001FF800000000000000000000000000",
	mem_init0 => X"00000200000000010000007FE002001002002004000004000000000000000040003FF1D77B82080487F40845EC043E85B4B980C0020789F05D4613A1F29C60A29C60A29C6294E30A2AE2A53C6A4020003FC827AB1708001FD804051824503CA3C00C0DCACC02088A718A538C140F5203FF713F81B6DB060DB0168008631B90000060C6B20281016A92DC901B6D5058DC024A410007012680306300D58DB6180191922081520601843561A98C60547A03C00D810F099A3183D01E008000F0B1AB180C08DA00402A6BB06503550800029400024C005803041A4A440400012E00E9085C80840046C0E70051A491E01E80F0040807409ED00F001588800010826CAC",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y32_N0
\memory|the_altsyncram|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"3FF1B29A80000000000000000000000800ACCC73880BBE00CB269FFF1A0227FF8103063FF404812420A000C674EC6AFC3103E874E9A538C500000001C80780E5C87821E234FC3C3300468F903EFFC0198483C6F30240116126607FE2C4000FC002008500020FFC00200840440120043C0C00303E004E05C990E0687EA4098D48039500008043F08044F0E00000000060FE400400408000C41A0018001FB00C003093FF1A4C100480043DD9E0040181F8E1802101F8FFED28D6DC045004167100003667006618D00FFF1F4A4100000020100000001FC040020B001F0C1C60113FEA09000103FF38CC0041FE81E808004000F00000800000900090013332000014",
	mem_init2 => X"0003A4002400007F80000E00080004040210020000401012140001110000048250000EE1021769FA41000000C800D9464117000042A1100600A248047FE2E990002EDD8A10000003E40418220A048000007FE03A1512A22C7DE90426A89420FA23000400000C1803FE4088C07FC1FF2044303FE60224005C8880000E001674198000D8D832222C5600283001619A8E31040303FF22600120FFD54000000BB44017321196D0F217D20800BBE40428B92460531141028C01F040030F5248132120FF83FD082264FA478700C507FFF07FBF5FE17C04FF81CDFF21260B632992416EA0B01289030CA9F419B82995543EB06F99032D8901DB4001A85440361A9AA08E",
	mem_init1 => X"00CC80000413218795C00000012B98600C3012003C04E80000600306201669A8012A2AC000002810400000029454A840018C0240144C82C00058C1C41A80933A0004044544140201AA0031001044082982058808E8CA80888000000800000000600029000003217F82180006BCE0080000000002B884004C30B01381E200C0DC0060006CC60119005670450731618120000000000400034088328A7FE96802B123FFA1FFB09108000C4F0918800080446E80FFF14CE0810AD80A0730453A03D480FFDC4FE06DB06DB540520DE008809A3621400C0C0200981069768A50934FA915470A5353098503F88A5B83C8107083C8A0030879842085611A21204C209AAD",
	mem_init0 => X"C5BD00303C0A00F38878242818798126858DC09AA2EFBDA0D4271510C66DA06A05704242184C2613CC0DC303C0A203A811DD87420A68D43C0A058822E0B0C2607814443A8D08B8032121210484DB03C47854C798EA21E60603C08311981E05111BB8C742D988006382207F16E70414C49A55082627D2846A698948820742E411A237020D4E13C980F00A2307383CC0C0781062323A28E893CC180F008318D554338C0100091B812740A34FDF0498080040CB812042480802D727FF22810D11050827A5600000000000000000000004007C4D1CE203EFC026256AFF3C02020042260070626BD48C8A4F11E18030200303DD630D6B08921DE31FFFDE1817FDFE00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y30_N22
\memory|the_altsyncram|auto_generated|mux2|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a32~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a0~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\);

-- Location: LCCOMB_X32_Y30_N16
\memory|the_altsyncram|auto_generated|mux2|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a64~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a64~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[0]~0_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout\);

-- Location: LCCOMB_X32_Y30_N8
\hostpc|cpu|F_iw[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[0]~1_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[0]~0_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_iw[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \hostpc|cpu|D_iw[0]~0_combout\,
	combout => \hostpc|cpu|F_iw[0]~1_combout\);

-- Location: FF_X32_Y30_N9
\hostpc|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(0));

-- Location: LCCOMB_X38_Y28_N0
\hostpc|cpu|D_ctrl_mem8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_mem8~0_combout\ = (!\hostpc|cpu|D_iw\(3) & (\hostpc|cpu|D_iw\(0) & ((\hostpc|cpu|D_iw\(2)) # (\hostpc|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|D_ctrl_mem8~0_combout\);

-- Location: LCCOMB_X34_Y29_N16
\hostpc|cpu|E_st_data[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_data[8]~3_combout\ = (\hostpc|cpu|D_ctrl_mem8~0_combout\ & ((\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))) # (!\hostpc|cpu|D_iw\(4) & 
-- (\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))) # (!\hostpc|cpu|D_ctrl_mem8~0_combout\ & (((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \hostpc|cpu|D_ctrl_mem8~0_combout\,
	datac => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \hostpc|cpu|D_iw\(4),
	combout => \hostpc|cpu|E_st_data[8]~3_combout\);

-- Location: FF_X34_Y29_N17
\hostpc|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_data[8]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(8));

-- Location: LCCOMB_X29_Y29_N20
\mm_interconnect_0|cmd_mux_001|src_payload~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \hostpc|cpu|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X35_Y26_N24
\hostpc|cpu|F_iw[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[9]~32_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\memory|the_altsyncram|auto_generated|mux2|result_node[9]~10_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a73\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a73\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[9]~10_combout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \hostpc|cpu|F_iw[9]~32_combout\);

-- Location: LCCOMB_X35_Y26_N16
\hostpc|cpu|F_iw[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[9]~33_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[9]~32_combout\) # ((\mm_interconnect_0|rsp_demux|src1_valid~0_combout\ & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	datab => \hostpc|cpu|F_iw[9]~32_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(9),
	datad => \hostpc|cpu|D_iw[0]~0_combout\,
	combout => \hostpc|cpu|F_iw[9]~33_combout\);

-- Location: FF_X35_Y26_N17
\hostpc|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[9]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(9));

-- Location: LCCOMB_X37_Y29_N8
\hostpc|cpu|D_op_wrctl\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_op_wrctl~combout\ = (\hostpc|cpu|Equal0~2_combout\ & (\hostpc|cpu|Equal62~3_combout\ & (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & \hostpc|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~2_combout\,
	datab => \hostpc|cpu|Equal62~3_combout\,
	datac => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datad => \hostpc|cpu|Equal0~7_combout\,
	combout => \hostpc|cpu|D_op_wrctl~combout\);

-- Location: FF_X37_Y29_N9
\hostpc|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_op_wrctl~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X37_Y29_N10
\hostpc|cpu|E_wrctl_status~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_wrctl_status~1_combout\ = (!\hostpc|cpu|D_iw\(9) & (\hostpc|cpu|R_ctrl_wrctl_inst~q\ & (!\hostpc|cpu|D_iw\(8) & !\hostpc|cpu|D_iw\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(9),
	datab => \hostpc|cpu|R_ctrl_wrctl_inst~q\,
	datac => \hostpc|cpu|D_iw\(8),
	datad => \hostpc|cpu|D_iw\(10),
	combout => \hostpc|cpu|E_wrctl_status~1_combout\);

-- Location: LCCOMB_X36_Y31_N22
\hostpc|cpu|W_ienable_reg_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_ienable_reg_nxt~0_combout\ = (\hostpc|cpu|D_iw\(7) & (\hostpc|cpu|D_iw\(6) & (\hostpc|cpu|E_wrctl_status~1_combout\ & \hostpc|cpu|E_valid_from_R~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(7),
	datab => \hostpc|cpu|D_iw\(6),
	datac => \hostpc|cpu|E_wrctl_status~1_combout\,
	datad => \hostpc|cpu|E_valid_from_R~q\,
	combout => \hostpc|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: LCCOMB_X36_Y31_N24
\hostpc|cpu|W_ienable_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_ienable_reg[0]~0_combout\ = (\hostpc|cpu|W_ienable_reg_nxt~0_combout\ & ((\hostpc|cpu|E_src1\(0)))) # (!\hostpc|cpu|W_ienable_reg_nxt~0_combout\ & (\hostpc|cpu|W_ienable_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_ienable_reg_nxt~0_combout\,
	datac => \hostpc|cpu|W_ienable_reg\(0),
	datad => \hostpc|cpu|E_src1\(0),
	combout => \hostpc|cpu|W_ienable_reg[0]~0_combout\);

-- Location: FF_X36_Y31_N25
\hostpc|cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_ienable_reg[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_ienable_reg\(0));

-- Location: LCCOMB_X36_Y31_N12
\hostpc|cpu|W_bstatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\hostpc|cpu|W_bstatus_reg~q\ & (((\hostpc|cpu|D_iw\(6)) # (!\hostpc|cpu|E_wrctl_status~1_combout\)) # (!\hostpc|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(7),
	datab => \hostpc|cpu|D_iw\(6),
	datac => \hostpc|cpu|E_wrctl_status~1_combout\,
	datad => \hostpc|cpu|W_bstatus_reg~q\,
	combout => \hostpc|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: LCCOMB_X36_Y31_N18
\hostpc|cpu|W_bstatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (\hostpc|cpu|D_iw\(7) & (!\hostpc|cpu|D_iw\(6) & (\hostpc|cpu|E_wrctl_status~1_combout\ & \hostpc|cpu|E_src1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(7),
	datab => \hostpc|cpu|D_iw\(6),
	datac => \hostpc|cpu|E_wrctl_status~1_combout\,
	datad => \hostpc|cpu|E_src1\(0),
	combout => \hostpc|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X37_Y31_N6
\hostpc|cpu|W_bstatus_reg_inst_nxt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_bstatus_reg_inst_nxt~2_combout\ = (\hostpc|cpu|R_ctrl_break~q\ & (((\hostpc|cpu|W_status_reg_pie~q\)))) # (!\hostpc|cpu|R_ctrl_break~q\ & ((\hostpc|cpu|W_bstatus_reg_inst_nxt~1_combout\) # ((\hostpc|cpu|W_bstatus_reg_inst_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	datab => \hostpc|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	datac => \hostpc|cpu|W_status_reg_pie~q\,
	datad => \hostpc|cpu|R_ctrl_break~q\,
	combout => \hostpc|cpu|W_bstatus_reg_inst_nxt~2_combout\);

-- Location: FF_X37_Y31_N7
\hostpc|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_bstatus_reg_inst_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_bstatus_reg~q\);

-- Location: LCCOMB_X36_Y31_N8
\hostpc|cpu|E_control_rd_data[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_control_rd_data[0]~0_combout\ = (\hostpc|cpu|D_iw\(7) & ((\hostpc|cpu|D_iw\(6) & (\hostpc|cpu|W_ienable_reg\(0))) # (!\hostpc|cpu|D_iw\(6) & ((\hostpc|cpu|W_bstatus_reg~q\))))) # (!\hostpc|cpu|D_iw\(7) & (((\hostpc|cpu|D_iw\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(7),
	datab => \hostpc|cpu|W_ienable_reg\(0),
	datac => \hostpc|cpu|D_iw\(6),
	datad => \hostpc|cpu|W_bstatus_reg~q\,
	combout => \hostpc|cpu|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X33_Y32_N20
\uart|the_UART_NIOSII_uart_regs|qualified_irq~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|qualified_irq~3_combout\ = (\uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\ & ((\uart|the_UART_NIOSII_uart_regs|control_reg\(7)) # ((\uart|the_UART_NIOSII_uart_regs|control_reg\(1) & 
-- \uart|the_UART_NIOSII_uart_rx|framing_error~q\)))) # (!\uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\ & (\uart|the_UART_NIOSII_uart_regs|control_reg\(1) & ((\uart|the_UART_NIOSII_uart_rx|framing_error~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|rx_char_ready~q\,
	datab => \uart|the_UART_NIOSII_uart_regs|control_reg\(1),
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(7),
	datad => \uart|the_UART_NIOSII_uart_rx|framing_error~q\,
	combout => \uart|the_UART_NIOSII_uart_regs|qualified_irq~3_combout\);

-- Location: LCCOMB_X32_Y32_N20
\uart|the_UART_NIOSII_uart_regs|qualified_irq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|qualified_irq~1_combout\ = (\uart|the_UART_NIOSII_uart_rx|break_detect~q\ & ((\uart|the_UART_NIOSII_uart_regs|control_reg\(2)) # ((\uart|the_UART_NIOSII_uart_rx|rx_overrun~q\ & 
-- \uart|the_UART_NIOSII_uart_regs|control_reg\(3))))) # (!\uart|the_UART_NIOSII_uart_rx|break_detect~q\ & (((\uart|the_UART_NIOSII_uart_rx|rx_overrun~q\ & \uart|the_UART_NIOSII_uart_regs|control_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|break_detect~q\,
	datab => \uart|the_UART_NIOSII_uart_regs|control_reg\(2),
	datac => \uart|the_UART_NIOSII_uart_rx|rx_overrun~q\,
	datad => \uart|the_UART_NIOSII_uart_regs|control_reg\(3),
	combout => \uart|the_UART_NIOSII_uart_regs|qualified_irq~1_combout\);

-- Location: LCCOMB_X32_Y32_N12
\uart|the_UART_NIOSII_uart_regs|qualified_irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|qualified_irq~0_combout\ = (\uart|the_UART_NIOSII_uart_tx|tx_overrun~q\ & ((\uart|the_UART_NIOSII_uart_regs|control_reg\(4)) # ((\uart|the_UART_NIOSII_uart_regs|control_reg\(5) & 
-- !\uart|the_UART_NIOSII_uart_tx|tx_shift_empty~q\)))) # (!\uart|the_UART_NIOSII_uart_tx|tx_overrun~q\ & (\uart|the_UART_NIOSII_uart_regs|control_reg\(5) & (!\uart|the_UART_NIOSII_uart_tx|tx_shift_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|tx_overrun~q\,
	datab => \uart|the_UART_NIOSII_uart_regs|control_reg\(5),
	datac => \uart|the_UART_NIOSII_uart_tx|tx_shift_empty~q\,
	datad => \uart|the_UART_NIOSII_uart_regs|control_reg\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|qualified_irq~0_combout\);

-- Location: LCCOMB_X32_Y32_N30
\uart|the_UART_NIOSII_uart_regs|qualified_irq~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|qualified_irq~2_combout\ = (\uart|the_UART_NIOSII_uart_regs|qualified_irq~1_combout\) # ((\uart|the_UART_NIOSII_uart_regs|qualified_irq~0_combout\) # ((\uart|the_UART_NIOSII_uart_regs|status_reg[8]~0_combout\ & 
-- \uart|the_UART_NIOSII_uart_regs|control_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|status_reg[8]~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_regs|qualified_irq~1_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(8),
	datad => \uart|the_UART_NIOSII_uart_regs|qualified_irq~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_regs|qualified_irq~2_combout\);

-- Location: LCCOMB_X32_Y31_N16
\uart|the_UART_NIOSII_uart_regs|qualified_irq\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|qualified_irq~combout\ = (\uart|the_UART_NIOSII_uart_regs|qualified_irq~3_combout\) # ((\uart|the_UART_NIOSII_uart_regs|qualified_irq~2_combout\) # ((\uart|the_UART_NIOSII_uart_regs|control_reg\(6) & 
-- !\uart|the_UART_NIOSII_uart_tx|tx_ready~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|control_reg\(6),
	datab => \uart|the_UART_NIOSII_uart_regs|qualified_irq~3_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|qualified_irq~2_combout\,
	datad => \uart|the_UART_NIOSII_uart_tx|tx_ready~q\,
	combout => \uart|the_UART_NIOSII_uart_regs|qualified_irq~combout\);

-- Location: FF_X32_Y31_N17
\uart|the_UART_NIOSII_uart_regs|irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|qualified_irq~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|irq~q\);

-- Location: LCCOMB_X36_Y31_N26
\hostpc|cpu|W_ipending_reg_nxt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_ipending_reg_nxt[0]~0_combout\ = (\uart|the_UART_NIOSII_uart_regs|irq~q\ & (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(0) & \hostpc|cpu|W_ienable_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|irq~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(0),
	datad => \hostpc|cpu|W_ienable_reg\(0),
	combout => \hostpc|cpu|W_ipending_reg_nxt[0]~0_combout\);

-- Location: FF_X36_Y31_N27
\hostpc|cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_ipending_reg_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_ipending_reg\(0));

-- Location: LCCOMB_X37_Y29_N16
\hostpc|cpu|E_control_rd_data[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_control_rd_data[0]~1_combout\ = (\hostpc|cpu|D_iw\(8) & (!\hostpc|cpu|D_iw\(10) & (!\hostpc|cpu|D_iw\(9) & \hostpc|cpu|W_ipending_reg\(0)))) # (!\hostpc|cpu|D_iw\(8) & ((\hostpc|cpu|D_iw\(10)) # ((\hostpc|cpu|D_iw\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(8),
	datab => \hostpc|cpu|D_iw\(10),
	datac => \hostpc|cpu|D_iw\(9),
	datad => \hostpc|cpu|W_ipending_reg\(0),
	combout => \hostpc|cpu|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X37_Y29_N2
\hostpc|cpu|E_control_rd_data[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_control_rd_data[0]~2_combout\ = (\hostpc|cpu|E_control_rd_data[0]~0_combout\ & (((\hostpc|cpu|D_iw\(8)) # (\hostpc|cpu|E_control_rd_data[0]~1_combout\)))) # (!\hostpc|cpu|E_control_rd_data[0]~0_combout\ & ((\hostpc|cpu|D_iw\(8) & 
-- ((\hostpc|cpu|E_control_rd_data[0]~1_combout\))) # (!\hostpc|cpu|D_iw\(8) & (\hostpc|cpu|W_status_reg_pie~q\ & !\hostpc|cpu|E_control_rd_data[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_status_reg_pie~q\,
	datab => \hostpc|cpu|E_control_rd_data[0]~0_combout\,
	datac => \hostpc|cpu|D_iw\(8),
	datad => \hostpc|cpu|E_control_rd_data[0]~1_combout\,
	combout => \hostpc|cpu|E_control_rd_data[0]~2_combout\);

-- Location: LCCOMB_X37_Y29_N30
\hostpc|cpu|E_control_rd_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_control_rd_data[0]~3_combout\ = (\hostpc|cpu|E_control_rd_data[0]~0_combout\ & (!\hostpc|cpu|E_control_rd_data[0]~2_combout\ & ((\hostpc|cpu|W_estatus_reg~q\) # (\hostpc|cpu|D_iw\(7))))) # (!\hostpc|cpu|E_control_rd_data[0]~0_combout\ & 
-- (((!\hostpc|cpu|D_iw\(7) & \hostpc|cpu|E_control_rd_data[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_estatus_reg~q\,
	datab => \hostpc|cpu|E_control_rd_data[0]~0_combout\,
	datac => \hostpc|cpu|D_iw\(7),
	datad => \hostpc|cpu|E_control_rd_data[0]~2_combout\,
	combout => \hostpc|cpu|E_control_rd_data[0]~3_combout\);

-- Location: FF_X37_Y29_N31
\hostpc|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_control_rd_data[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X36_Y29_N6
\hostpc|cpu|W_rf_wr_data[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[0]~4_combout\ = (!\hostpc|cpu|R_ctrl_br_cmp~q\ & ((\hostpc|cpu|R_ctrl_rd_ctl_reg~q\ & (\hostpc|cpu|W_control_rd_data\(0))) # (!\hostpc|cpu|R_ctrl_rd_ctl_reg~q\ & ((\hostpc|cpu|W_alu_result\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_control_rd_data\(0),
	datab => \hostpc|cpu|R_ctrl_br_cmp~q\,
	datac => \hostpc|cpu|W_alu_result\(0),
	datad => \hostpc|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \hostpc|cpu|W_rf_wr_data[0]~4_combout\);

-- Location: LCCOMB_X36_Y29_N4
\hostpc|cpu|W_rf_wr_data[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[0]~3_combout\ = (\hostpc|cpu|R_ctrl_br_cmp~q\ & \hostpc|cpu|W_cmp_result~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|R_ctrl_br_cmp~q\,
	datad => \hostpc|cpu|W_cmp_result~q\,
	combout => \hostpc|cpu|W_rf_wr_data[0]~3_combout\);

-- Location: LCCOMB_X32_Y30_N26
\hostpc|cpu|av_ld_byte0_data_nxt[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[0]~10_combout\ = (\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(0)) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout\)))) # (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- ((\memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[0]~1_combout\,
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[0]~10_combout\);

-- Location: LCCOMB_X33_Y33_N10
\uart|the_UART_NIOSII_uart_rx|rx_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|rx_data[0]~feeder_combout\ = \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \uart|the_UART_NIOSII_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out\(1),
	combout => \uart|the_UART_NIOSII_uart_rx|rx_data[0]~feeder_combout\);

-- Location: FF_X33_Y33_N11
\uart|the_UART_NIOSII_uart_rx|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_rx|rx_data[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_rx|got_new_char~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_rx|rx_data\(0));

-- Location: FF_X33_Y32_N31
\uart|the_UART_NIOSII_uart_regs|control_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|d_writedata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \uart|the_UART_NIOSII_uart_regs|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|control_reg\(0));

-- Location: LCCOMB_X33_Y32_N30
\uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~10_combout\ = (\hostpc|cpu|W_alu_result\(2) & ((\hostpc|cpu|W_alu_result\(3) & ((\uart|the_UART_NIOSII_uart_regs|control_reg\(0)))) # (!\hostpc|cpu|W_alu_result\(3) & 
-- (\uart|the_UART_NIOSII_uart_regs|tx_data\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_regs|tx_data\(0),
	datab => \hostpc|cpu|W_alu_result\(3),
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(0),
	datad => \hostpc|cpu|W_alu_result\(2),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~10_combout\);

-- Location: LCCOMB_X33_Y33_N30
\uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~11_combout\ = (!\hostpc|cpu|W_alu_result\(4) & ((\uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~10_combout\) # ((\uart|the_UART_NIOSII_uart_rx|rx_data\(0) & 
-- \uart|the_UART_NIOSII_uart_regs|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_rx|rx_data\(0),
	datab => \uart|the_UART_NIOSII_uart_regs|Equal1~0_combout\,
	datac => \uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~10_combout\,
	datad => \hostpc|cpu|W_alu_result\(4),
	combout => \uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~11_combout\);

-- Location: FF_X33_Y33_N31
\uart|the_UART_NIOSII_uart_regs|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|selected_read_data[0]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|readdata\(0));

-- Location: FF_X35_Y31_N1
\mm_interconnect_0|uart_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \uart|the_UART_NIOSII_uart_regs|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X35_Y31_N0
\hostpc|cpu|av_ld_byte0_data_nxt[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[0]~9_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|uart_s1_translator|av_readdata_pre\(0),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[0]~9_combout\);

-- Location: LCCOMB_X36_Y29_N2
\hostpc|cpu|av_ld_byte0_data_nxt[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_byte0_data_nxt[0]~11_combout\ = (\hostpc|cpu|av_ld_rshift8~1_combout\ & (((\hostpc|cpu|av_ld_byte1_data\(0))))) # (!\hostpc|cpu|av_ld_rshift8~1_combout\ & ((\hostpc|cpu|av_ld_byte0_data_nxt[0]~10_combout\) # 
-- ((\hostpc|cpu|av_ld_byte0_data_nxt[0]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_rshift8~1_combout\,
	datab => \hostpc|cpu|av_ld_byte0_data_nxt[0]~10_combout\,
	datac => \hostpc|cpu|av_ld_byte0_data_nxt[0]~9_combout\,
	datad => \hostpc|cpu|av_ld_byte1_data\(0),
	combout => \hostpc|cpu|av_ld_byte0_data_nxt[0]~11_combout\);

-- Location: FF_X36_Y29_N3
\hostpc|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_byte0_data_nxt[0]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X36_Y29_N8
\hostpc|cpu|W_rf_wr_data[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wr_data[0]~5_combout\ = (\hostpc|cpu|R_ctrl_ld~q\ & (((\hostpc|cpu|av_ld_byte0_data\(0))))) # (!\hostpc|cpu|R_ctrl_ld~q\ & ((\hostpc|cpu|W_rf_wr_data[0]~4_combout\) # ((\hostpc|cpu|W_rf_wr_data[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_rf_wr_data[0]~4_combout\,
	datab => \hostpc|cpu|W_rf_wr_data[0]~3_combout\,
	datac => \hostpc|cpu|R_ctrl_ld~q\,
	datad => \hostpc|cpu|av_ld_byte0_data\(0),
	combout => \hostpc|cpu|W_rf_wr_data[0]~5_combout\);

-- Location: FF_X32_Y29_N7
\hostpc|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(4));

-- Location: LCCOMB_X32_Y29_N6
\mm_interconnect_0|cmd_mux_001|src_payload~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = (\hostpc|cpu|d_writedata\(4) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|d_writedata\(4),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: M9K_X40_Y36_N0
\memory|the_altsyncram|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000800001ECF9CFFFFEFFFFF8012FFE014460088042000600040000000000000100080000108068040001610080180004800000802000302014802080100000000000004880041000091000040000000000410000010080C000000091101000400050040080000000420008028001300C108400100200000000610000820000098480010002002040000004A080100180080802200010A000404000000014000000000010000100120402014905040000221080200000080000020020000000804808000000600000000843081444480A4000004001100881491808000000C0004200C08000000012428000000103021A00002154C1200E0300034000000048A",
	mem_init2 => X"0000380C000D00000001100001340668B42498041410448880402008850000140422210018408400020822022490021090408C408408A08868050080000900008081020000180008000B42010010048500800005020000120000000150000800041211244A4140800000113000000000084C00005840800010000540A800000000000000000000000040010800000000001000000000000000002042410040240084442802044000102280000B450008010002928C21600421A0008082014810002002808090008020002000000C0000200200010000200029084500000004100204400200004000004200000000010064000000200021000502010980000804",
	mem_init1 => X"0000C09080040048600E014100860185220381080200000100001091C101864050000110061085401020810100020000083000200002100420002000012100014822312C0080048800000001000000902000000101104625A8000100109208090810500424801800704241204200800121020000024008000900601C0004200201851190102C0442810A082804881801004F80F3C2400020030A2400161200420000000004000010A0804000110602009002000221000A0004000001000050000100008041000400001000C08002502088008230861440408012002104009000200040240D154188002080142404040020087040842102220804080341040000",
	mem_init0 => X"0800D504020481082083C10240842000080000000000004201408202280008009802081002010084211200402048044002202010800008020488921001001008040900440004000808080820212044188388082114C210004020084002010242240208B42020600848040040081000104100028080010000142002082204014000800800008420100504800880420008040108004101160420010050204000084014285E004004003500100010004100020004010000200800400010084000004200800F4ECE7FEDF6FEFFFFF9FFF009016022010800080040110000010005980854000400096000100800148205500002000080012482000000200240020000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y35_N0
\memory|the_altsyncram|auto_generated|ram_block1a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000920000000000000000004DB5541510001492411EC01211E7F7100000000004000000100A07000200040040000005008000688060608007FFFC20000100004020000000020904921000000001800080108200000104008508500001210004008000000015D358000001002008800000840122400000040A0002010000004040000200000004008004008000000020000000000000000000840000000A030000000002000000000000054000060048800000000080000080100002",
	mem_init2 => X"440000000000101800060200004000000022000200000000000000000000001A00080000054A210000802000000000010204000000402800508200000C01000000000000502CAD000844000004000000006540150000000004404004000000054000004000000000054420000020000000008414144043150000308068A2A08021012A980000101C0000213991C020001E32380001040008000008000001000010000008000008200000091C170088100007008024105D30002097A000180208000108016AF4C028157A2B08201281200410050022000000020400F1002A3C0BA000024000000044000000030800000018400000180071214108120000020480",
	mem_init1 => X"000006814007DBF0923CA6878A40880008090484085AE00004824000B5C088012D701000128320040000C028010100001E02000000000104028404F1002B088000008040802008000400220000000C021002010002802022E24282048000008120000001A30001FEA8248794D0F15012000001018000040C8E013C647000000008208000008000000400004000002000002080000024705C002040001C0200902E98001044E800060082000042006A3D300A05B03D180C4488410C0420A024440520C022000000000042000030000002200000048440401001800002550000420000408022580002240042000082000550000000004012000441001006000008",
	mem_init0 => X"00005020900200C00004AA00001024002004060089600089008240040104000A9000000080141201200102100201002040050A010400100082A0800000018040010040018100080412000000C01802BA00004804280282000101420000040000000100001100000004040020084000040002010400000A200282000204400808188A00041A20220000000140000080000000082021108010050012002000284000008204008810108000000100008020140220004000802401010120010244000454020041008500020200000240E000020100048008100024002080040010022080242178100208080000020220080809008802200100500820022004202001",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a38_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a38_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X36_Y31_N10
\memory|the_altsyncram|auto_generated|mux2|result_node[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a38~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a38~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout\);

-- Location: LCCOMB_X36_Y31_N20
\memory|the_altsyncram|auto_generated|mux2|result_node[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a70\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[6]~37_combout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout\);

-- Location: LCCOMB_X35_Y28_N12
\hostpc|cpu|F_iw[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[6]~28_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(6) & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \hostpc|cpu|F_iw[6]~28_combout\);

-- Location: LCCOMB_X35_Y28_N0
\hostpc|cpu|F_iw[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[6]~29_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[6]~28_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw[0]~0_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[6]~38_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \hostpc|cpu|F_iw[6]~28_combout\,
	combout => \hostpc|cpu|F_iw[6]~29_combout\);

-- Location: FF_X35_Y28_N1
\hostpc|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[6]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(6));

-- Location: LCCOMB_X36_Y31_N0
\hostpc|cpu|E_src1[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[2]~2_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(6),
	datab => \hostpc|cpu|R_src1~30_combout\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \hostpc|cpu|E_src1[2]~2_combout\);

-- Location: FF_X36_Y31_N1
\hostpc|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[2]~2_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(2));

-- Location: LCCOMB_X37_Y32_N2
\hostpc|cpu|E_logic_result[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[2]~0_combout\ = (\hostpc|cpu|E_src2\(2) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src1\(2)))))) # (!\hostpc|cpu|E_src2\(2) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src1\(2)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(0),
	datab => \hostpc|cpu|E_src2\(2),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|E_src1\(2),
	combout => \hostpc|cpu|E_logic_result[2]~0_combout\);

-- Location: LCCOMB_X38_Y32_N8
\hostpc|cpu|W_alu_result[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[2]~2_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|E_logic_result[2]~0_combout\))) # (!\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|Add1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|Add1~9_combout\,
	datad => \hostpc|cpu|E_logic_result[2]~0_combout\,
	combout => \hostpc|cpu|W_alu_result[2]~2_combout\);

-- Location: FF_X38_Y32_N9
\hostpc|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[2]~2_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(2));

-- Location: LCCOMB_X28_Y32_N0
\mm_interconnect_0|cmd_mux|src_data[38]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(38) = (\hostpc|cpu|W_alu_result\(2) & ((\mm_interconnect_0|cmd_mux|saved_grant\(0)) # ((\hostpc|cpu|F_pc\(0) & \mm_interconnect_0|cmd_mux|saved_grant\(1))))) # (!\hostpc|cpu|W_alu_result\(2) & (\hostpc|cpu|F_pc\(0) & 
-- ((\mm_interconnect_0|cmd_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(2),
	datab => \hostpc|cpu|F_pc\(0),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|src_data\(38));

-- Location: FF_X28_Y29_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_mux|src_data\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X28_Y32_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(2) & (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(3) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(4) & !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(2),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(3),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(4),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(1),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y29_N8
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(0) & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y27_N10
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\ & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|debugaccess~q\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|debugaccess~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X30_Y27_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~0_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~q\) # ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|always1~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|writedata\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCCOMB_X30_Y27_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~feeder_combout\ = \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~feeder_combout\);

-- Location: FF_X30_Y27_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X21_Y28_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X21_Y28_N7
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: LCCOMB_X21_Y28_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\);

-- Location: FF_X21_Y28_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X21_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[0]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[0]~feeder_combout\);

-- Location: FF_X21_Y28_N25
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out\(0));

-- Location: LCCOMB_X22_Y24_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\);

-- Location: LCCOMB_X25_Y24_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\);

-- Location: LCCOMB_X25_Y24_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15_combout\);

-- Location: FF_X22_Y24_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X23_Y24_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\);

-- Location: FF_X23_Y24_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X25_Y24_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13_combout\);

-- Location: LCCOMB_X25_Y24_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~13_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~14_combout\);

-- Location: FF_X25_Y24_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X22_Y24_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: FF_X22_Y24_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X23_Y24_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\);

-- Location: LCCOMB_X23_Y24_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X23_Y25_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X23_Y25_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X22_Y25_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X22_Y25_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X22_Y25_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X22_Y25_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X22_Y25_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X22_Y24_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X21_Y28_N26
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: LCCOMB_X27_Y26_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~32_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(35))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|Mux37~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(35),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~32_combout\);

-- Location: FF_X27_Y26_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~32_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(34));

-- Location: FF_X27_Y26_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(34),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34));

-- Location: FF_X28_Y29_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X28_Y30_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ $ 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonAReg\(10),
	cin => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X27_Y26_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(17))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(17),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X28_Y26_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~q\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X28_Y26_N15
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X28_Y26_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X29_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~19_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(19))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(19),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X29_Y28_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X27_Y28_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~12_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(16) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(16),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X27_Y28_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X26_Y28_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~43_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(16)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(16),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(16),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~43_combout\);

-- Location: LCCOMB_X26_Y28_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~44_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~43_combout\ & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(18) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~43_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(18) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~43_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(18),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~44_combout\);

-- Location: FF_X26_Y28_N31
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~44_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(17));

-- Location: LCCOMB_X27_Y27_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(17),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\);

-- Location: FF_X27_Y27_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[17]~feeder_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(17));

-- Location: LCCOMB_X28_Y29_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(17))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(17),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(34),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X28_Y29_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~0_combout\)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- (((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X28_Y29_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X34_Y28_N16
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\ & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|debugaccess~q\ & !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|debugaccess~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X28_Y28_N0
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(35),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X28_Y28_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X28_Y28_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~0_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_wr~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X29_Y28_N18
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~19_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X29_Y28_N19
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(7));

-- Location: FF_X35_Y30_N9
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X35_Y30_N18
\hostpc|cpu|F_iw[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[7]~30_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(7) & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \hostpc|cpu|F_iw[7]~30_combout\);

-- Location: LCCOMB_X35_Y30_N30
\hostpc|cpu|F_iw[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[7]~31_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[7]~30_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \hostpc|cpu|F_iw[7]~30_combout\,
	datac => \memory|the_altsyncram|auto_generated|mux2|result_node[7]~40_combout\,
	datad => \hostpc|cpu|D_iw[0]~0_combout\,
	combout => \hostpc|cpu|F_iw[7]~31_combout\);

-- Location: FF_X35_Y30_N31
\hostpc|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[7]~31_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(7));

-- Location: LCCOMB_X36_Y31_N16
\hostpc|cpu|E_wrctl_estatus~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_wrctl_estatus~0_combout\ = (!\hostpc|cpu|D_iw\(7) & (\hostpc|cpu|D_iw\(6) & \hostpc|cpu|E_wrctl_status~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(7),
	datab => \hostpc|cpu|D_iw\(6),
	datac => \hostpc|cpu|E_wrctl_status~1_combout\,
	combout => \hostpc|cpu|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X37_Y31_N24
\hostpc|cpu|W_estatus_reg_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_estatus_reg_inst_nxt~0_combout\ = (!\hostpc|cpu|R_ctrl_exception~q\ & ((\hostpc|cpu|E_wrctl_estatus~0_combout\ & ((\hostpc|cpu|E_src1\(0)))) # (!\hostpc|cpu|E_wrctl_estatus~0_combout\ & (\hostpc|cpu|W_estatus_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_wrctl_estatus~0_combout\,
	datab => \hostpc|cpu|R_ctrl_exception~q\,
	datac => \hostpc|cpu|W_estatus_reg~q\,
	datad => \hostpc|cpu|E_src1\(0),
	combout => \hostpc|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X37_Y31_N28
\hostpc|cpu|W_estatus_reg_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_estatus_reg_inst_nxt~1_combout\ = (\hostpc|cpu|W_estatus_reg_inst_nxt~0_combout\) # ((\hostpc|cpu|W_status_reg_pie~q\ & \hostpc|cpu|R_ctrl_exception~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|W_estatus_reg_inst_nxt~0_combout\,
	datac => \hostpc|cpu|W_status_reg_pie~q\,
	datad => \hostpc|cpu|R_ctrl_exception~q\,
	combout => \hostpc|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X37_Y31_N29
\hostpc|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_estatus_reg~q\);

-- Location: LCCOMB_X36_Y31_N28
\hostpc|cpu|E_wrctl_status~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_wrctl_status~0_combout\ = (!\hostpc|cpu|D_iw\(7) & !\hostpc|cpu|D_iw\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(7),
	datac => \hostpc|cpu|D_iw\(6),
	combout => \hostpc|cpu|E_wrctl_status~0_combout\);

-- Location: LCCOMB_X36_Y31_N14
\hostpc|cpu|W_status_reg_pie_inst_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (\hostpc|cpu|E_wrctl_status~0_combout\ & ((\hostpc|cpu|E_wrctl_status~1_combout\ & ((\hostpc|cpu|E_src1\(0)))) # (!\hostpc|cpu|E_wrctl_status~1_combout\ & (\hostpc|cpu|W_status_reg_pie~q\)))) # 
-- (!\hostpc|cpu|E_wrctl_status~0_combout\ & (\hostpc|cpu|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_wrctl_status~0_combout\,
	datab => \hostpc|cpu|W_status_reg_pie~q\,
	datac => \hostpc|cpu|E_wrctl_status~1_combout\,
	datad => \hostpc|cpu|E_src1\(0),
	combout => \hostpc|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X37_Y31_N0
\hostpc|cpu|W_status_reg_pie_inst_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_status_reg_pie_inst_nxt~1_combout\ = (\hostpc|cpu|D_op_cmpge~0_combout\ & ((\hostpc|cpu|Equal62~8_combout\ & ((\hostpc|cpu|W_bstatus_reg~q\))) # (!\hostpc|cpu|Equal62~8_combout\ & (\hostpc|cpu|W_status_reg_pie_inst_nxt~0_combout\)))) # 
-- (!\hostpc|cpu|D_op_cmpge~0_combout\ & (\hostpc|cpu|W_status_reg_pie_inst_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	datab => \hostpc|cpu|D_op_cmpge~0_combout\,
	datac => \hostpc|cpu|Equal62~8_combout\,
	datad => \hostpc|cpu|W_bstatus_reg~q\,
	combout => \hostpc|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X37_Y29_N20
\hostpc|cpu|D_op_eret\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_op_eret~combout\ = (\hostpc|cpu|Equal0~2_combout\ & (\hostpc|cpu|Equal0~7_combout\ & (\hostpc|cpu|D_op_eret~0_combout\ & \hostpc|cpu|Equal62~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~2_combout\,
	datab => \hostpc|cpu|Equal0~7_combout\,
	datac => \hostpc|cpu|D_op_eret~0_combout\,
	datad => \hostpc|cpu|Equal62~8_combout\,
	combout => \hostpc|cpu|D_op_eret~combout\);

-- Location: LCCOMB_X37_Y31_N18
\hostpc|cpu|W_status_reg_pie_inst_nxt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_status_reg_pie_inst_nxt~3_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|D_op_eret~combout\ & (\hostpc|cpu|W_estatus_reg~q\)) # (!\hostpc|cpu|D_op_eret~combout\ & 
-- ((\hostpc|cpu|W_status_reg_pie_inst_nxt~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_estatus_reg~q\,
	datab => \hostpc|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	datac => \hostpc|cpu|D_op_eret~combout\,
	datad => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \hostpc|cpu|W_status_reg_pie_inst_nxt~3_combout\);

-- Location: FF_X37_Y31_N19
\hostpc|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_status_reg_pie_inst_nxt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_status_reg_pie~q\);

-- Location: LCCOMB_X34_Y30_N30
\hostpc|cpu|D_iw[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_iw[0]~0_combout\ = (\hostpc|cpu|W_status_reg_pie~q\ & (!\hostpc|cpu|W_ipending_reg\(0) & ((\hostpc|cpu|hbreak_enabled~q\) # (!\hostpc|cpu|hbreak_req~0_combout\)))) # (!\hostpc|cpu|W_status_reg_pie~q\ & ((\hostpc|cpu|hbreak_enabled~q\) # 
-- ((!\hostpc|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_status_reg_pie~q\,
	datab => \hostpc|cpu|hbreak_enabled~q\,
	datac => \hostpc|cpu|W_ipending_reg\(0),
	datad => \hostpc|cpu|hbreak_req~0_combout\,
	combout => \hostpc|cpu|D_iw[0]~0_combout\);

-- Location: LCCOMB_X35_Y30_N24
\mm_interconnect_0|rsp_mux_001|src_payload~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(5) & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X35_Y30_N26
\hostpc|cpu|F_iw[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[5]~24_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~6_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[5]~32_combout\))) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw[0]~0_combout\,
	datab => \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[5]~32_combout\,
	combout => \hostpc|cpu|F_iw[5]~24_combout\);

-- Location: FF_X35_Y30_N27
\hostpc|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[5]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(5));

-- Location: LCCOMB_X41_Y28_N20
\hostpc|cpu|D_ctrl_hi_imm16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_hi_imm16~0_combout\ = (!\hostpc|cpu|D_iw\(0) & (!\hostpc|cpu|D_iw\(1) & ((\hostpc|cpu|D_iw\(3)) # (\hostpc|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X39_Y28_N28
\hostpc|cpu|D_ctrl_hi_imm16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_hi_imm16~1_combout\ = (\hostpc|cpu|D_iw\(5) & (\hostpc|cpu|D_iw\(2) & \hostpc|cpu|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|D_iw\(5),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \hostpc|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X39_Y28_N29
\hostpc|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X39_Y29_N2
\hostpc|cpu|E_src2[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src2[11]~15_combout\ = (\hostpc|cpu|R_ctrl_hi_imm16~q\) # ((\hostpc|cpu|R_ctrl_force_src2_zero~q\) # (\hostpc|cpu|R_ctrl_src_imm5_shift_rot~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_hi_imm16~q\,
	datab => \hostpc|cpu|R_ctrl_force_src2_zero~q\,
	datad => \hostpc|cpu|R_ctrl_src_imm5_shift_rot~q\,
	combout => \hostpc|cpu|E_src2[11]~15_combout\);

-- Location: LCCOMB_X35_Y29_N20
\hostpc|cpu|R_src2_lo[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_src2_lo[15]~7_combout\ = (!\hostpc|cpu|E_src2[11]~15_combout\ & ((\hostpc|cpu|R_src2_use_imm~q\ & (\hostpc|cpu|D_iw\(21))) # (!\hostpc|cpu|R_src2_use_imm~q\ & 
-- ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2[11]~15_combout\,
	datab => \hostpc|cpu|D_iw\(21),
	datac => \hostpc|cpu|R_src2_use_imm~q\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	combout => \hostpc|cpu|R_src2_lo[15]~7_combout\);

-- Location: FF_X35_Y29_N21
\hostpc|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_src2_lo[15]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src2\(15));

-- Location: LCCOMB_X41_Y29_N26
\hostpc|cpu|E_logic_result[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[15]~6_combout\ = (\hostpc|cpu|E_src2\(15) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|E_src1\(15) & \hostpc|cpu|R_logic_op\(0)))))) # (!\hostpc|cpu|E_src2\(15) & ((\hostpc|cpu|E_src1\(15) & (\hostpc|cpu|R_logic_op\(1))) # 
-- (!\hostpc|cpu|E_src1\(15) & (!\hostpc|cpu|R_logic_op\(1) & !\hostpc|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_src2\(15),
	datab => \hostpc|cpu|E_src1\(15),
	datac => \hostpc|cpu|R_logic_op\(1),
	datad => \hostpc|cpu|R_logic_op\(0),
	combout => \hostpc|cpu|E_logic_result[15]~6_combout\);

-- Location: LCCOMB_X39_Y33_N14
\hostpc|cpu|W_alu_result[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[15]~6_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[15]~6_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[15]~6_combout\,
	datad => \hostpc|cpu|Add1~51_combout\,
	combout => \hostpc|cpu|W_alu_result[15]~6_combout\);

-- Location: FF_X39_Y33_N15
\hostpc|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[15]~6_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(15));

-- Location: LCCOMB_X39_Y33_N30
\mm_interconnect_0|cmd_mux_001|src_data[51]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(51) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\hostpc|cpu|F_pc\(13)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \hostpc|cpu|W_alu_result\(15))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\hostpc|cpu|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \hostpc|cpu|W_alu_result\(15),
	datad => \hostpc|cpu|F_pc\(13),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(51));

-- Location: LCCOMB_X39_Y33_N20
\memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\ = (!\memory|wren~0_combout\ & (!\mm_interconnect_0|cmd_mux_001|src_data\(51) & \mm_interconnect_0|cmd_mux_001|src_data\(52)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \memory|wren~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|src_data\(51),
	datad => \mm_interconnect_0|cmd_mux_001|src_data\(52),
	combout => \memory|the_altsyncram|auto_generated|decode3|w_anode839w[2]~0_combout\);

-- Location: M9K_X40_Y13_N0
\memory|the_altsyncram|auto_generated|ram_block1a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026E6E405444008D9BE000000000000D7CFDAF50064000880F1B20A800F2A31E100000560212F3188C1189378D3FFFC939076B53D0E8F0876A7A8E47E476AA21FA9EA6E2350D7EEDF4BD5739BDBBDFE20FAACE1D0BA29843448724D27107A744E8BA3FF086F73ABCFB38FF88AF591DDB6CEF23BBFB3BC87E788E873EA0873EA086D55FA45C43448E87B929CED9D5FAE4A7384AC57F10D121AB929CED72539C892B5688DB51FC43448EA96464AA554C494",
	mem_init2 => X"90D2A44B91895562CE58A9C87CF2566F10D914B8ADE216B6217ADE217ADE21C9C86621510CC6AF7F222E9CF10D12376971899D20DD0E8610C84AE7F22174E7886891C8E52FD357887B9DBE45D39F10D12180812A91F2D3E4321705D39886890C92E45D39C43448F90C95CFB22E9CC4344E8B4487DD83576289FFB70367AC52C3CB2F10BBFFCBFFDE7E56ADFF95D3EFDEBFF2BBFFF817FFEFCF8BFBF6FE5BAFFFD5F8BFC3AFFFD0A7E57F297FF2BB1FE9FCFA7FBFA445EDEBFE649BDFFFA5F148FFFA980D5DF78F06AFFA3B5B67CFEF9F1F69A0FF1500F801F22C0FF58F03ED7FBFFFFF858FBBC3F81E2EEF1FF12AFEE0FF85FFFC7FFFF8183FFFE2009B7FF880",
	mem_init1 => X"9800767E8D9FFFF36DDC8EFB99408ABE6C603050A25AEDF2F63828A4B5DA66EC2D76B36FCFED9F1EFBF30D07F855C7EEFF63E801F807EDECF92C0BFD8F023F2FDFF3FFE2FEE7FC9DDDFFFCB1EBB8FF7336FEF9AFFFAFF3C5F0307FF88026DFFE2026001D9E9F67FFFCDB7B91DF731012BFFCADFDEFCBF5FEEE9F7FE575FBDFFFC0BFF4F8BFBF2BFE6EBFFF57E2FF0EBFFF429F95FCA5FF4AEE7FA7F3E9FEFED176F5FF3347F6FFE97C523FFEA60367FDE3C1B7E07F98E98EBC065F5E035D75E06AD5F5F057FB7C5FB2FFFE5FFFFF7FCFCEF6BD3FF6E7DFFBDFF4FFE6EE000FFFFE5FFFFAD674F8CD24F2FFFCBFFFFD9BB6E007BF6F313FEBE6FFFF9BFFFFFE73",
	mem_init0 => X"FFFFFDB7FFFF7FFEFFCDDC001BF9FFEFB5FFDBEB59D233493CDFFFE6FFFFFAB776C00828046440EA4001F5A211EA003A0343773FB87810080208000E0D019D1D011D1D01186808E1D41C0043003FDBDD001380144023F0E0267BFAC6018B020C2E82C220004E77740461A033A3C0804C008E41780004B05046617ED09080439702111049C01E560165032D248023810219902ED7306C8943C088ED081040ED34242DDC4CA83066434A1C14629E2005D421805210B04144002EA030127E08021020812704FEA610804C92E082819C1D210CF1101B8130EAE0003BF3972C4025042302091B3B382D08B42651041CC1750180B7200C012EF08622534095A0248011",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a47_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a47_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M9K_X24_Y13_N0
\memory|the_altsyncram|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000600653FFFFFFFFFFFFFFFFFFFFFE6A95132043044408920412000A9F1C000660CB0800A5170011100260808011403C4781208125A0330885F03CA82C07F400402E009430000049D6C606800003FC22380000431E4E492C98A001428F2F03AEEB8528526F002BFDB14DC91DF17E30243DE8F00FDB1FA166D1D02014BE44000AC2AFFDFBF600DB9232E1614A6AE9F8401AF6FFE2F4FFE3BC10BA666E04513334B8000E13EACE278D382261B6B3E38071E1E886C040012C18803FB5BFAE88ADFFFC888EB09602FB0008031145111128803051157002E3771C06A6033E38F020011C3F7FABC008712DB8000761725CE9A500A99E225D5BD8BCECECB1131C1322A",
	mem_init2 => X"D7F062F3B3B28000704CA1F635D9748044056C12242C8804892092E409338865299C1018442812042CF239011145000926887FF33D56EC790450B2180004126F00502064A7E643141BF18144E54B7A4E6A001B4068AD1900000038000100050508E4A243E700653001AD312E803800D3184B4010405B56A3172CDEF14D698BC67BBF07274DCDD0894FC7CED80C4571CEB2C8F000DC82D80E002092A54A940B9A2841E2413508A8216752041BF11042A09ACCAC2CF152780ABBF4702124009648004800E5A0980520502B32A000018000001403000059D00052119410826582910147AD72FCE1100B0043D2000181040022E402500820B1F6522B3DC0A4411324",
	mem_init1 => X"FF338F7FEBE096384A26DCBEF052050E13C96D83416B1779FC9BBC401D280007AC91412BF9ED122FABDB36B40001553FFE62F88EE3814C3FF6A60E11A13E6CC4B659991EBB63D8F241F78EAACE3BF3465DFA7656172433238FBFFED1FF7DFFFB9FF5827FDF788C802C2554A1011F779EFFF6FFE54079EFA2C7478C4E09EF1701FD0EC603009AC2A9288402C0869E48DFFFF27F7FDBAF283E314104001083EC0C5C0058004E14FEFFE310E1457FFF7EB98136000E11187E5523F000801045B020120023901E82418242AF8C901825074549DE15414768C7020E940004210CA00200B06188A00260100310A00002EB0E38140200E502139B081C419C4821912040",
	mem_init0 => X"1800898740C048044000019045020C8938500B245000401922180AEC190011011A8AB418C32190C8108028740C046812E402083834822B40404A41940300190E81808801224704988C8C8C3070040020062B0040000409F1F402742243A060260044100126000E8405110089088B492A00A2A059582978900256B771203800AC598015C2A0C0145D0020441040013E3E804E80480000000813C7D0025C032001087486CEF4E042C0205C20008A67E72F3710429EAD07D5E0204000980C300E78234808800000000000000000000003560392410C14100250420400C2EC4409A081BE030400001340A08418604C8880EFDF10FF7B73CF1DE88000013008000102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y27_N12
\memory|the_altsyncram|auto_generated|mux2|result_node[15]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[15]~35_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\memory|the_altsyncram|auto_generated|ram_block1a47~portadataout\)) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & ((\memory|the_altsyncram|auto_generated|ram_block1a15~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|ram_block1a47~portadataout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[15]~35_combout\);

-- Location: LCCOMB_X35_Y30_N6
\memory|the_altsyncram|auto_generated|mux2|result_node[15]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[15]~36_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[15]~35_combout\) # ((\memory|the_altsyncram|auto_generated|ram_block1a79\ & 
-- \memory|the_altsyncram|auto_generated|address_reg_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|ram_block1a79\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[15]~35_combout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[15]~36_combout\);

-- Location: LCCOMB_X35_Y30_N12
\mm_interconnect_0|rsp_mux_001|src_payload~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(15),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\);

-- Location: LCCOMB_X35_Y30_N20
\hostpc|cpu|F_iw[15]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[15]~27_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~7_combout\) # ((\memory|the_altsyncram|auto_generated|mux2|result_node[15]~36_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[15]~36_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|src_payload~7_combout\,
	combout => \hostpc|cpu|F_iw[15]~27_combout\);

-- Location: FF_X35_Y30_N21
\hostpc|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[15]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(15));

-- Location: LCCOMB_X37_Y28_N24
\hostpc|cpu|D_op_eret~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_op_eret~0_combout\ = (!\hostpc|cpu|D_iw\(14) & !\hostpc|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_op_eret~0_combout\);

-- Location: LCCOMB_X37_Y26_N30
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ = (!\hostpc|cpu|Equal62~2_combout\ & (!\hostpc|cpu|Equal62~6_combout\ & (!\hostpc|cpu|Equal62~5_combout\ & !\hostpc|cpu|Equal62~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~2_combout\,
	datab => \hostpc|cpu|Equal62~6_combout\,
	datac => \hostpc|cpu|Equal62~5_combout\,
	datad => \hostpc|cpu|Equal62~0_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\);

-- Location: LCCOMB_X39_Y28_N6
\hostpc|cpu|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~15_combout\ = (\hostpc|cpu|D_iw\(0) & (\hostpc|cpu|D_iw\(3) & (!\hostpc|cpu|D_iw\(2) & !\hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(0),
	datab => \hostpc|cpu|D_iw\(3),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~15_combout\);

-- Location: LCCOMB_X38_Y26_N26
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ = (!\hostpc|cpu|Equal0~15_combout\ & (((\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\) # (!\hostpc|cpu|Equal0~6_combout\)) # (!\hostpc|cpu|D_op_eret~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_op_eret~0_combout\,
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\,
	datac => \hostpc|cpu|Equal0~6_combout\,
	datad => \hostpc|cpu|Equal0~15_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\);

-- Location: LCCOMB_X38_Y26_N6
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ = (((!\hostpc|cpu|Equal62~12_combout\ & !\hostpc|cpu|Equal62~4_combout\)) # (!\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)) # (!\hostpc|cpu|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~12_combout\,
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datad => \hostpc|cpu|Equal62~4_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\);

-- Location: LCCOMB_X38_Y26_N16
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ = (((!\hostpc|cpu|Equal62~8_combout\ & !\hostpc|cpu|Equal62~3_combout\)) # (!\hostpc|cpu|D_op_opx_rsv63~0_combout\)) # (!\hostpc|cpu|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~8_combout\,
	datab => \hostpc|cpu|Equal62~3_combout\,
	datac => \hostpc|cpu|Equal0~6_combout\,
	datad => \hostpc|cpu|D_op_opx_rsv63~0_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\);

-- Location: LCCOMB_X37_Y26_N4
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ = ((!\hostpc|cpu|Equal62~13_combout\ & (!\hostpc|cpu|Equal62~8_combout\ & !\hostpc|cpu|Equal62~6_combout\))) # (!\hostpc|cpu|D_op_opx_rsv17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~13_combout\,
	datab => \hostpc|cpu|Equal62~8_combout\,
	datac => \hostpc|cpu|D_op_opx_rsv17~0_combout\,
	datad => \hostpc|cpu|Equal62~6_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\);

-- Location: LCCOMB_X38_Y26_N12
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ = (((!\hostpc|cpu|Equal62~1_combout\ & !\hostpc|cpu|Equal62~11_combout\)) # (!\hostpc|cpu|D_op_opx_rsv63~0_combout\)) # (!\hostpc|cpu|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~1_combout\,
	datab => \hostpc|cpu|Equal62~11_combout\,
	datac => \hostpc|cpu|Equal0~6_combout\,
	datad => \hostpc|cpu|D_op_opx_rsv63~0_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\);

-- Location: LCCOMB_X38_Y26_N18
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ = (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ & (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ & (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ & 
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\,
	datac => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\,
	datad => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\);

-- Location: LCCOMB_X37_Y27_N18
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ = (!\hostpc|cpu|D_iw\(4)) # (!\hostpc|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datac => \hostpc|cpu|D_iw\(4),
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LCCOMB_X37_Y27_N16
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ = (\hostpc|cpu|D_iw\(13)) # (((\hostpc|cpu|D_iw\(15)) # (!\hostpc|cpu|D_iw\(14))) # (!\hostpc|cpu|D_iw\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(13),
	datab => \hostpc|cpu|D_iw\(12),
	datac => \hostpc|cpu|D_iw\(14),
	datad => \hostpc|cpu|D_iw\(15),
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LCCOMB_X37_Y27_N28
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ = ((\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\) # ((\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\) # (!\hostpc|cpu|D_iw\(16)))) # (!\hostpc|cpu|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~2_combout\,
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\,
	datac => \hostpc|cpu|D_iw\(16),
	datad => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: LCCOMB_X37_Y26_N26
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ = (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ & (((!\hostpc|cpu|Equal62~9_combout\ & !\hostpc|cpu|Equal62~5_combout\)) # (!\hostpc|cpu|D_op_opx_rsv17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_op_opx_rsv17~0_combout\,
	datab => \hostpc|cpu|Equal62~9_combout\,
	datac => \hostpc|cpu|Equal62~5_combout\,
	datad => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\);

-- Location: LCCOMB_X38_Y26_N24
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ = (((!\hostpc|cpu|D_iw\(14) & !\hostpc|cpu|D_iw\(15))) # (!\hostpc|cpu|Equal62~10_combout\)) # (!\hostpc|cpu|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal62~10_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\);

-- Location: LCCOMB_X38_Y26_N28
\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ = (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ & (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ & (\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ & 
-- \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\,
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\,
	datac => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\,
	datad => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\,
	combout => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\);

-- Location: LCCOMB_X38_Y26_N22
\hostpc|cpu|D_ctrl_exception~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_exception~3_combout\ = (\hostpc|cpu|Equal62~14_combout\ & ((\hostpc|cpu|D_op_opx_rsv63~0_combout\) # ((\hostpc|cpu|Equal62~12_combout\ & !\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)))) # (!\hostpc|cpu|Equal62~14_combout\ & 
-- (\hostpc|cpu|Equal62~12_combout\ & (!\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~14_combout\,
	datab => \hostpc|cpu|Equal62~12_combout\,
	datac => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datad => \hostpc|cpu|D_op_opx_rsv63~0_combout\,
	combout => \hostpc|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X38_Y29_N28
\hostpc|cpu|D_ctrl_exception~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_exception~4_combout\ = (\hostpc|cpu|D_iw\(13) & (((!\hostpc|cpu|D_iw\(14) & \hostpc|cpu|D_iw\(11))) # (!\hostpc|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|D_iw\(12),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X38_Y29_N30
\hostpc|cpu|D_ctrl_exception~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_exception~5_combout\ = (\hostpc|cpu|D_ctrl_exception~3_combout\) # ((!\hostpc|cpu|D_iw\(15) & (\hostpc|cpu|D_iw\(16) & \hostpc|cpu|D_ctrl_exception~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(15),
	datab => \hostpc|cpu|D_ctrl_exception~3_combout\,
	datac => \hostpc|cpu|D_iw\(16),
	datad => \hostpc|cpu|D_ctrl_exception~4_combout\,
	combout => \hostpc|cpu|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X38_Y29_N6
\hostpc|cpu|D_ctrl_exception~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_exception~6_combout\ = (((\hostpc|cpu|Equal0~6_combout\ & \hostpc|cpu|D_ctrl_exception~5_combout\)) # (!\hostpc|cpu|D_ctrl_exception~2_combout\)) # (!\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|D_ctrl_exception~5_combout\,
	datad => \hostpc|cpu|D_ctrl_exception~2_combout\,
	combout => \hostpc|cpu|D_ctrl_exception~6_combout\);

-- Location: FF_X38_Y29_N7
\hostpc|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_exception~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X37_Y31_N30
\hostpc|cpu|F_pc_no_crst_nxt[16]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[16]~7_combout\ = (!\hostpc|cpu|R_ctrl_exception~q\ & ((\hostpc|cpu|R_ctrl_break~q\) # ((!\hostpc|cpu|F_pc_sel_nxt~0_combout\ & \hostpc|cpu|F_pc_plus_one[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_sel_nxt~0_combout\,
	datab => \hostpc|cpu|R_ctrl_break~q\,
	datac => \hostpc|cpu|F_pc_plus_one[16]~32_combout\,
	datad => \hostpc|cpu|R_ctrl_exception~q\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[16]~7_combout\);

-- Location: LCCOMB_X37_Y31_N12
\hostpc|cpu|F_pc_no_crst_nxt[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[16]~8_combout\ = (\hostpc|cpu|F_pc_no_crst_nxt[16]~7_combout\) # ((\hostpc|cpu|F_pc_sel_nxt~0_combout\ & (!\hostpc|cpu|R_ctrl_exception~q\ & \hostpc|cpu|Add1~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_sel_nxt~0_combout\,
	datab => \hostpc|cpu|R_ctrl_exception~q\,
	datac => \hostpc|cpu|F_pc_no_crst_nxt[16]~7_combout\,
	datad => \hostpc|cpu|Add1~57_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[16]~8_combout\);

-- Location: FF_X37_Y31_N13
\hostpc|cpu|F_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[16]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(16));

-- Location: LCCOMB_X38_Y31_N28
\mm_interconnect_0|router_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~0_combout\ = (\hostpc|cpu|F_pc\(16) & (\hostpc|cpu|F_pc\(15) & (!\hostpc|cpu|F_pc\(14) & !\hostpc|cpu|F_pc\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(16),
	datab => \hostpc|cpu|F_pc\(15),
	datac => \hostpc|cpu|F_pc\(14),
	datad => \hostpc|cpu|F_pc\(13),
	combout => \mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LCCOMB_X34_Y27_N12
\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~2_combout\ = (\mm_interconnect_0|router_001|Equal1~1_combout\ & ((\mm_interconnect_0|router_001|Equal1~0_combout\ & 
-- ((\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~0_combout\))) # (!\mm_interconnect_0|router_001|Equal1~0_combout\ & (\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~1_combout\)))) # 
-- (!\mm_interconnect_0|router_001|Equal1~1_combout\ & (\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~1_combout\,
	datab => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~0_combout\,
	datac => \mm_interconnect_0|router_001|Equal1~1_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X34_Y27_N6
\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~3_combout\ = (\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~q\) # ((\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~2_combout\ & 
-- (\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ & !\hostpc|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~2_combout\,
	datab => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datac => \hostpc|cpu|i_read~q\,
	datad => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~3_combout\);

-- Location: LCCOMB_X34_Y27_N24
\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~4_combout\ = (\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~3_combout\ & (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- !\mm_interconnect_0|rsp_demux|src1_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~3_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~4_combout\);

-- Location: FF_X34_Y27_N25
\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X34_Y27_N2
\mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\ = (!\hostpc|cpu|i_read~q\ & !\mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|i_read~q\,
	datad => \mm_interconnect_0|hostpc_instruction_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\);

-- Location: LCCOMB_X33_Y27_N8
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\ & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\)))) # (!\mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\ & (((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X33_Y27_N15
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][58]~q\);

-- Location: LCCOMB_X33_Y27_N14
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][58]~q\))) # (!\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout\,
	datac => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][58]~q\,
	datad => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X33_Y27_N4
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X36_Y27_N1
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][58]~q\);

-- Location: LCCOMB_X36_Y27_N30
\mm_interconnect_0|rsp_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][58]~q\) # (!\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][76]~q\,
	datad => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][58]~q\,
	combout => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X35_Y31_N8
\mm_interconnect_0|hostpc_data_master_translator|read_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_data_master_translator|read_accepted~0_combout\ = (!\mm_interconnect_0|rsp_demux|src0_valid~0_combout\ & (!\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & 
-- (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|hostpc_data_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux|src0_valid~0_combout\,
	datab => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datad => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X35_Y31_N24
\mm_interconnect_0|hostpc_data_master_translator|read_accepted~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_data_master_translator|read_accepted~2_combout\ = (\mm_interconnect_0|hostpc_data_master_translator|read_accepted~0_combout\) # ((\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\ & 
-- (\mm_interconnect_0|hostpc_data_master_translator|read_accepted~1_combout\ & \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~1_combout\,
	datac => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~0_combout\,
	datad => \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\,
	combout => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~2_combout\);

-- Location: FF_X35_Y31_N25
\mm_interconnect_0|hostpc_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X35_Y31_N18
\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\ = (!\mm_interconnect_0|hostpc_data_master_translator|read_accepted~q\ & \hostpc|cpu|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~q\,
	datad => \hostpc|cpu|d_read~q\,
	combout => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X33_Y31_N6
\mm_interconnect_0|uart_s1_agent_rsp_fifo|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_agent_rsp_fifo|write~0_combout\ = (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\ & (\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ & (\mm_interconnect_0|router|Equal2~2_combout\ & 
-- !\mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\,
	datab => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|router|Equal2~2_combout\,
	datad => \mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\,
	combout => \mm_interconnect_0|uart_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X33_Y31_N16
\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1) & (((\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|uart_s1_agent_rsp_fifo|write~0_combout\) # ((\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(0) & !\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_agent_rsp_fifo|write~0_combout\,
	datab => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X33_Y31_N17
\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X33_Y31_N20
\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|uart_s1_agent_rsp_fifo|write~0_combout\) 
-- # (\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_agent_rsp_fifo|write~0_combout\,
	datab => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X33_Y31_N21
\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X33_Y31_N22
\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\ = (\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ & (!\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|router|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|router|Equal2~2_combout\,
	combout => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\);

-- Location: LCCOMB_X32_Y31_N12
\mm_interconnect_0|uart_s1_translator|wait_latency_counter~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_translator|wait_latency_counter~1_combout\ = (\mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\ & (\mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\ & 
-- (!\mm_interconnect_0|uart_s1_translator|wait_latency_counter\(0) & \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\,
	datab => \mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\,
	datac => \mm_interconnect_0|uart_s1_translator|wait_latency_counter\(0),
	datad => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\,
	combout => \mm_interconnect_0|uart_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X32_Y31_N13
\mm_interconnect_0|uart_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_s1_translator|wait_latency_counter~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X32_Y31_N24
\mm_interconnect_0|uart_s1_translator|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_translator|Add0~0_combout\ = \mm_interconnect_0|uart_s1_translator|wait_latency_counter\(1) $ (\mm_interconnect_0|uart_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|uart_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|uart_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|uart_s1_translator|Add0~0_combout\);

-- Location: LCCOMB_X32_Y31_N8
\mm_interconnect_0|uart_s1_translator|wait_latency_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_translator|wait_latency_counter~0_combout\ = (\mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\ & (\uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\ & 
-- (\mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\ & \mm_interconnect_0|uart_s1_translator|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\,
	datab => \uart|the_UART_NIOSII_uart_rx|rx_rd_strobe_onset~0_combout\,
	datac => \mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\,
	datad => \mm_interconnect_0|uart_s1_translator|Add0~0_combout\,
	combout => \mm_interconnect_0|uart_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X32_Y31_N9
\mm_interconnect_0|uart_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|uart_s1_translator|wait_latency_counter~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|uart_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X32_Y31_N14
\mm_interconnect_0|uart_s1_translator|uav_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\ = ((\mm_interconnect_0|uart_s1_translator|wait_latency_counter\(1)) # (!\mm_interconnect_0|uart_s1_translator|wait_latency_counter\(0))) # 
-- (!\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|uart_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|uart_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\);

-- Location: LCCOMB_X38_Y31_N26
\mm_interconnect_0|router|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~1_combout\ = (!\hostpc|cpu|W_alu_result\(14) & !\hostpc|cpu|W_alu_result\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|W_alu_result\(14),
	datad => \hostpc|cpu|W_alu_result\(13),
	combout => \mm_interconnect_0|router|Equal1~1_combout\);

-- Location: LCCOMB_X33_Y31_N14
\mm_interconnect_0|cmd_demux|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = (\mm_interconnect_0|router|Equal1~1_combout\ & (\hostpc|cpu|W_alu_result\(11) & (\mm_interconnect_0|router|Equal1~0_combout\ & !\hostpc|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal1~1_combout\,
	datab => \hostpc|cpu|W_alu_result\(11),
	datac => \mm_interconnect_0|router|Equal1~0_combout\,
	datad => \hostpc|cpu|W_alu_result\(12),
	combout => \mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X33_Y27_N30
\mm_interconnect_0|cmd_demux|sink_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~1_combout\ = (!\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\,
	combout => \mm_interconnect_0|cmd_demux|sink_ready~1_combout\);

-- Location: LCCOMB_X33_Y31_N8
\mm_interconnect_0|cmd_demux|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = (\mm_interconnect_0|router|Equal2~2_combout\ & (((\mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|router|Equal2~2_combout\ & 
-- (!\mm_interconnect_0|cmd_demux|WideOr0~0_combout\ & (\mm_interconnect_0|cmd_demux|sink_ready~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~2_combout\,
	datab => \mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	datac => \mm_interconnect_0|cmd_demux|sink_ready~1_combout\,
	datad => \mm_interconnect_0|uart_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X33_Y31_N12
\mm_interconnect_0|router|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~2_combout\ = (\mm_interconnect_0|router|Equal1~1_combout\ & (\hostpc|cpu|W_alu_result\(11) & (\mm_interconnect_0|router|Equal1~0_combout\ & !\hostpc|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal1~1_combout\,
	datab => \hostpc|cpu|W_alu_result\(11),
	datac => \mm_interconnect_0|router|Equal1~0_combout\,
	datad => \hostpc|cpu|W_alu_result\(12),
	combout => \mm_interconnect_0|router|Equal1~2_combout\);

-- Location: LCCOMB_X33_Y28_N24
\mm_interconnect_0|cmd_demux|sink_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~0_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\ & (\mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|router|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|router|Equal1~2_combout\,
	combout => \mm_interconnect_0|cmd_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X33_Y31_N10
\mm_interconnect_0|cmd_demux|WideOr0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|WideOr0~2_combout\ = (\mm_interconnect_0|cmd_demux|sink_ready~0_combout\) # ((\mm_interconnect_0|cmd_demux|WideOr0~1_combout\ & ((!\mm_interconnect_0|router|Equal2~2_combout\))) # 
-- (!\mm_interconnect_0|cmd_demux|WideOr0~1_combout\ & (!\mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\ & \mm_interconnect_0|router|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|uart_s1_translator|uav_waitrequest~0_combout\,
	datab => \mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datac => \mm_interconnect_0|router|Equal2~2_combout\,
	datad => \mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	combout => \mm_interconnect_0|cmd_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X35_Y31_N28
\mm_interconnect_0|hostpc_data_master_translator|read_accepted~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_data_master_translator|read_accepted~1_combout\ = (\mm_interconnect_0|cmd_demux|WideOr0~2_combout\ & \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_demux|WideOr0~2_combout\,
	datad => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	combout => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X35_Y31_N26
\mm_interconnect_0|hostpc_data_master_translator|write_accepted~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_data_master_translator|write_accepted~0_combout\ = (\mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\ & ((\mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\) # ((\hostpc|cpu|d_write~q\ & 
-- \mm_interconnect_0|hostpc_data_master_translator|read_accepted~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_write~q\,
	datab => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~1_combout\,
	datac => \mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\,
	combout => \mm_interconnect_0|hostpc_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X35_Y31_N27
\mm_interconnect_0|hostpc_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_data_master_translator|write_accepted~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X35_Y31_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~0_combout\ = (!\mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\ & \hostpc|cpu|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\,
	datad => \hostpc|cpu|d_write~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X33_Y28_N30
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~1_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\ & (\mm_interconnect_0|cmd_mux|saved_grant\(0) & (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\,
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~1_combout\);

-- Location: LCCOMB_X33_Y28_N6
\mm_interconnect_0|cmd_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|WideOr1~combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \mm_interconnect_0|cmd_demux|src0_valid~1_combout\)))) # 
-- (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\mm_interconnect_0|cmd_demux|src0_valid~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_mux|WideOr1~combout\);

-- Location: LCCOMB_X33_Y28_N12
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~2_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~1_combout\ & ((\mm_interconnect_0|cmd_mux|WideOr1~combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\)))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~1_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\ & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~1_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\,
	datad => \mm_interconnect_0|cmd_mux|WideOr1~combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~2_combout\);

-- Location: FF_X33_Y28_N13
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X34_Y28_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~q\ & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~q\ & (((!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X34_Y28_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X34_Y28_N14
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\ & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8)) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X34_Y28_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X34_Y28_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X34_Y28_N24
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~0_combout\ = ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\ & !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X34_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~1_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~0_combout\) # 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\ & ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|write~q\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|read~q\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~0_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X34_Y28_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X34_Y28_N10
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X34_Y28_N12
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # ((\mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\ & 
-- (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X34_Y28_N13
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X34_Y28_N6
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X34_Y28_N30
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(0)) # 
-- (!\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X34_Y28_N8
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\ & (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X34_Y28_N9
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X34_Y28_N27
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q\);

-- Location: LCCOMB_X34_Y28_N26
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q\)) # 
-- (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_mux|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][76]~q\,
	datad => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X34_Y28_N1
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\);

-- Location: LCCOMB_X35_Y27_N4
\mm_interconnect_0|rsp_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux|src1_valid~0_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & 
-- \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X34_Y27_N26
\hostpc|cpu|i_read_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|i_read_nxt~0_combout\ = (!\hostpc|cpu|W_valid~q\ & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\hostpc|cpu|i_read~q\) # (\mm_interconnect_0|rsp_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \hostpc|cpu|W_valid~q\,
	datac => \hostpc|cpu|i_read~q\,
	datad => \mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \hostpc|cpu|i_read_nxt~0_combout\);

-- Location: FF_X34_Y27_N27
\hostpc|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|i_read_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|i_read~q\);

-- Location: LCCOMB_X34_Y27_N4
\hostpc|cpu|F_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_valid~0_combout\ = (!\hostpc|cpu|i_read~q\ & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # (\mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \hostpc|cpu|i_read~q\,
	datad => \mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \hostpc|cpu|F_valid~0_combout\);

-- Location: FF_X34_Y27_N11
\hostpc|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|F_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_valid~q\);

-- Location: LCCOMB_X34_Y27_N22
\hostpc|cpu|R_valid~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|R_valid~feeder_combout\ = \hostpc|cpu|D_valid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|D_valid~q\,
	combout => \hostpc|cpu|R_valid~feeder_combout\);

-- Location: FF_X34_Y27_N23
\hostpc|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|R_valid~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_valid~q\);

-- Location: FF_X36_Y27_N19
\hostpc|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|R_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_new_inst~q\);

-- Location: LCCOMB_X41_Y28_N24
\hostpc|cpu|D_ctrl_st~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_st~0_combout\ = (\hostpc|cpu|D_iw\(0) & (!\hostpc|cpu|D_iw\(1) & ((!\hostpc|cpu|D_iw\(4)) # (!\hostpc|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X41_Y28_N25
\hostpc|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_st~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|ALT_INV_D_iw\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_st~q\);

-- Location: LCCOMB_X41_Y28_N2
\hostpc|cpu|E_st_stall\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_st_stall~combout\ = (\mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\ & ((\hostpc|cpu|d_write~q\) # ((\hostpc|cpu|E_new_inst~q\ & \hostpc|cpu|R_ctrl_st~q\)))) # 
-- (!\mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\ & (\hostpc|cpu|E_new_inst~q\ & ((\hostpc|cpu|R_ctrl_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\,
	datab => \hostpc|cpu|E_new_inst~q\,
	datac => \hostpc|cpu|d_write~q\,
	datad => \hostpc|cpu|R_ctrl_st~q\,
	combout => \hostpc|cpu|E_st_stall~combout\);

-- Location: FF_X41_Y28_N3
\hostpc|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_st_stall~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_write~q\);

-- Location: LCCOMB_X35_Y31_N4
\mm_interconnect_0|hostpc_data_master_agent|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\ = (\hostpc|cpu|d_write~q\ & (((!\mm_interconnect_0|hostpc_data_master_translator|read_accepted~q\ & \hostpc|cpu|d_read~q\)) # 
-- (!\mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\))) # (!\hostpc|cpu|d_write~q\ & (!\mm_interconnect_0|hostpc_data_master_translator|read_accepted~q\ & ((\hostpc|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|d_write~q\,
	datab => \mm_interconnect_0|hostpc_data_master_translator|read_accepted~q\,
	datac => \mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\,
	datad => \hostpc|cpu|d_read~q\,
	combout => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\);

-- Location: LCCOMB_X33_Y31_N18
\mm_interconnect_0|cmd_demux|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src0_valid~0_combout\ = (\hostpc|cpu|W_alu_result\(11) & (\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ & !\hostpc|cpu|W_alu_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|W_alu_result\(11),
	datac => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datad => \hostpc|cpu|W_alu_result\(12),
	combout => \mm_interconnect_0|cmd_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X33_Y31_N28
\mm_interconnect_0|cmd_demux|src0_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src0_valid~1_combout\ = (\mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\ & (\mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & (\mm_interconnect_0|router|Equal1~0_combout\ & 
-- \mm_interconnect_0|router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\,
	datab => \mm_interconnect_0|cmd_demux|src0_valid~0_combout\,
	datac => \mm_interconnect_0|router|Equal1~0_combout\,
	datad => \mm_interconnect_0|router|Equal1~1_combout\,
	combout => \mm_interconnect_0|cmd_demux|src0_valid~1_combout\);

-- Location: LCCOMB_X33_Y28_N0
\mm_interconnect_0|cmd_mux|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\);

-- Location: FF_X33_Y28_N1
\mm_interconnect_0|cmd_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|packet_in_progress~q\);

-- Location: LCCOMB_X33_Y28_N28
\mm_interconnect_0|cmd_mux|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|update_grant~0_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\ & (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|cmd_mux|saved_grant\(0)) # (\mm_interconnect_0|cmd_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux|update_grant~0_combout\);

-- Location: LCCOMB_X33_Y28_N26
\mm_interconnect_0|cmd_mux|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|update_grant~1_combout\ = (\mm_interconnect_0|cmd_mux|WideOr1~combout\ & ((\mm_interconnect_0|cmd_mux|update_grant~0_combout\))) # (!\mm_interconnect_0|cmd_mux|WideOr1~combout\ & 
-- (!\mm_interconnect_0|cmd_mux|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|WideOr1~combout\,
	datab => \mm_interconnect_0|cmd_mux|packet_in_progress~q\,
	datad => \mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	combout => \mm_interconnect_0|cmd_mux|update_grant~1_combout\);

-- Location: LCCOMB_X34_Y26_N24
\mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_mux|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\) # (\mm_interconnect_0|cmd_demux|src0_valid~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	datac => \mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	combout => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X34_Y26_N29
\mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X34_Y26_N22
\mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\,
	combout => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X34_Y26_N23
\mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X34_Y26_N28
\mm_interconnect_0|cmd_mux|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\ = (\mm_interconnect_0|cmd_demux|src0_valid~1_combout\ & (((!\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	datac => \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\);

-- Location: LCCOMB_X34_Y26_N16
\mm_interconnect_0|cmd_mux|saved_grant[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|saved_grant[0]~feeder_combout\ = \mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux|arb|grant[0]~0_combout\,
	combout => \mm_interconnect_0|cmd_mux|saved_grant[0]~feeder_combout\);

-- Location: FF_X34_Y26_N17
\mm_interconnect_0|cmd_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|saved_grant[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|saved_grant\(0));

-- Location: LCCOMB_X33_Y28_N22
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\)))) # (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & (\mm_interconnect_0|cmd_mux|saved_grant\(0) & (\mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \mm_interconnect_0|uart_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\,
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X33_Y28_N5
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q\);

-- Location: LCCOMB_X33_Y28_N4
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q\))) # 
-- (!\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[1][58]~q\,
	combout => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X34_Y28_N19
\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\);

-- Location: LCCOMB_X35_Y27_N22
\mm_interconnect_0|rsp_mux_001|src_payload~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\ & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(3),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X35_Y27_N18
\hostpc|cpu|F_iw[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[3]~5_combout\ = (\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\) # (((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout\)) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[3]~7_combout\,
	combout => \hostpc|cpu|F_iw[3]~5_combout\);

-- Location: FF_X35_Y27_N19
\hostpc|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[3]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(3));

-- Location: LCCOMB_X38_Y28_N30
\hostpc|cpu|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~9_combout\ = (!\hostpc|cpu|D_iw\(3) & (!\hostpc|cpu|D_iw\(0) & (\hostpc|cpu|D_iw\(2) & !\hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~9_combout\);

-- Location: LCCOMB_X38_Y28_N16
\hostpc|cpu|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~10_combout\ = (\hostpc|cpu|D_iw\(3) & (!\hostpc|cpu|D_iw\(0) & (\hostpc|cpu|D_iw\(2) & !\hostpc|cpu|D_iw\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(3),
	datab => \hostpc|cpu|D_iw\(0),
	datac => \hostpc|cpu|D_iw\(2),
	datad => \hostpc|cpu|D_iw\(1),
	combout => \hostpc|cpu|Equal0~10_combout\);

-- Location: LCCOMB_X38_Y28_N20
\hostpc|cpu|D_ctrl_logic~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_logic~0_combout\ = (!\hostpc|cpu|Equal0~10_combout\ & ((!\hostpc|cpu|D_iw\(4)) # (!\hostpc|cpu|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~9_combout\,
	datab => \hostpc|cpu|D_iw\(4),
	datad => \hostpc|cpu|Equal0~10_combout\,
	combout => \hostpc|cpu|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X38_Y29_N12
\hostpc|cpu|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~8_combout\ = (!\hostpc|cpu|D_iw\(16) & (\hostpc|cpu|D_iw\(13) & !\hostpc|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal0~8_combout\);

-- Location: LCCOMB_X38_Y29_N0
\hostpc|cpu|D_ctrl_logic\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_logic~combout\ = ((\hostpc|cpu|Equal0~6_combout\ & (\hostpc|cpu|D_iw\(12) & \hostpc|cpu|Equal0~8_combout\))) # (!\hostpc|cpu|D_ctrl_logic~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_logic~0_combout\,
	datab => \hostpc|cpu|Equal0~6_combout\,
	datac => \hostpc|cpu|D_iw\(12),
	datad => \hostpc|cpu|Equal0~8_combout\,
	combout => \hostpc|cpu|D_ctrl_logic~combout\);

-- Location: FF_X38_Y29_N1
\hostpc|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_logic~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X42_Y33_N24
\hostpc|cpu|E_logic_result[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_logic_result[17]~4_combout\ = (\hostpc|cpu|E_src1\(17) & (\hostpc|cpu|R_logic_op\(1) $ (((\hostpc|cpu|R_logic_op\(0) & \hostpc|cpu|E_src2\(17)))))) # (!\hostpc|cpu|E_src1\(17) & ((\hostpc|cpu|R_logic_op\(1) & ((\hostpc|cpu|E_src2\(17)))) # 
-- (!\hostpc|cpu|R_logic_op\(1) & (!\hostpc|cpu|R_logic_op\(0) & !\hostpc|cpu|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_logic_op\(1),
	datab => \hostpc|cpu|E_src1\(17),
	datac => \hostpc|cpu|R_logic_op\(0),
	datad => \hostpc|cpu|E_src2\(17),
	combout => \hostpc|cpu|E_logic_result[17]~4_combout\);

-- Location: LCCOMB_X39_Y33_N10
\hostpc|cpu|W_alu_result[17]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_alu_result[17]~4_combout\ = (\hostpc|cpu|R_ctrl_logic~q\ & (\hostpc|cpu|E_logic_result[17]~4_combout\)) # (!\hostpc|cpu|R_ctrl_logic~q\ & ((\hostpc|cpu|Add1~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_ctrl_logic~q\,
	datab => \hostpc|cpu|E_logic_result[17]~4_combout\,
	datad => \hostpc|cpu|Add1~55_combout\,
	combout => \hostpc|cpu|W_alu_result[17]~4_combout\);

-- Location: FF_X39_Y33_N11
\hostpc|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_alu_result[17]~4_combout\,
	asdata => \hostpc|cpu|E_shift_rot_result\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \hostpc|cpu|E_alu_result~0_combout\,
	sload => \hostpc|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_alu_result\(17));

-- Location: LCCOMB_X39_Y33_N4
\mm_interconnect_0|router|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~0_combout\ = (!\hostpc|cpu|W_alu_result\(17) & (!\hostpc|cpu|W_alu_result\(16) & (!\hostpc|cpu|W_alu_result\(15) & \hostpc|cpu|W_alu_result\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(17),
	datab => \hostpc|cpu|W_alu_result\(16),
	datac => \hostpc|cpu|W_alu_result\(15),
	datad => \hostpc|cpu|W_alu_result\(18),
	combout => \mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LCCOMB_X33_Y31_N24
\mm_interconnect_0|router|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~0_combout\ = (!\hostpc|cpu|W_alu_result\(9) & (!\hostpc|cpu|W_alu_result\(11) & (!\hostpc|cpu|W_alu_result\(10) & \hostpc|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(9),
	datab => \hostpc|cpu|W_alu_result\(11),
	datac => \hostpc|cpu|W_alu_result\(10),
	datad => \hostpc|cpu|W_alu_result\(12),
	combout => \mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LCCOMB_X36_Y32_N18
\mm_interconnect_0|router|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~1_combout\ = (!\hostpc|cpu|W_alu_result\(7) & (!\hostpc|cpu|W_alu_result\(8) & (!\hostpc|cpu|W_alu_result\(5) & !\hostpc|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_alu_result\(7),
	datab => \hostpc|cpu|W_alu_result\(8),
	datac => \hostpc|cpu|W_alu_result\(5),
	datad => \hostpc|cpu|W_alu_result\(6),
	combout => \mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LCCOMB_X33_Y31_N26
\mm_interconnect_0|router|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~2_combout\ = (\mm_interconnect_0|router|Equal1~0_combout\ & (\mm_interconnect_0|router|Equal2~0_combout\ & (\mm_interconnect_0|router|Equal2~1_combout\ & \mm_interconnect_0|router|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal1~0_combout\,
	datab => \mm_interconnect_0|router|Equal2~0_combout\,
	datac => \mm_interconnect_0|router|Equal2~1_combout\,
	datad => \mm_interconnect_0|router|Equal1~1_combout\,
	combout => \mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LCCOMB_X33_Y31_N30
\mm_interconnect_0|cmd_demux|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src1_valid~0_combout\ = (!\mm_interconnect_0|router|Equal2~2_combout\ & (!\mm_interconnect_0|router|Equal1~2_combout\ & (\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ & 
-- \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~2_combout\,
	datab => \mm_interconnect_0|router|Equal1~2_combout\,
	datac => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\,
	combout => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X33_Y27_N20
\mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X33_Y27_N21
\mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X33_Y27_N18
\mm_interconnect_0|cmd_mux_001|update_grant~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = (\mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\ & (!\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\,
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X32_Y27_N26
\mm_interconnect_0|cmd_mux_001|update_grant~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ = (\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ((\mm_interconnect_0|cmd_mux_001|update_grant~0_combout\))) # (!\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- (!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datac => \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\,
	datad => \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X32_Y27_N24
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_demux|src1_valid~0_combout\) # (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	datab => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datad => \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X32_Y27_N31
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X32_Y27_N16
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X32_Y27_N17
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X32_Y27_N30
\mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ = (\mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (((!\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X32_Y27_N25
\mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LCCOMB_X32_Y27_N20
\mm_interconnect_0|cmd_mux_001|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\mm_interconnect_0|cmd_demux|src1_valid~0_combout\) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\)))) # (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X33_Y27_N0
\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (!\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout\ & 
-- \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~1_combout\,
	datad => \mm_interconnect_0|memory_s1_translator|waitrequest_reset_override~q\,
	combout => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X33_Y27_N1
\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X36_Y27_N0
\mm_interconnect_0|rsp_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = (\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][76]~q\ & (\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][58]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][58]~q\,
	combout => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X35_Y30_N4
\hostpc|cpu|F_iw[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[12]~22_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(12) & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(12),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \hostpc|cpu|F_iw[12]~22_combout\);

-- Location: LCCOMB_X35_Y30_N16
\hostpc|cpu|F_iw[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[12]~23_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & ((\hostpc|cpu|F_iw[12]~22_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \memory|the_altsyncram|auto_generated|mux2|result_node[12]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \hostpc|cpu|D_iw[0]~0_combout\,
	datac => \hostpc|cpu|F_iw[12]~22_combout\,
	datad => \memory|the_altsyncram|auto_generated|mux2|result_node[12]~30_combout\,
	combout => \hostpc|cpu|F_iw[12]~23_combout\);

-- Location: FF_X35_Y30_N17
\hostpc|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[12]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(12));

-- Location: LCCOMB_X37_Y26_N6
\hostpc|cpu|Equal62~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal62~8_combout\ = (!\hostpc|cpu|D_iw\(12) & (!\hostpc|cpu|D_iw\(16) & (!\hostpc|cpu|D_iw\(13) & \hostpc|cpu|D_iw\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(12),
	datab => \hostpc|cpu|D_iw\(16),
	datac => \hostpc|cpu|D_iw\(13),
	datad => \hostpc|cpu|D_iw\(11),
	combout => \hostpc|cpu|Equal62~8_combout\);

-- Location: LCCOMB_X37_Y31_N26
\hostpc|cpu|hbreak_enabled~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|hbreak_enabled~0_combout\ = (\hostpc|cpu|R_ctrl_break~q\) # ((\hostpc|cpu|hbreak_enabled~q\ & ((!\hostpc|cpu|D_op_cmpge~0_combout\) # (!\hostpc|cpu|Equal62~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|hbreak_enabled~q\,
	datab => \hostpc|cpu|Equal62~8_combout\,
	datac => \hostpc|cpu|D_op_cmpge~0_combout\,
	datad => \hostpc|cpu|R_ctrl_break~q\,
	combout => \hostpc|cpu|hbreak_enabled~0_combout\);

-- Location: FF_X37_Y31_N17
\hostpc|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|hbreak_enabled~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \hostpc|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|hbreak_enabled~q\);

-- Location: FF_X21_Y28_N1
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \hostpc|cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X21_Y28_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X21_Y28_N21
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X21_Y28_N2
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[1]~feeder_combout\ = 
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[1]~feeder_combout\);

-- Location: FF_X21_Y28_N3
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out\(1));

-- Location: LCCOMB_X22_Y24_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|ir_out\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\);

-- Location: FF_X22_Y24_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X23_Y24_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X25_Y22_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\);

-- Location: LCCOMB_X25_Y22_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\);

-- Location: LCCOMB_X25_Y23_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\);

-- Location: FF_X25_Y22_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X25_Y22_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\);

-- Location: FF_X25_Y22_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X25_Y22_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\);

-- Location: FF_X25_Y22_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X25_Y22_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\);

-- Location: LCCOMB_X25_Y22_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\);

-- Location: FF_X25_Y22_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X25_Y23_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X25_Y23_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\);

-- Location: FF_X25_Y22_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X23_Y22_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\);

-- Location: LCCOMB_X25_Y22_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout\);

-- Location: LCCOMB_X25_Y22_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LCCOMB_X25_Y22_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\);

-- Location: LCCOMB_X23_Y24_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X23_Y24_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X20_Y24_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X20_Y24_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X20_Y24_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X20_Y24_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X20_Y24_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X20_Y24_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X20_Y24_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X23_Y24_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X20_Y24_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X25_Y23_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X20_Y24_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X20_Y24_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X25_Y22_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X25_Y22_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X25_Y22_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X25_Y23_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X25_Y22_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X25_Y22_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X25_Y22_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\);

-- Location: LCCOMB_X20_Y24_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X20_Y24_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X25_Y23_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: FF_X20_Y24_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X25_Y22_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\);

-- Location: LCCOMB_X25_Y23_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\);

-- Location: LCCOMB_X25_Y23_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X25_Y23_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X25_Y23_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X25_Y23_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X25_Y23_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X25_Y23_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X25_Y23_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X23_Y24_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X25_Y24_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X25_Y24_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: FF_X25_Y24_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X25_Y24_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X25_Y24_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X25_Y24_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X25_Y24_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X25_Y24_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X25_Y24_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X23_Y24_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X26_Y23_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X26_Y23_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X25_Y23_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout\);

-- Location: FF_X26_Y23_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X26_Y23_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\);

-- Location: FF_X26_Y23_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X26_Y23_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\);

-- Location: FF_X26_Y23_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X26_Y23_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19_combout\);

-- Location: LCCOMB_X26_Y23_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X26_Y23_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X26_Y23_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout\);

-- Location: FF_X26_Y23_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X26_Y23_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X26_Y23_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X26_Y23_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X25_Y23_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X25_Y23_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\);

-- Location: FF_X25_Y23_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X25_Y23_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X26_Y23_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X26_Y23_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X26_Y23_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: FF_X26_Y23_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X26_Y23_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X26_Y23_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: FF_X26_Y23_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X26_Y23_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: FF_X26_Y23_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X23_Y24_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: FF_X23_Y24_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LCCOMB_X23_Y24_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X23_Y24_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X23_Y24_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\);

-- Location: LCCOMB_X23_Y24_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X22_Y24_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: LCCOMB_X23_Y24_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\);

-- Location: FF_X23_Y24_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X27_Y29_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~20_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(21) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(36),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(37),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(21),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X27_Y29_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg[21]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X26_Y28_N20
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~59_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(21)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|MonDReg\(21),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_break|break_readreg\(21),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~59_combout\);

-- Location: LCCOMB_X26_Y28_N22
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~60_combout\ = 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(23) & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~59_combout\ & 
-- !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\)))) # 
-- (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(23) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~59_combout\ & 
-- ((!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(23),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~59_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|UART_NIOSII_HostPC_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~29_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~60_combout\);

-- Location: FF_X26_Y28_N23
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr~60_combout\,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr[34]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(22));

-- Location: FF_X26_Y28_N29
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_tck|sr\(22),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(22));

-- Location: FF_X1_Y21_N17
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|jdo\(22),
	sload => VCC,
	ena => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_debug_slave_wrapper|the_UART_NIOSII_HostPC_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X1_Y21_N16
\rst_controller|merged_reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|merged_reset~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetrequest~q\) # (!\reset_reset_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_oci_debug|resetrequest~q\,
	datad => \reset_reset_n~input_o\,
	combout => \rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G3
\rst_controller|merged_reset~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X29_Y31_N29
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X29_Y31_N0
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X29_Y31_N1
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X29_Y31_N14
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X29_Y31_N15
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X29_Y31_N3
\rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X29_Y31_N24
\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X29_Y31_N25
\rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X29_Y31_N18
\rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X29_Y31_N19
\rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X29_Y31_N30
\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X29_Y31_N31
\rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X29_Y31_N6
\rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X29_Y31_N7
\rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X29_Y31_N4
\rst_controller|r_sync_rst_chain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~0_combout\ = (\rst_controller|r_sync_rst_chain\(2) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X29_Y31_N5
\rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X29_Y31_N8
\rst_controller|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \rst_controller|WideOr0~0_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\rst_controller|r_sync_rst_chain\(1) & \rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|altera_reset_synchronizer_int_chain\(4),
	datab => \rst_controller|r_sync_rst_chain\(1),
	datac => \rst_controller|r_sync_rst~q\,
	combout => \rst_controller|WideOr0~0_combout\);

-- Location: FF_X29_Y31_N9
\rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst~q\);

-- Location: CLKCTRL_G10
\rst_controller|r_sync_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X34_Y27_N1
\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\);

-- Location: LCCOMB_X34_Y27_N28
\mm_interconnect_0|cmd_demux_001|src0_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = (\mm_interconnect_0|router_001|Equal1~1_combout\ & (\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ & (\mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\ & 
-- \mm_interconnect_0|router_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|Equal1~1_combout\,
	datab => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X34_Y26_N18
\mm_interconnect_0|cmd_mux|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\ = (\mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_demux|src0_valid~1_combout\ & 
-- !\mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1),
	datac => \mm_interconnect_0|cmd_demux|src0_valid~1_combout\,
	datad => \mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\);

-- Location: FF_X34_Y26_N19
\mm_interconnect_0|cmd_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|arb|grant[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux|saved_grant\(1));

-- Location: LCCOMB_X36_Y32_N10
\mm_interconnect_0|cmd_mux|src_data[43]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux|src_data\(43) = (\mm_interconnect_0|cmd_mux|saved_grant\(1) & ((\hostpc|cpu|F_pc\(5)) # ((\mm_interconnect_0|cmd_mux|saved_grant\(0) & \hostpc|cpu|W_alu_result\(7))))) # (!\mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- (\mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\hostpc|cpu|W_alu_result\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux|saved_grant\(0),
	datac => \hostpc|cpu|F_pc\(5),
	datad => \hostpc|cpu|W_alu_result\(7),
	combout => \mm_interconnect_0|cmd_mux|src_data\(43));

-- Location: FF_X36_Y32_N11
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X28_Y29_N6
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~0_combout\ = (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(5) & (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(6) & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & !\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(5),
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(6),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(7),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y29_N28
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(0) & \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(0),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal0~1_combout\,
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X33_Y30_N4
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~23_combout\ = (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & (\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\ & 
-- ((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31))))) # (!\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8) & 
-- (((\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_ocimem|UART_NIOSII_HostPC_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datac => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|the_UART_NIOSII_HostPC_cpu_nios2_avalon_reg|oci_ienable\(31),
	datad => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|address\(8),
	combout => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X33_Y30_N5
\hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(19));

-- Location: FF_X33_Y30_N13
\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|the_UART_NIOSII_HostPC_cpu_nios2_oci|readdata\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X33_Y30_N6
\mm_interconnect_0|rsp_mux_001|src_payload~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ = (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(19) & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\ & \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(19),
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][58]~q\,
	datad => \mm_interconnect_0|hostpc_debug_mem_slave_agent_rsp_fifo|mem[0][76]~q\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X33_Y30_N26
\hostpc|cpu|F_iw[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[19]~38_combout\ = (\mm_interconnect_0|rsp_mux_001|src_payload~10_combout\) # (((\memory|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout\ & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)) # 
-- (!\hostpc|cpu|D_iw[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|src_payload~10_combout\,
	datab => \memory|the_altsyncram|auto_generated|mux2|result_node[19]~48_combout\,
	datac => \hostpc|cpu|D_iw[0]~0_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \hostpc|cpu|F_iw[19]~38_combout\);

-- Location: FF_X33_Y30_N27
\hostpc|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[19]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(19));

-- Location: LCCOMB_X39_Y32_N24
\hostpc|cpu|E_src1[15]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_src1[15]~6_combout\ = (\hostpc|cpu|R_src1~30_combout\ & ((\hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\hostpc|cpu|R_src1~30_combout\ & (\hostpc|cpu|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(19),
	datab => \hostpc|cpu|R_src1~30_combout\,
	datad => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \hostpc|cpu|E_src1[15]~6_combout\);

-- Location: LCCOMB_X38_Y31_N10
\hostpc|cpu|F_pc_plus_one[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_plus_one[13]~26_combout\ = (\hostpc|cpu|F_pc\(13) & (!\hostpc|cpu|F_pc_plus_one[12]~25\)) # (!\hostpc|cpu|F_pc\(13) & ((\hostpc|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \hostpc|cpu|F_pc_plus_one[13]~27\ = CARRY((!\hostpc|cpu|F_pc_plus_one[12]~25\) # (!\hostpc|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|F_pc\(13),
	datad => VCC,
	cin => \hostpc|cpu|F_pc_plus_one[12]~25\,
	combout => \hostpc|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \hostpc|cpu|F_pc_plus_one[13]~27\);

-- Location: FF_X39_Y32_N25
\hostpc|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_src1[15]~6_combout\,
	asdata => \hostpc|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|R_src1~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_src1\(15));

-- Location: LCCOMB_X39_Y32_N28
\hostpc|cpu|F_pc_no_crst_nxt[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[13]~11_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & (\hostpc|cpu|Add1~51_combout\)) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\hostpc|cpu|F_pc_plus_one[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Add1~51_combout\,
	datab => \hostpc|cpu|F_pc_plus_one[13]~26_combout\,
	datac => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[13]~11_combout\);

-- Location: FF_X39_Y32_N29
\hostpc|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[13]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(13));

-- Location: LCCOMB_X39_Y32_N2
\hostpc|cpu|F_pc_no_crst_nxt[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[14]~10_combout\ = (!\hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\ & ((\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & ((\hostpc|cpu|Add1~53_combout\))) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\hostpc|cpu|F_pc_plus_one[14]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_plus_one[14]~28_combout\,
	datab => \hostpc|cpu|Add1~53_combout\,
	datac => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \hostpc|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[14]~10_combout\);

-- Location: FF_X39_Y32_N3
\hostpc|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[14]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(14));

-- Location: LCCOMB_X39_Y33_N0
\mm_interconnect_0|cmd_mux_001|src_data[52]\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(52) = (\hostpc|cpu|F_pc\(14) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\hostpc|cpu|W_alu_result\(16) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))))) # (!\hostpc|cpu|F_pc\(14) & 
-- (\hostpc|cpu|W_alu_result\(16) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(14),
	datab => \hostpc|cpu|W_alu_result\(16),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(52));

-- Location: FF_X39_Y33_N1
\memory|the_altsyncram|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(52),
	ena => \rst_controller_001|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|the_altsyncram|auto_generated|address_reg_a\(1));

-- Location: M9K_X40_Y22_N0
\memory|the_altsyncram|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000484000000000000000000000001060410100300001800441000081D10000280880000A1130011C0180000801840048041008001A0208805B02D881006440000160140200008432C45004820002425B88000445C9C0008806000800A10000DE40389B670002235014C0901F000301030C0E000091080625150400502440818800D2DA9D6001B9282012042608008001A84D3A0903FA0000206700204113004B8000013C04020040002600401A400202220840040002C18003325208008A08668090010000000000800110511110880200004600241520002080034008000000034628000080120280000014200E8010001802043929800EC003113000392B",
	mem_init2 => X"82A06003B0008000000E41B79000240044040922C5000200EA2114065155426CAA10200044400204BC00B1AA028704280E0038D21D028248955415100008066210800074A2068D640821E1C4706910479C00194048C811000000400006400801880420428400012000A43120003000511848001864C22802341004C048808822424D2021098C80002046010A804560880028800059810000002A00285080001000000A0030008825E01A8008214004A38EE0E40C1450480401FCA02000108450000000C5A09200200010208000000000000000C000000000500410000040021100050952E0A11000004712082001409020640200D224A30C0022010080451504",
	mem_init1 => X"8201A01080000808401300208002250453042512800114C3020010281F48001000805500808E00800100000000000210002000002800200420001028C54008C00001910C00010800000000A8600024042000702007253261D02002021010000900100084040440002104C0680018402021021610044308010108082400040600050420002850C081000530C04E88244100460073F20320B02545140010000C00000050000E141A3FA000E14533B70A000003000E13005645209000000000B000210000904000429042820CA00BC4000100000940562450056C000010A04000020010440020206200040080480203040010440045000303101800981801030010",
	mem_init0 => X"2802818C4040180041001311C5001240281002000100020120980001000011053A07B51106030180008018C40C046800C400001104022840C01A45500508110880801A8002140128181898A0200000010200100201000011C4020006422020020000000100500404208200000881092000808100002D08048002A3407000100444801022018004710020441002000228804000408002000800471002000320010054944A26404000A2508000014401000B20080A010540310009FE9048400810070000800000000000000000000008100100000C0000025142003E1C4C7060200038021400000044008808000F8A200BDF101F6B20823DE08000213008000104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode818w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M9K_X40_Y16_N0
\memory|the_altsyncram|auto_generated|ram_block1a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D8000000000000000004E965011411015B2140AC00A11E7F5D74C1AD11AA4000800F40262000FF6C83C80080000102F3088C208010003FFFE039076B521008F0816A2A8643E4362A207A8AA6E2090562E9F4B57609BDBBDFE20B2A820108229841408028A2F104A04408823FF083FD6A8893F8FF88395903FE2FEF207F4BFBC81E7880813EA0813EA080D55FA25C41408083F929FED895FBE4A7F80AC57F105020AF929FEDF253FC812B56885B51FC414082A96404BA574C494",
	mem_init2 => X"9052A44B90097562C458A9C81CF2466F103D14B005E200B62032DE2032DE202C081620D10400AC7D222C04F105021F29F499FD2081008610442AD7D2216027882810482521C550083B5DBE45809F10502070A0481072D3E4011505809882810402E45809C414087904058B322C04C4140C8846067580CB2281E17300C0E45083C12310FB424B30BC1259210890C0659B52121D02AA96051800500892810580205058554402D554E12D896B181A543C482ED2C0C6FCAA47E8082B9300198635386AAA180309CEA000617813F8A54C11091C80005504009800961402A790062493000402008000005002000003A02000001E0080001E0072428119620000065A80",
	mem_init1 => X"60000A00242F77190805D6C08CC08A9E6C402000005FECF2E6300000BFD844AC2FF752A34C01091C82100002A8A32346D33200009000EB740414029790020A040001924080017810006E281000009D121000290800A0A014E485065880100196A0100002824108000202213AD821B012B424A10B824A0446C603A42432B3681554A4880500896801160001416155100B555384B625AC60E950F120BB4B031BB2A3F40416D4C106618D4E1AAA8600A273A80019206BF8888EA8021D14015D75400AD5D0A000D5905DA0400404100EB56282000026CC40009101000CD300000040040800E817C059813F604004100289021900049AB2815251244002910201A0A0",
	mem_init0 => X"800274608012204019A6000000902002A10003A05F05604FC48200544005120419000820002400C00001800001C0003000020123C8985000020800400D01020D01820D0184680810C2000001403083D000010014000200002023A000010000002A800000001A80340411A02041C0008400024100012090100E004524080040120100200041408A0000020B800200810004841AD060228008020084004000AD284828D016810040020008000200000114010002802401004008A0204704010040030013004A0B0000091A0820A1250101492D00908020A020003200803681000075001111289000080420010C0080450102101000400450040003408040600110",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "UART_NIOSII_Memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "UART_NIOSII_Memory:memory|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 17500,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \memory|the_altsyncram|auto_generated|decode3|w_anode831w\(2),
	portare => \memory|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller_001|ALT_INV_r_early_rst~q\,
	portadatain => \memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \memory|the_altsyncram|auto_generated|ram_block1a46_PORTAADDR_bus\,
	portabyteenamasks => \memory|the_altsyncram|auto_generated|ram_block1a46_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \memory|the_altsyncram|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y26_N8
\memory|the_altsyncram|auto_generated|mux2|result_node[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[14]~33_combout\ = (!\memory|the_altsyncram|auto_generated|address_reg_a\(1) & ((\memory|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\memory|the_altsyncram|auto_generated|ram_block1a46~portadataout\))) # (!\memory|the_altsyncram|auto_generated|address_reg_a\(0) & (\memory|the_altsyncram|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \memory|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	datac => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datad => \memory|the_altsyncram|auto_generated|ram_block1a46~portadataout\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[14]~33_combout\);

-- Location: LCCOMB_X35_Y26_N10
\memory|the_altsyncram|auto_generated|mux2|result_node[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \memory|the_altsyncram|auto_generated|mux2|result_node[14]~34_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[14]~33_combout\) # ((\memory|the_altsyncram|auto_generated|address_reg_a\(1) & 
-- \memory|the_altsyncram|auto_generated|ram_block1a78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|address_reg_a\(1),
	datac => \memory|the_altsyncram|auto_generated|mux2|result_node[14]~33_combout\,
	datad => \memory|the_altsyncram|auto_generated|ram_block1a78\,
	combout => \memory|the_altsyncram|auto_generated|mux2|result_node[14]~34_combout\);

-- Location: LCCOMB_X35_Y28_N18
\hostpc|cpu|F_iw[14]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[14]~25_combout\ = (\memory|the_altsyncram|auto_generated|mux2|result_node[14]~34_combout\ & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(14) & 
-- \mm_interconnect_0|rsp_demux|src1_valid~0_combout\)))) # (!\memory|the_altsyncram|auto_generated|mux2|result_node[14]~34_combout\ & (\mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(14) & 
-- ((\mm_interconnect_0|rsp_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \memory|the_altsyncram|auto_generated|mux2|result_node[14]~34_combout\,
	datab => \mm_interconnect_0|hostpc_debug_mem_slave_translator|av_readdata_pre\(14),
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_demux|src1_valid~0_combout\,
	combout => \hostpc|cpu|F_iw[14]~25_combout\);

-- Location: LCCOMB_X34_Y30_N8
\hostpc|cpu|F_iw[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_iw[14]~26_combout\ = (\hostpc|cpu|D_iw[0]~0_combout\ & (\hostpc|cpu|F_iw[14]~25_combout\)) # (!\hostpc|cpu|D_iw[0]~0_combout\ & (((\hostpc|cpu|hbreak_enabled~q\) # (!\hostpc|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_iw[14]~25_combout\,
	datab => \hostpc|cpu|hbreak_enabled~q\,
	datac => \hostpc|cpu|D_iw[0]~0_combout\,
	datad => \hostpc|cpu|hbreak_req~0_combout\,
	combout => \hostpc|cpu|F_iw[14]~26_combout\);

-- Location: FF_X34_Y30_N9
\hostpc|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_iw[14]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|D_iw\(14));

-- Location: LCCOMB_X37_Y27_N12
\hostpc|cpu|D_logic_op_raw[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_logic_op_raw[0]~1_combout\ = (\hostpc|cpu|Equal0~2_combout\ & ((\hostpc|cpu|Equal0~7_combout\ & (\hostpc|cpu|D_iw\(14))) # (!\hostpc|cpu|Equal0~7_combout\ & ((\hostpc|cpu|D_iw\(3)))))) # (!\hostpc|cpu|Equal0~2_combout\ & 
-- (((\hostpc|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(14),
	datab => \hostpc|cpu|D_iw\(3),
	datac => \hostpc|cpu|Equal0~2_combout\,
	datad => \hostpc|cpu|Equal0~7_combout\,
	combout => \hostpc|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X37_Y27_N13
\hostpc|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_compare_op\(0));

-- Location: FF_X37_Y27_N9
\hostpc|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_compare_op\(1));

-- Location: LCCOMB_X42_Y30_N16
\hostpc|cpu|Add1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Add1~98_combout\ = \hostpc|cpu|E_alu_sub~q\ $ (\hostpc|cpu|Add1~97\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_alu_sub~q\,
	cin => \hostpc|cpu|Add1~97\,
	combout => \hostpc|cpu|Add1~98_combout\);

-- Location: LCCOMB_X41_Y30_N10
\hostpc|cpu|Equal127~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~6_combout\ = (!\hostpc|cpu|E_logic_result[28]~22_combout\ & (!\hostpc|cpu|E_logic_result[29]~21_combout\ & (!\hostpc|cpu|E_logic_result[27]~23_combout\ & !\hostpc|cpu|E_logic_result[30]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[28]~22_combout\,
	datab => \hostpc|cpu|E_logic_result[29]~21_combout\,
	datac => \hostpc|cpu|E_logic_result[27]~23_combout\,
	datad => \hostpc|cpu|E_logic_result[30]~20_combout\,
	combout => \hostpc|cpu|Equal127~6_combout\);

-- Location: LCCOMB_X41_Y31_N28
\hostpc|cpu|Equal127~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~8_combout\ = (!\hostpc|cpu|E_logic_result[20]~30_combout\ & (!\hostpc|cpu|E_logic_result[19]~31_combout\ & (!\hostpc|cpu|E_logic_result[21]~29_combout\ & !\hostpc|cpu|E_logic_result[22]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[20]~30_combout\,
	datab => \hostpc|cpu|E_logic_result[19]~31_combout\,
	datac => \hostpc|cpu|E_logic_result[21]~29_combout\,
	datad => \hostpc|cpu|E_logic_result[22]~28_combout\,
	combout => \hostpc|cpu|Equal127~8_combout\);

-- Location: LCCOMB_X42_Y32_N4
\hostpc|cpu|Equal127~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~5_combout\ = (!\hostpc|cpu|E_logic_result[5]~16_combout\ & (!\hostpc|cpu|E_logic_result[31]~19_combout\ & (!\hostpc|cpu|E_logic_result[1]~17_combout\ & !\hostpc|cpu|E_logic_result[0]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[5]~16_combout\,
	datab => \hostpc|cpu|E_logic_result[31]~19_combout\,
	datac => \hostpc|cpu|E_logic_result[1]~17_combout\,
	datad => \hostpc|cpu|E_logic_result[0]~18_combout\,
	combout => \hostpc|cpu|Equal127~5_combout\);

-- Location: LCCOMB_X41_Y29_N28
\hostpc|cpu|Equal127~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~7_combout\ = (!\hostpc|cpu|E_logic_result[23]~27_combout\ & (!\hostpc|cpu|E_logic_result[26]~24_combout\ & (!\hostpc|cpu|E_logic_result[25]~25_combout\ & !\hostpc|cpu|E_logic_result[24]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[23]~27_combout\,
	datab => \hostpc|cpu|E_logic_result[26]~24_combout\,
	datac => \hostpc|cpu|E_logic_result[25]~25_combout\,
	datad => \hostpc|cpu|E_logic_result[24]~26_combout\,
	combout => \hostpc|cpu|Equal127~7_combout\);

-- Location: LCCOMB_X41_Y31_N6
\hostpc|cpu|Equal127~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~9_combout\ = (\hostpc|cpu|Equal127~6_combout\ & (\hostpc|cpu|Equal127~8_combout\ & (\hostpc|cpu|Equal127~5_combout\ & \hostpc|cpu|Equal127~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal127~6_combout\,
	datab => \hostpc|cpu|Equal127~8_combout\,
	datac => \hostpc|cpu|Equal127~5_combout\,
	datad => \hostpc|cpu|Equal127~7_combout\,
	combout => \hostpc|cpu|Equal127~9_combout\);

-- Location: LCCOMB_X38_Y33_N6
\hostpc|cpu|Equal127~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~3_combout\ = (!\hostpc|cpu|E_logic_result[7]~14_combout\ & (!\hostpc|cpu|E_logic_result[6]~15_combout\ & (!\hostpc|cpu|E_logic_result[8]~13_combout\ & !\hostpc|cpu|E_logic_result[9]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[7]~14_combout\,
	datab => \hostpc|cpu|E_logic_result[6]~15_combout\,
	datac => \hostpc|cpu|E_logic_result[8]~13_combout\,
	datad => \hostpc|cpu|E_logic_result[9]~12_combout\,
	combout => \hostpc|cpu|Equal127~3_combout\);

-- Location: LCCOMB_X38_Y33_N28
\hostpc|cpu|Equal127~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~2_combout\ = (!\hostpc|cpu|E_logic_result[10]~11_combout\ & (!\hostpc|cpu|E_logic_result[11]~10_combout\ & (!\hostpc|cpu|E_logic_result[12]~9_combout\ & !\hostpc|cpu|E_logic_result[13]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[10]~11_combout\,
	datab => \hostpc|cpu|E_logic_result[11]~10_combout\,
	datac => \hostpc|cpu|E_logic_result[12]~9_combout\,
	datad => \hostpc|cpu|E_logic_result[13]~8_combout\,
	combout => \hostpc|cpu|Equal127~2_combout\);

-- Location: LCCOMB_X37_Y32_N6
\hostpc|cpu|Equal127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~0_combout\ = (!\hostpc|cpu|E_logic_result[4]~2_combout\ & (!\hostpc|cpu|E_logic_result[2]~0_combout\ & (!\hostpc|cpu|E_logic_result[3]~1_combout\ & !\hostpc|cpu|E_logic_result[18]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[4]~2_combout\,
	datab => \hostpc|cpu|E_logic_result[2]~0_combout\,
	datac => \hostpc|cpu|E_logic_result[3]~1_combout\,
	datad => \hostpc|cpu|E_logic_result[18]~3_combout\,
	combout => \hostpc|cpu|Equal127~0_combout\);

-- Location: LCCOMB_X39_Y33_N22
\hostpc|cpu|Equal127~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~1_combout\ = (!\hostpc|cpu|E_logic_result[15]~6_combout\ & (!\hostpc|cpu|E_logic_result[16]~5_combout\ & (!\hostpc|cpu|E_logic_result[14]~7_combout\ & !\hostpc|cpu|E_logic_result[17]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_logic_result[15]~6_combout\,
	datab => \hostpc|cpu|E_logic_result[16]~5_combout\,
	datac => \hostpc|cpu|E_logic_result[14]~7_combout\,
	datad => \hostpc|cpu|E_logic_result[17]~4_combout\,
	combout => \hostpc|cpu|Equal127~1_combout\);

-- Location: LCCOMB_X38_Y33_N24
\hostpc|cpu|Equal127~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal127~4_combout\ = (\hostpc|cpu|Equal127~3_combout\ & (\hostpc|cpu|Equal127~2_combout\ & (\hostpc|cpu|Equal127~0_combout\ & \hostpc|cpu|Equal127~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal127~3_combout\,
	datab => \hostpc|cpu|Equal127~2_combout\,
	datac => \hostpc|cpu|Equal127~0_combout\,
	datad => \hostpc|cpu|Equal127~1_combout\,
	combout => \hostpc|cpu|Equal127~4_combout\);

-- Location: LCCOMB_X37_Y27_N6
\hostpc|cpu|E_cmp_result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_cmp_result~0_combout\ = (\hostpc|cpu|R_compare_op\(0) & (\hostpc|cpu|R_compare_op\(1) & ((!\hostpc|cpu|Equal127~4_combout\) # (!\hostpc|cpu|Equal127~9_combout\)))) # (!\hostpc|cpu|R_compare_op\(0) & (!\hostpc|cpu|R_compare_op\(1) & 
-- (\hostpc|cpu|Equal127~9_combout\ & \hostpc|cpu|Equal127~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_compare_op\(0),
	datab => \hostpc|cpu|R_compare_op\(1),
	datac => \hostpc|cpu|Equal127~9_combout\,
	datad => \hostpc|cpu|Equal127~4_combout\,
	combout => \hostpc|cpu|E_cmp_result~0_combout\);

-- Location: LCCOMB_X37_Y27_N10
\hostpc|cpu|E_cmp_result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_cmp_result~1_combout\ = (\hostpc|cpu|E_cmp_result~0_combout\) # ((\hostpc|cpu|R_compare_op\(0) & (!\hostpc|cpu|R_compare_op\(1) & !\hostpc|cpu|Add1~98_combout\)) # (!\hostpc|cpu|R_compare_op\(0) & (\hostpc|cpu|R_compare_op\(1) & 
-- \hostpc|cpu|Add1~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|R_compare_op\(0),
	datab => \hostpc|cpu|R_compare_op\(1),
	datac => \hostpc|cpu|Add1~98_combout\,
	datad => \hostpc|cpu|E_cmp_result~0_combout\,
	combout => \hostpc|cpu|E_cmp_result~1_combout\);

-- Location: FF_X37_Y27_N11
\hostpc|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_cmp_result~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X37_Y28_N4
\hostpc|cpu|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|Equal0~18_combout\ = (!\hostpc|cpu|D_iw\(4) & (!\hostpc|cpu|D_iw\(5) & \hostpc|cpu|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|D_iw\(5),
	datad => \hostpc|cpu|Equal0~4_combout\,
	combout => \hostpc|cpu|Equal0~18_combout\);

-- Location: FF_X37_Y28_N5
\hostpc|cpu|R_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|Equal0~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_br_uncond~q\);

-- Location: LCCOMB_X38_Y27_N18
\hostpc|cpu|D_ctrl_uncond_cti_non_br~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (\hostpc|cpu|Equal62~9_combout\ & (\hostpc|cpu|Equal0~6_combout\ & ((\hostpc|cpu|D_iw\(14)) # (!\hostpc|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal62~9_combout\,
	datab => \hostpc|cpu|D_iw\(14),
	datac => \hostpc|cpu|D_iw\(15),
	datad => \hostpc|cpu|Equal0~6_combout\,
	combout => \hostpc|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X38_Y27_N6
\hostpc|cpu|D_ctrl_uncond_cti_non_br~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\hostpc|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # ((\hostpc|cpu|D_ctrl_jmp_direct~1_combout\) # (!\hostpc|cpu|D_ctrl_force_src2_zero~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datac => \hostpc|cpu|D_ctrl_force_src2_zero~6_combout\,
	datad => \hostpc|cpu|D_ctrl_jmp_direct~1_combout\,
	combout => \hostpc|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X38_Y27_N7
\hostpc|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X38_Y27_N0
\hostpc|cpu|F_pc_sel_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_sel_nxt~0_combout\ = (\hostpc|cpu|R_ctrl_br_uncond~q\) # ((\hostpc|cpu|R_ctrl_uncond_cti_non_br~q\) # ((\hostpc|cpu|W_cmp_result~q\ & \hostpc|cpu|R_ctrl_br~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_cmp_result~q\,
	datab => \hostpc|cpu|R_ctrl_br_uncond~q\,
	datac => \hostpc|cpu|R_ctrl_br~q\,
	datad => \hostpc|cpu|R_ctrl_uncond_cti_non_br~q\,
	combout => \hostpc|cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X37_Y31_N20
\hostpc|cpu|F_pc_no_crst_nxt[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[9]~23_combout\ = (!\hostpc|cpu|R_ctrl_exception~q\ & ((\hostpc|cpu|F_pc_sel_nxt~0_combout\) # ((\hostpc|cpu|R_ctrl_break~q\) # (\hostpc|cpu|F_pc_plus_one[9]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_sel_nxt~0_combout\,
	datab => \hostpc|cpu|R_ctrl_break~q\,
	datac => \hostpc|cpu|F_pc_plus_one[9]~18_combout\,
	datad => \hostpc|cpu|R_ctrl_exception~q\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[9]~23_combout\);

-- Location: LCCOMB_X37_Y31_N8
\hostpc|cpu|F_pc_no_crst_nxt[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|F_pc_no_crst_nxt[9]~12_combout\ = (\hostpc|cpu|F_pc_no_crst_nxt[9]~23_combout\ & ((\hostpc|cpu|R_ctrl_break~q\) # ((\hostpc|cpu|Add1~43_combout\) # (!\hostpc|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc_no_crst_nxt[9]~23_combout\,
	datab => \hostpc|cpu|R_ctrl_break~q\,
	datac => \hostpc|cpu|F_pc_sel_nxt.10~0_combout\,
	datad => \hostpc|cpu|Add1~43_combout\,
	combout => \hostpc|cpu|F_pc_no_crst_nxt[9]~12_combout\);

-- Location: FF_X37_Y31_N9
\hostpc|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|F_pc_no_crst_nxt[9]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \hostpc|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|F_pc\(9));

-- Location: LCCOMB_X38_Y31_N30
\mm_interconnect_0|router_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~1_combout\ = (\hostpc|cpu|F_pc\(9) & (!\hostpc|cpu|F_pc\(10) & (!\hostpc|cpu|F_pc\(12) & !\hostpc|cpu|F_pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|F_pc\(9),
	datab => \hostpc|cpu|F_pc\(10),
	datac => \hostpc|cpu|F_pc\(12),
	datad => \hostpc|cpu|F_pc\(11),
	combout => \mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: LCCOMB_X34_Y27_N14
\mm_interconnect_0|cmd_demux_001|src1_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ = (\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ & (\mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\ & ((!\mm_interconnect_0|router_001|Equal1~0_combout\) # 
-- (!\mm_interconnect_0|router_001|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|Equal1~1_combout\,
	datab => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datac => \mm_interconnect_0|hostpc_instruction_master_agent|cp_valid~0_combout\,
	datad => \mm_interconnect_0|router_001|Equal1~0_combout\,
	combout => \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X32_Y27_N18
\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ = (\mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & 
-- !\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X32_Y27_N19
\mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: FF_X33_Y27_N25
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][76]~q\);

-- Location: LCCOMB_X33_Y27_N24
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][76]~q\))) # (!\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[1][76]~q\,
	datad => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X36_Y27_N31
\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller_001|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][76]~q\);

-- Location: LCCOMB_X36_Y27_N10
\mm_interconnect_0|rsp_mux|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|WideOr1~combout\ = (\mm_interconnect_0|rsp_mux|WideOr1~0_combout\ & (((\mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][76]~q\ & \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][58]~q\)) # 
-- (!\mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][76]~q\,
	datab => \mm_interconnect_0|memory_s1_agent_rsp_fifo|mem[0][58]~q\,
	datac => \mm_interconnect_0|memory_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|WideOr1~combout\);

-- Location: LCCOMB_X33_Y31_N2
\mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~0_combout\ = (\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ & (!\mm_interconnect_0|cmd_demux|WideOr0~2_combout\ & 
-- ((\mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~q\) # (\mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\)))) # (!\mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\ & 
-- (((\mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~q\) # (\mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datab => \mm_interconnect_0|cmd_demux|WideOr0~2_combout\,
	datac => \mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~q\,
	datad => \mm_interconnect_0|hostpc_data_master_agent|always2~0_combout\,
	combout => \mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X33_Y31_N3
\mm_interconnect_0|hostpc_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X33_Y31_N4
\mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~0_combout\ = (\mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\) # ((\mm_interconnect_0|cmd_demux|WideOr0~2_combout\ & 
-- (\mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~q\ & \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|WideOr0~2_combout\,
	datab => \mm_interconnect_0|hostpc_data_master_translator|end_begintransfer~q\,
	datac => \mm_interconnect_0|hostpc_data_master_agent|hold_waitrequest~q\,
	datad => \mm_interconnect_0|hostpc_data_master_translator|write_accepted~q\,
	combout => \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X36_Y27_N12
\mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\ = (\hostpc|cpu|d_read~q\ & (\mm_interconnect_0|rsp_mux|WideOr1~combout\)) # (!\hostpc|cpu|d_read~q\ & 
-- (((!\mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~0_combout\) # (!\hostpc|cpu|d_write~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datab => \hostpc|cpu|d_read~q\,
	datac => \hostpc|cpu|d_write~q\,
	datad => \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~0_combout\,
	combout => \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X41_Y28_N16
\hostpc|cpu|d_write_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|d_write_nxt~0_combout\ = (\hostpc|cpu|E_new_inst~q\ & \hostpc|cpu|R_ctrl_st~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_new_inst~q\,
	datad => \hostpc|cpu|R_ctrl_st~q\,
	combout => \hostpc|cpu|d_write_nxt~0_combout\);

-- Location: LCCOMB_X37_Y32_N16
\hostpc|cpu|E_shift_rot_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_cnt[0]~5_combout\ = \hostpc|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \hostpc|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\hostpc|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \hostpc|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \hostpc|cpu|E_shift_rot_cnt[0]~6\);

-- Location: FF_X37_Y32_N17
\hostpc|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \hostpc|cpu|E_src2\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X37_Y32_N18
\hostpc|cpu|E_shift_rot_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_cnt[1]~7_combout\ = (\hostpc|cpu|E_shift_rot_cnt\(1) & (\hostpc|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\hostpc|cpu|E_shift_rot_cnt\(1) & (!\hostpc|cpu|E_shift_rot_cnt[0]~6\))
-- \hostpc|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\hostpc|cpu|E_shift_rot_cnt\(1) & !\hostpc|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \hostpc|cpu|E_shift_rot_cnt[0]~6\,
	combout => \hostpc|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \hostpc|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X37_Y32_N19
\hostpc|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \hostpc|cpu|E_src2\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X37_Y32_N20
\hostpc|cpu|E_shift_rot_cnt[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_cnt[2]~9_combout\ = (\hostpc|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\hostpc|cpu|E_shift_rot_cnt[1]~8\))) # (!\hostpc|cpu|E_shift_rot_cnt\(2) & (\hostpc|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \hostpc|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\hostpc|cpu|E_shift_rot_cnt\(2)) # (!\hostpc|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \hostpc|cpu|E_shift_rot_cnt[1]~8\,
	combout => \hostpc|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \hostpc|cpu|E_shift_rot_cnt[2]~10\);

-- Location: FF_X37_Y32_N21
\hostpc|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \hostpc|cpu|E_src2\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X37_Y32_N22
\hostpc|cpu|E_shift_rot_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_cnt[3]~11_combout\ = (\hostpc|cpu|E_shift_rot_cnt\(3) & (\hostpc|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\hostpc|cpu|E_shift_rot_cnt\(3) & (!\hostpc|cpu|E_shift_rot_cnt[2]~10\))
-- \hostpc|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\hostpc|cpu|E_shift_rot_cnt\(3) & !\hostpc|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \hostpc|cpu|E_shift_rot_cnt[2]~10\,
	combout => \hostpc|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \hostpc|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X37_Y32_N23
\hostpc|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \hostpc|cpu|E_src2\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X37_Y32_N24
\hostpc|cpu|E_shift_rot_cnt[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_shift_rot_cnt[4]~13_combout\ = \hostpc|cpu|E_shift_rot_cnt[3]~12\ $ (\hostpc|cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|E_shift_rot_cnt\(4),
	cin => \hostpc|cpu|E_shift_rot_cnt[3]~12\,
	combout => \hostpc|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X37_Y32_N25
\hostpc|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \hostpc|cpu|E_src2\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \hostpc|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X37_Y32_N26
\hostpc|cpu|E_stall~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_stall~1_combout\ = (\hostpc|cpu|E_shift_rot_cnt\(3)) # (\hostpc|cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \hostpc|cpu|E_shift_rot_cnt\(3),
	datad => \hostpc|cpu|E_shift_rot_cnt\(4),
	combout => \hostpc|cpu|E_stall~1_combout\);

-- Location: LCCOMB_X37_Y32_N30
\hostpc|cpu|E_stall~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_stall~0_combout\ = (\hostpc|cpu|E_shift_rot_cnt\(2)) # ((\hostpc|cpu|E_shift_rot_cnt\(1)) # ((\hostpc|cpu|E_new_inst~q\) # (\hostpc|cpu|E_shift_rot_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_shift_rot_cnt\(2),
	datab => \hostpc|cpu|E_shift_rot_cnt\(1),
	datac => \hostpc|cpu|E_new_inst~q\,
	datad => \hostpc|cpu|E_shift_rot_cnt\(0),
	combout => \hostpc|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X37_Y32_N28
\hostpc|cpu|E_stall~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_stall~2_combout\ = (\hostpc|cpu|E_valid_from_R~q\ & (\hostpc|cpu|R_ctrl_shift_rot~q\ & ((\hostpc|cpu|E_stall~1_combout\) # (\hostpc|cpu|E_stall~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_stall~1_combout\,
	datab => \hostpc|cpu|E_valid_from_R~q\,
	datac => \hostpc|cpu|R_ctrl_shift_rot~q\,
	datad => \hostpc|cpu|E_stall~0_combout\,
	combout => \hostpc|cpu|E_stall~2_combout\);

-- Location: LCCOMB_X36_Y27_N8
\hostpc|cpu|av_ld_aligning_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_aligning_data_nxt~0_combout\ = (!\mm_interconnect_0|rsp_mux|WideOr1~combout\ & (\hostpc|cpu|d_read~q\ & (!\hostpc|cpu|av_ld_aligning_data~q\ & !\hostpc|cpu|D_ctrl_mem32~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|WideOr1~combout\,
	datab => \hostpc|cpu|d_read~q\,
	datac => \hostpc|cpu|av_ld_aligning_data~q\,
	datad => \hostpc|cpu|D_ctrl_mem32~0_combout\,
	combout => \hostpc|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X36_Y27_N28
\hostpc|cpu|E_stall~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_stall~3_combout\ = (!\hostpc|cpu|D_ctrl_mem32~0_combout\ & (\hostpc|cpu|E_valid_from_R~q\ & ((\hostpc|cpu|av_ld_aligning_data_nxt~1_combout\) # (\hostpc|cpu|av_ld_aligning_data_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_ctrl_mem32~0_combout\,
	datab => \hostpc|cpu|av_ld_aligning_data_nxt~1_combout\,
	datac => \hostpc|cpu|av_ld_aligning_data_nxt~0_combout\,
	datad => \hostpc|cpu|E_valid_from_R~q\,
	combout => \hostpc|cpu|E_stall~3_combout\);

-- Location: FF_X36_Y27_N23
\hostpc|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X36_Y27_N24
\hostpc|cpu|av_ld_waiting_for_data_nxt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\hostpc|cpu|av_ld_waiting_for_data~q\ & (((!\hostpc|cpu|d_read~q\)))) # (!\hostpc|cpu|av_ld_waiting_for_data~q\ & (\hostpc|cpu|E_new_inst~q\ & ((\hostpc|cpu|R_ctrl_ld~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_new_inst~q\,
	datab => \hostpc|cpu|d_read~q\,
	datac => \hostpc|cpu|av_ld_waiting_for_data~q\,
	datad => \hostpc|cpu|R_ctrl_ld~q\,
	combout => \hostpc|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LCCOMB_X36_Y27_N22
\hostpc|cpu|av_ld_waiting_for_data_nxt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|av_ld_waiting_for_data_nxt~1_combout\ = (\hostpc|cpu|av_ld_waiting_for_data_nxt~0_combout\) # ((\mm_interconnect_0|rsp_mux|WideOr1~0_combout\ & (\hostpc|cpu|av_ld_waiting_for_data~q\ & !\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	datac => \hostpc|cpu|av_ld_waiting_for_data~q\,
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \hostpc|cpu|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X36_Y27_N26
\hostpc|cpu|E_stall~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_stall~4_combout\ = (\hostpc|cpu|E_new_inst~q\) # ((\hostpc|cpu|av_ld_waiting_for_data_nxt~1_combout\ & \hostpc|cpu|E_valid_from_R~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_new_inst~q\,
	datac => \hostpc|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	datad => \hostpc|cpu|E_valid_from_R~q\,
	combout => \hostpc|cpu|E_stall~4_combout\);

-- Location: LCCOMB_X36_Y27_N4
\hostpc|cpu|E_stall~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_stall~5_combout\ = (\hostpc|cpu|E_stall~2_combout\) # ((\hostpc|cpu|R_ctrl_ld~q\ & ((\hostpc|cpu|E_stall~3_combout\) # (\hostpc|cpu|E_stall~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|E_stall~2_combout\,
	datab => \hostpc|cpu|E_stall~3_combout\,
	datac => \hostpc|cpu|E_stall~4_combout\,
	datad => \hostpc|cpu|R_ctrl_ld~q\,
	combout => \hostpc|cpu|E_stall~5_combout\);

-- Location: LCCOMB_X41_Y28_N18
\hostpc|cpu|E_stall~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|E_stall~6_combout\ = (\hostpc|cpu|d_write_nxt~0_combout\) # ((\hostpc|cpu|E_stall~5_combout\) # ((\mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\ & \hostpc|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|hostpc_data_master_translator|av_waitrequest~1_combout\,
	datab => \hostpc|cpu|d_write_nxt~0_combout\,
	datac => \hostpc|cpu|E_stall~5_combout\,
	datad => \hostpc|cpu|d_write~q\,
	combout => \hostpc|cpu|E_stall~6_combout\);

-- Location: LCCOMB_X41_Y28_N22
\hostpc|cpu|W_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_valid~0_combout\ = (!\hostpc|cpu|E_stall~6_combout\ & \hostpc|cpu|E_valid_from_R~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \hostpc|cpu|E_stall~6_combout\,
	datac => \hostpc|cpu|E_valid_from_R~q\,
	combout => \hostpc|cpu|W_valid~0_combout\);

-- Location: FF_X41_Y28_N23
\hostpc|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|W_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|W_valid~q\);

-- Location: LCCOMB_X39_Y27_N12
\hostpc|cpu|D_wr_dst_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_wr_dst_reg~0_combout\ = (!\hostpc|cpu|D_iw\(4) & ((\hostpc|cpu|Equal0~12_combout\) # ((!\hostpc|cpu|D_iw\(5) & \hostpc|cpu|Equal0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(5),
	datab => \hostpc|cpu|D_iw\(4),
	datac => \hostpc|cpu|Equal0~13_combout\,
	datad => \hostpc|cpu|Equal0~12_combout\,
	combout => \hostpc|cpu|D_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X35_Y29_N12
\hostpc|cpu|D_wr_dst_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_wr_dst_reg~2_combout\ = (!\hostpc|cpu|D_iw\(19) & (!\hostpc|cpu|D_iw\(21) & (!\hostpc|cpu|D_iw\(20) & !\hostpc|cpu|D_iw\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(19),
	datab => \hostpc|cpu|D_iw\(21),
	datac => \hostpc|cpu|D_iw\(20),
	datad => \hostpc|cpu|D_iw\(17),
	combout => \hostpc|cpu|D_wr_dst_reg~2_combout\);

-- Location: LCCOMB_X39_Y30_N6
\hostpc|cpu|D_wr_dst_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_wr_dst_reg~1_combout\ = (!\hostpc|cpu|D_iw\(26) & (!\hostpc|cpu|D_iw\(24) & (!\hostpc|cpu|D_iw\(25) & !\hostpc|cpu|D_iw\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_iw\(26),
	datab => \hostpc|cpu|D_iw\(24),
	datac => \hostpc|cpu|D_iw\(25),
	datad => \hostpc|cpu|D_iw\(22),
	combout => \hostpc|cpu|D_wr_dst_reg~1_combout\);

-- Location: LCCOMB_X39_Y30_N8
\hostpc|cpu|D_wr_dst_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_wr_dst_reg~3_combout\ = (!\hostpc|cpu|Equal0~14_combout\ & ((\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & ((\hostpc|cpu|D_wr_dst_reg~1_combout\))) # (!\hostpc|cpu|D_ctrl_b_is_dst~2_combout\ & (\hostpc|cpu|D_wr_dst_reg~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|Equal0~14_combout\,
	datab => \hostpc|cpu|D_wr_dst_reg~2_combout\,
	datac => \hostpc|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \hostpc|cpu|D_wr_dst_reg~1_combout\,
	combout => \hostpc|cpu|D_wr_dst_reg~3_combout\);

-- Location: LCCOMB_X39_Y30_N14
\hostpc|cpu|D_wr_dst_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_wr_dst_reg~4_combout\ = (\hostpc|cpu|D_dst_regnum[2]~1_combout\ & (!\hostpc|cpu|D_ctrl_implicit_dst_eretaddr~19_combout\ & (\hostpc|cpu|D_wr_dst_reg~3_combout\ & !\hostpc|cpu|D_dst_regnum[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_dst_regnum[2]~1_combout\,
	datab => \hostpc|cpu|D_ctrl_implicit_dst_eretaddr~19_combout\,
	datac => \hostpc|cpu|D_wr_dst_reg~3_combout\,
	datad => \hostpc|cpu|D_dst_regnum[1]~0_combout\,
	combout => \hostpc|cpu|D_wr_dst_reg~4_combout\);

-- Location: LCCOMB_X39_Y28_N24
\hostpc|cpu|D_wr_dst_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|D_wr_dst_reg~5_combout\ = (!\hostpc|cpu|D_wr_dst_reg~0_combout\ & (!\hostpc|cpu|Equal0~11_combout\ & (!\hostpc|cpu|D_wr_dst_reg~4_combout\ & !\hostpc|cpu|R_ctrl_br_nxt~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|D_wr_dst_reg~0_combout\,
	datab => \hostpc|cpu|Equal0~11_combout\,
	datac => \hostpc|cpu|D_wr_dst_reg~4_combout\,
	datad => \hostpc|cpu|R_ctrl_br_nxt~1_combout\,
	combout => \hostpc|cpu|D_wr_dst_reg~5_combout\);

-- Location: FF_X39_Y28_N25
\hostpc|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \hostpc|cpu|D_wr_dst_reg~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X39_Y28_N10
\hostpc|cpu|W_rf_wren\ : cycloneive_lcell_comb
-- Equation(s):
-- \hostpc|cpu|W_rf_wren~combout\ = (\rst_controller|r_sync_rst~q\) # ((\hostpc|cpu|W_valid~q\ & \hostpc|cpu|R_wr_dst_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \hostpc|cpu|W_valid~q\,
	datac => \rst_controller|r_sync_rst~q\,
	datad => \hostpc|cpu|R_wr_dst_reg~q\,
	combout => \hostpc|cpu|W_rf_wren~combout\);

-- Location: FF_X32_Y29_N21
\hostpc|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \hostpc|cpu|UART_NIOSII_HostPC_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hostpc|cpu|d_writedata\(0));

-- Location: LCCOMB_X33_Y32_N22
\uart|the_UART_NIOSII_uart_regs|tx_data[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_regs|tx_data[0]~feeder_combout\ = \hostpc|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \hostpc|cpu|d_writedata\(0),
	combout => \uart|the_UART_NIOSII_uart_regs|tx_data[0]~feeder_combout\);

-- Location: FF_X33_Y32_N23
\uart|the_UART_NIOSII_uart_regs|tx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_regs|tx_data[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_regs|tx_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_regs|tx_data\(0));

-- Location: LCCOMB_X30_Y32_N6
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\ = (\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & (\uart|the_UART_NIOSII_uart_regs|tx_data\(0))) # 
-- (!\uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\ & ((\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_regs|tx_data\(0),
	datac => \uart|the_UART_NIOSII_uart_tx|do_load_shifter~q\,
	datad => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(2),
	combout => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\);

-- Location: FF_X30_Y32_N7
\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[1]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1));

-- Location: LCCOMB_X30_Y32_N24
\uart|the_UART_NIOSII_uart_tx|pre_txd~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|pre_txd~2_combout\ = (!\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1) & (!\uart|the_UART_NIOSII_uart_tx|pre_txd~q\ & (\uart|the_UART_NIOSII_uart_tx|pre_txd~1_combout\ & 
-- \uart|the_UART_NIOSII_uart_tx|pre_txd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(1),
	datab => \uart|the_UART_NIOSII_uart_tx|pre_txd~q\,
	datac => \uart|the_UART_NIOSII_uart_tx|pre_txd~1_combout\,
	datad => \uart|the_UART_NIOSII_uart_tx|pre_txd~0_combout\,
	combout => \uart|the_UART_NIOSII_uart_tx|pre_txd~2_combout\);

-- Location: LCCOMB_X30_Y32_N16
\uart|the_UART_NIOSII_uart_tx|pre_txd~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|pre_txd~3_combout\ = (!\uart|the_UART_NIOSII_uart_tx|pre_txd~2_combout\ & !\uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \uart|the_UART_NIOSII_uart_tx|pre_txd~2_combout\,
	datac => \uart|the_UART_NIOSII_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out\(0),
	combout => \uart|the_UART_NIOSII_uart_tx|pre_txd~3_combout\);

-- Location: FF_X30_Y32_N17
\uart|the_UART_NIOSII_uart_tx|pre_txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|pre_txd~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|pre_txd~q\);

-- Location: LCCOMB_X32_Y32_N8
\uart|the_UART_NIOSII_uart_tx|txd~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \uart|the_UART_NIOSII_uart_tx|txd~0_combout\ = (\uart|the_UART_NIOSII_uart_tx|pre_txd~q\) # (\uart|the_UART_NIOSII_uart_regs|control_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \uart|the_UART_NIOSII_uart_tx|pre_txd~q\,
	datac => \uart|the_UART_NIOSII_uart_regs|control_reg\(9),
	combout => \uart|the_UART_NIOSII_uart_tx|txd~0_combout\);

-- Location: FF_X32_Y32_N9
\uart|the_UART_NIOSII_uart_tx|txd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \uart|the_UART_NIOSII_uart_tx|txd~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \uart|the_UART_NIOSII_uart_tx|txd~q\);

-- Location: LCCOMB_X41_Y12_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X22_Y25_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X23_Y26_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


