# VIVADO FILES
.backup.*
vivado.*
vivado_*

# Project payloads
*.cache
*.hw
*.runs
*.sim
*.tmp

*.log
*.jou
*.pb
*.wdb
*.bak
*.vdb
*.sdb

# Simulation
xsim.dir/
.Xil/

vagrant/

# Register bank builds
hw/build

__pycache__/
*.pyc
processed/

update_regbanks.tcl

# Graph configuration files generated by SDK
# I.e. nodeslot programming, memory initialization etc
config_files/

# TO DO: remove when init manager changed to dump files into specified directory
graph_dump.txt
nodeslot_programming.json
layer_config.json
*.mem

hw/build/
hw/sim/xsim.ini
hw/update_regbanks.tcl

# DVT
.dvt/

# Modelsim simulation
sim_build/
modelsim_lib/

# Cocotb
results.xml
transcript
*.vstf
*.wlf
compile.do
simulate.do
opt.do
do/age.do
do/bindings.do
graph.pth
model_hk.pt
model_weights.pth
model.pt
model.pth
notebook.ipynb
Cora/raw/ind.cora.allx
Cora/raw/ind.cora.ally
Cora/raw/ind.cora.graph
Cora/raw/ind.cora.test.index
Cora/raw/ind.cora.tx
Cora/raw/ind.cora.ty
Cora/raw/ind.cora.x
Cora/raw/ind.cora.y
do/fte.do
do/Makefile
do/nsb.do
do/pref.do
do/runner.py
do/sources.mk
hw/constraints/constraints.xdc
.vscode/launch.json
hw/sim/-debugDB
hw/sim/restarter.do
hw/sim/sim_time.txt
hw/sim/vsim.dbg
hw/sim/Cora/raw/ind.cora.allx
hw/sim/Cora/raw/ind.cora.ally
hw/sim/Cora/raw/ind.cora.graph
hw/sim/Cora/raw/ind.cora.test.index
hw/sim/Cora/raw/ind.cora.tx
hw/sim/Cora/raw/ind.cora.ty
hw/sim/Cora/raw/ind.cora.x
hw/sim/Cora/raw/ind.cora.y
hw/sim/layer_config/updated_embeddings.csv
Misc/sim.txt
imports/verilog-axi
imports/nocrouter

wlft*
.nfs*
hw/ip/lib/base_components/reverse_message_queue.sv
imports/nocrouter
imports/verilog-axi
Misc/axi_write_monitor.py
imports/verilog-axi
imports/verilog-axi
hw/xilinx_ip/scale_factor_queue.xci
hw/xilinx_ip/aggregation_buffer_sdp_bram.xci
imports/verilog-axi
