// Seed: 1520037413
module module_0 #(
    parameter id_4 = 32'd73
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout supply1 id_1;
  logic id_3 = 1'b0;
  parameter id_4 = -1;
  assign id_1 = -1;
  wire id_5[1 : -1  -  id_4];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6(1),
        .id_7(id_8),
        .id_9("")
    ),
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15[1 :-1'b0]
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_7,
      id_13
  );
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
