module fsm_tester (
    input clk,  // clock
    input reset,
    output out[6] // alufn signals
  ) {
  
  .clk(clk){
    fsm testAluFsm={ADD, SUB, AND, OR, XOR, A, SHL, SHR, SRA, CMPEQ, CMPLT, CMPLE}; 
  }

  always {
    out = 6b0;
    case(reset) {
      1: testAluFsm.d = testAluFsm.ADD;
      0:
    case(testAluFsm.q){
      testAluFsm.ADD : 
              out = b000000;
              testAluFsm.d = testAluFsm.SUB;
      testAluFsm.SUB : 
              out = b000001;
              testAluFsm.d = testAluFsm.AND;      
      testAluFsm.AND : 
              out = b011000;
              testAluFsm.d = testAluFsm.OR;  
      testAluFsm.OR : 
              out = b011110;
              testAluFsm.d = testAluFsm.XOR;        
      testAluFsm.XOR : 
              out = b010110;
              testAluFsm.d = testAluFsm.A;        
      testAluFsm.A : 
              out = b011010;
              testAluFsm.d = testAluFsm.SHL;        
      testAluFsm.SHL : 
              out = b100000;
              testAluFsm.d = testAluFsm.SHR;        
      testAluFsm.SHR : 
              out = b100001;
              testAluFsm.d = testAluFsm.SRA;        
      testAluFsm.SRA : 
              out = b100011;
              testAluFsm.d = testAluFsm.CMPEQ; 
      testAluFsm.CMPEQ : 
              out = b110011;
              testAluFsm.d = testAluFsm.CMPLT;
      testAluFsm.CMPLT : 
              out = b110101;
              testAluFsm.d = testAluFsm.CMPLE;        
      testAluFsm.CMPLE : 
              out = b110111;
              testAluFsm.d = testAluFsm.ADD;
      default:
              out = b000000;
              testAluFsm.d = testAluFsm.ADD;      
                          
    }
      default: testAluFsm.d = testAluFsm.ADD;
  }
  }
}