0.7
2020.2
May 22 2025
00:13:55
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sim_1/imports/Simulation_Source/ProgramCounter_tb.v,1760264080,verilog,,,D:/desktop/microprocessor/assignment2/SME309_Lab2_Template/Hardware/Design_Source/ProgramCounter.v,ProgramCounter_tb,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sim_1/imports/Simulation_Source/Wrapper_tb.v,1760276781,verilog,,,,Wrapper_tb,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/ALU.v,1760277823,verilog,,D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/ARM.v,,ALU,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/ARM.v,1760275315,verilog,,D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/CondLogic.v,,ARM,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/CondLogic.v,1760276074,verilog,,D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/ControlUnit.v,,CondLogic,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/ControlUnit.v,1760276074,verilog,,D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/Decoder.v,,ControlUnit,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/Decoder.v,1760277746,verilog,,D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/Extend.v,,Decoder,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/Extend.v,1760276074,verilog,,D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/ProgramCounter.v,,Extend,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/RegisterFile.v,1760276074,verilog,,D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/Shifter.v,,RegisterFile,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/Shifter.v,1760276074,verilog,,D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/Wrapper.v,,Shifter,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sources_1/imports/Design_Source/Wrapper.v,1760264080,verilog,,D:/desktop/microprocessor/assignment2/PROJECT2/PROJECT2.srcs/sim_1/imports/Simulation_Source/Wrapper_tb.v,,Wrapper,,,../../../../../SME309_Lab2_Template/Hardware/Design_Source;F:/vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/desktop/microprocessor/assignment2/SME309_Lab2_Template/Hardware/Design_Source/ProgramCounter.v,1760274544,verilog,,,,ProgramCounter,,,,,,,,
