
AVRA   Ver. 1.4.2 ATtiny85_uOS+DS18B20.asm Sat Dec  6 12:37:24 2025


         ; "$Id: ATtiny85_uOS+DS18B20.asm,v 1.18 2025/12/03 17:46:55 administrateur Exp $"
         
         ; Programme de gestion des capteurs DS18B20
         ;
         ; A la mise sous tension du DS18B20, les 2 seuils Th et Tl sont respectivement a 70 et 75 degres
         ; et la temperature a 85 degres tant qu'une commande 'DS18B20_CMD_CONVERT_T' n'a pas ete emise
         ; => En concequence, le capteur presente une alarme dans le cas d'une temperature ambiante de 20 degres
         ;
         ; Remarque: L'alarme est presentee des lors que Tc <= Tl ou Tc >= Th avec une precision de 1 degre car
         ;           les 2 seuils Th et Tl sont definis au degres pres
         
          .include		"ATtiny85_uOS.asm"
         ; "$Id: ATtiny85_uOS.asm,v 1.17 2025/12/02 13:27:20 administrateur Exp $"
         
         ; - Projet: ATtiny85_uOS.asm
         ;
         ; - Avertissement: Etude pour l'utilisation d'un ATtiny85-20
         ;   => Le DigiSpark utilise un ATtiny85-10 cadence a 10 Mhz
         ;
         ; - TODO: Version minimaliste: Allumage fixe de la Led RED au RESET 
         
          .include		"tn85def.inc"              ; Labels and identifiers for tiny85
         ;***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************
         ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny85.xml ************
         ;*************************************************************************
         ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
         ;* 
         ;* Number            : AVR000
         ;* File Name         : "tn85def.inc"
         ;* Title             : Register/Bit Definitions for the ATtiny85
         ;* Date              : 2011-02-09
         ;* Version           : 2.35
         ;* Support E-mail    : avr@atmel.com
         ;* Target MCU        : ATtiny85
         ;* 
         ;* DESCRIPTION
         ;* When including this file in the assembly program file, all I/O register 
         ;* names and I/O register bit names appearing in the data book can be used.
         ;* In addition, the six registers forming the three data pointers X, Y and 
         ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
         ;* SRAM is also defined 
         ;* 
         ;* The Register names are represented by their hexadecimal address.
         ;* 
         ;* The Register Bit names are represented by their bit number (0-7).
         ;* 
         ;* Please observe the difference in using the bit names with instructions
         ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
         ;* (skip if bit in register set/cleared). The following example illustrates
         ;* this:
         ;* 
         ;* in    r16,PORTB             ;read PORTB latch
         ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
         ;* out   PORTB,r16             ;output to PORTB
         ;* 
         ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
         ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
         ;* rjmp  TOV0_is_set           ;jump if set
         ;* ...                         ;otherwise do something else
         ;*************************************************************************
         
          #ifndef _TN85DEF_INC_
          #define _TN85DEF_INC_
         
         
          #pragma partinc 0
         
         ; ***** SPECIFY DEVICE ***************************************************
          .device ATtiny85
          #pragma AVRPART ADMIN PART_NAME ATtiny85
          .equ	SIGNATURE_000	= 0x1e
          .equ	SIGNATURE_001	= 0x93
          .equ	SIGNATURE_002	= 0x0b
         
          #pragma AVRPART CORE CORE_VERSION V2
          #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
         
         
         ; ***** I/O REGISTER DEFINITIONS *****************************************
         ; NOTE:
         ; Definitions marked "MEMORY MAPPED"are extended I/O ports
         ; and cannot be used with IN/OUT instructions
          .equ	SREG	= 0x3f
          .equ	SPL	= 0x3d
          .equ	SPH	= 0x3e
          .equ	GIMSK	= 0x3b
          .equ	GIFR	= 0x3a
          .equ	TIMSK	= 0x39
          .equ	TIFR	= 0x38
          .equ	SPMCSR	= 0x37
          .equ	MCUCR	= 0x35
          .equ	MCUSR	= 0x34
          .equ	TCCR0B	= 0x33
          .equ	TCNT0	= 0x32
          .equ	OSCCAL	= 0x31
          .equ	TCCR1	= 0x30
          .equ	TCNT1	= 0x2f
          .equ	OCR1A	= 0x2e
          .equ	OCR1C	= 0x2d
          .equ	GTCCR	= 0x2c
          .equ	OCR1B	= 0x2b
          .equ	TCCR0A	= 0x2a
          .equ	OCR0A	= 0x29
          .equ	OCR0B	= 0x28
          .equ	PLLCSR	= 0x27
          .equ	CLKPR	= 0x26
          .equ	DT1A	= 0x25
          .equ	DT1B	= 0x24
          .equ	DTPS	= 0x23
          .equ	DWDR	= 0x22
          .equ	WDTCR	= 0x21
          .equ	PRR	= 0x20
          .equ	EEARH	= 0x1f
          .equ	EEARL	= 0x1e
          .equ	EEDR	= 0x1d
          .equ	EECR	= 0x1c
          .equ	PORTB	= 0x18
          .equ	DDRB	= 0x17
          .equ	PINB	= 0x16
          .equ	PCMSK	= 0x15
          .equ	DIDR0	= 0x14
          .equ	GPIOR2	= 0x13
          .equ	GPIOR1	= 0x12
          .equ	GPIOR0	= 0x11
          .equ	USIBR	= 0x10
          .equ	USIDR	= 0x0f
          .equ	USISR	= 0x0e
          .equ	USICR	= 0x0d
          .equ	ACSR	= 0x08
          .equ	ADMUX	= 0x07
          .equ	ADCSRA	= 0x06
          .equ	ADCH	= 0x05
          .equ	ADCL	= 0x04
          .equ	ADCSRB	= 0x03
         
         
         ; ***** BIT DEFINITIONS **************************************************
         
         ; ***** PORTB ************************
         ; PORTB - Data Register, Port B
          .equ	PORTB0	= 0	; 
          .equ	PB0	= 0	; For compatibility
          .equ	PORTB1	= 1	; 
          .equ	PB1	= 1	; For compatibility
          .equ	PORTB2	= 2	; 
          .equ	PB2	= 2	; For compatibility
          .equ	PORTB3	= 3	; 
          .equ	PB3	= 3	; For compatibility
          .equ	PORTB4	= 4	; 
          .equ	PB4	= 4	; For compatibility
          .equ	PORTB5	= 5	; 
          .equ	PB5	= 5	; For compatibility
         
         ; DDRB - Data Direction Register, Port B
          .equ	DDB0	= 0	; 
          .equ	DDB1	= 1	; 
          .equ	DDB2	= 2	; 
          .equ	DDB3	= 3	; 
          .equ	DDB4	= 4	; 
          .equ	DDB5	= 5	; 
         
         ; PINB - Input Pins, Port B
          .equ	PINB0	= 0	; 
          .equ	PINB1	= 1	; 
          .equ	PINB2	= 2	; 
          .equ	PINB3	= 3	; 
          .equ	PINB4	= 4	; 
          .equ	PINB5	= 5	; 
         
         
         ; ***** ANALOG_COMPARATOR ************
         ; ADCSRB - ADC Control and Status Register B
          .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
         
         ; ACSR - Analog Comparator Control And Status Register
          .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
          .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
          .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
          .equ	ACI	= 4	; Analog Comparator Interrupt Flag
          .equ	ACO	= 5	; Analog Compare Output
          .equ	ACBG	= 6	; Analog Comparator Bandgap Select
          .equ	AINBG	= ACBG	; For compatibility
          .equ	ACD	= 7	; Analog Comparator Disable
         
         ; DIDR0 - 
          .equ	AIN0D	= 0	; AIN0 Digital Input Disable
          .equ	AIN1D	= 1	; AIN1 Digital Input Disable
         
         
         ; ***** AD_CONVERTER *****************
         ; ADMUX - The ADC multiplexer Selection Register
          .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
          .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
          .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
          .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
          .equ	REFS2	= 4	; Reference Selection Bit 2
          .equ	ADLAR	= 5	; Left Adjust Result
          .equ	REFS0	= 6	; Reference Selection Bit 0
          .equ	REFS1	= 7	; Reference Selection Bit 1
         
         ; ADCSRA - The ADC Control and Status register
          .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
          .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
          .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
          .equ	ADIE	= 3	; ADC Interrupt Enable
          .equ	ADIF	= 4	; ADC Interrupt Flag
          .equ	ADATE	= 5	; ADC Auto Trigger Enable
          .equ	ADSC	= 6	; ADC Start Conversion
          .equ	ADEN	= 7	; ADC Enable
         
         ; ADCH - ADC Data Register High Byte
          .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
          .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
          .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
          .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
          .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
          .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
          .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
          .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
         
         ; ADCL - ADC Data Register Low Byte
          .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
          .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
          .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
          .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
          .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
          .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
          .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
          .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
         
         ; ADCSRB - ADC Control and Status Register B
          .equ	ADTS0	= 0	; ADC Auto Trigger Source 0
          .equ	ADTS1	= 1	; ADC Auto Trigger Source 1
          .equ	ADTS2	= 2	; ADC Auto Trigger Source 2
          .equ	IPR	= 5	; Input Polarity Mode
          .equ	BIN	= 7	; Bipolar Input Mode
         
         ; DIDR0 - Digital Input Disable Register 0
          .equ	ADC1D	= 2	; ADC1 Digital input Disable
          .equ	ADC3D	= 3	; ADC3 Digital input Disable
          .equ	ADC2D	= 4	; ADC2 Digital input Disable
          .equ	ADC0D	= 5	; ADC0 Digital input Disable
         
         
         ; ***** USI **************************
         ; USIBR - USI Buffer Register
          .equ	USIBR0	= 0	; USI Buffer Register bit 0
          .equ	USIBR1	= 1	; USI Buffer Register bit 1
          .equ	USIBR2	= 2	; USI Buffer Register bit 2
          .equ	USIBR3	= 3	; USI Buffer Register bit 3
          .equ	USIBR4	= 4	; USI Buffer Register bit 4
          .equ	USIBR5	= 5	; USI Buffer Register bit 5
          .equ	USIBR6	= 6	; USI Buffer Register bit 6
          .equ	USIBR7	= 7	; USI Buffer Register bit 7
         
         ; USIDR - USI Data Register
          .equ	USIDR0	= 0	; USI Data Register bit 0
          .equ	USIDR1	= 1	; USI Data Register bit 1
          .equ	USIDR2	= 2	; USI Data Register bit 2
          .equ	USIDR3	= 3	; USI Data Register bit 3
          .equ	USIDR4	= 4	; USI Data Register bit 4
          .equ	USIDR5	= 5	; USI Data Register bit 5
          .equ	USIDR6	= 6	; USI Data Register bit 6
          .equ	USIDR7	= 7	; USI Data Register bit 7
         
         ; USISR - USI Status Register
          .equ	USICNT0	= 0	; USI Counter Value Bit 0
          .equ	USICNT1	= 1	; USI Counter Value Bit 1
          .equ	USICNT2	= 2	; USI Counter Value Bit 2
          .equ	USICNT3	= 3	; USI Counter Value Bit 3
          .equ	USIDC	= 4	; Data Output Collision
          .equ	USIPF	= 5	; Stop Condition Flag
          .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
          .equ	USISIF	= 7	; Start Condition Interrupt Flag
         
         ; USICR - USI Control Register
          .equ	USITC	= 0	; Toggle Clock Port Pin
          .equ	USICLK	= 1	; Clock Strobe
          .equ	USICS0	= 2	; USI Clock Source Select Bit 0
          .equ	USICS1	= 3	; USI Clock Source Select Bit 1
          .equ	USIWM0	= 4	; USI Wire Mode Bit 0
          .equ	USIWM1	= 5	; USI Wire Mode Bit 1
          .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
          .equ	USISIE	= 7	; Start Condition Interrupt Enable
         
         
         ; ***** EXTERNAL_INTERRUPT ***********
         ; MCUCR - MCU Control Register
          .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
          .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
         
         ; GIMSK - General Interrupt Mask Register
          .equ	GICR	= GIMSK	; For compatibility
          .equ	PCIE	= 5	; Pin Change Interrupt Enable
          .equ	INT0	= 6	; External Interrupt Request 0 Enable
         
         ; GIFR - General Interrupt Flag register
          .equ	PCIF	= 5	; Pin Change Interrupt Flag
          .equ	INTF0	= 6	; External Interrupt Flag 0
         
         ; PCMSK - Pin Change Enable Mask
          .equ	PCINT0	= 0	; Pin Change Enable Mask Bit 0
          .equ	PCINT1	= 1	; Pin Change Enable Mask Bit 1
          .equ	PCINT2	= 2	; Pin Change Enable Mask Bit 2
          .equ	PCINT3	= 3	; Pin Change Enable Mask Bit 3
          .equ	PCINT4	= 4	; Pin Change Enable Mask Bit 4
          .equ	PCINT5	= 5	; Pin Change Enable Mask Bit 5
         
         
         ; ***** EEPROM ***********************
         ; EEARL - EEPROM Address Register Low Byte
          .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
          .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
          .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
          .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
          .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
          .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
          .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
          .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
         
         ; EEARH - EEPROM Address Register High Byte
          .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 0
         
         ; EEDR - EEPROM Data Register
          .equ	EEDR0	= 0	; EEPROM Data Register bit 0
          .equ	EEDR1	= 1	; EEPROM Data Register bit 1
          .equ	EEDR2	= 2	; EEPROM Data Register bit 2
          .equ	EEDR3	= 3	; EEPROM Data Register bit 3
          .equ	EEDR4	= 4	; EEPROM Data Register bit 4
          .equ	EEDR5	= 5	; EEPROM Data Register bit 5
          .equ	EEDR6	= 6	; EEPROM Data Register bit 6
          .equ	EEDR7	= 7	; EEPROM Data Register bit 7
         
         ; EECR - EEPROM Control Register
          .equ	EERE	= 0	; EEPROM Read Enable
          .equ	EEPE	= 1	; EEPROM Write Enable
          .equ	EEMPE	= 2	; EEPROM Master Write Enable
          .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
          .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
          .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
         
         
         ; ***** WATCHDOG *********************
         ; WDTCR - Watchdog Timer Control Register
          .equ	WDTCSR	= WDTCR	; For compatibility
          .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
          .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
          .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
          .equ	WDE	= 3	; Watch Dog Enable
          .equ	WDCE	= 4	; Watchdog Change Enable
          .equ	WDTOE	= WDCE	; For compatibility
          .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
          .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
          .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
         
         
         ; ***** TIMER_COUNTER_0 **************
         ; TIMSK - Timer/Counter Interrupt Mask Register
          .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
          .equ	OCIE0B	= 3	; Timer/Counter0 Output Compare Match B Interrupt Enable
          .equ	OCIE0A	= 4	; Timer/Counter0 Output Compare Match A Interrupt Enable
         
         ; TIFR - Timer/Counter0 Interrupt Flag register
          .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
          .equ	OCF0B	= 3	; Timer/Counter0 Output Compare Flag 0B
          .equ	OCF0A	= 4	; Timer/Counter0 Output Compare Flag 0A
         
         ; TCCR0A - Timer/Counter  Control Register A
          .equ	WGM00	= 0	; Waveform Generation Mode
          .equ	WGM01	= 1	; Waveform Generation Mode
          .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
          .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
          .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
          .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
         
         ; TCCR0B - Timer/Counter Control Register B
          .equ	CS00	= 0	; Clock Select
          .equ	CS01	= 1	; Clock Select
          .equ	CS02	= 2	; Clock Select
          .equ	WGM02	= 3	; 
          .equ	FOC0B	= 6	; Force Output Compare B
          .equ	FOC0A	= 7	; Force Output Compare A
         
         ; TCNT0 - Timer/Counter0
          .equ	TCNT0_0	= 0	; 
          .equ	TCNT0_1	= 1	; 
          .equ	TCNT0_2	= 2	; 
          .equ	TCNT0_3	= 3	; 
          .equ	TCNT0_4	= 4	; 
          .equ	TCNT0_5	= 5	; 
          .equ	TCNT0_6	= 6	; 
          .equ	TCNT0_7	= 7	; 
         
         ; OCR0A - Timer/Counter0 Output Compare Register
          .equ	OCR0_0	= 0	; 
          .equ	OCR0_1	= 1	; 
          .equ	OCR0_2	= 2	; 
          .equ	OCR0_3	= 3	; 
          .equ	OCR0_4	= 4	; 
          .equ	OCR0_5	= 5	; 
          .equ	OCR0_6	= 6	; 
          .equ	OCR0_7	= 7	; 
         
         ; OCR0B - Timer/Counter0 Output Compare Register
         ;.equ	OCR0_0	= 0	; 
         ;.equ	OCR0_1	= 1	; 
         ;.equ	OCR0_2	= 2	; 
         ;.equ	OCR0_3	= 3	; 
         ;.equ	OCR0_4	= 4	; 
         ;.equ	OCR0_5	= 5	; 
         ;.equ	OCR0_6	= 6	; 
         ;.equ	OCR0_7	= 7	; 
         
         ; GTCCR - General Timer/Counter Control Register
          .equ	PSR0	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
          .equ	TSM	= 7	; Timer/Counter Synchronization Mode
         
         
         ; ***** TIMER_COUNTER_1 **************
         ; TCCR1 - Timer/Counter Control Register
          .equ	CS10	= 0	; Clock Select Bits
          .equ	CS11	= 1	; Clock Select Bits
          .equ	CS12	= 2	; Clock Select Bits
          .equ	CS13	= 3	; Clock Select Bits
          .equ	COM1A0	= 4	; Compare Output Mode, Bit 1
          .equ	COM1A1	= 5	; Compare Output Mode, Bit 0
          .equ	PWM1A	= 6	; Pulse Width Modulator Enable
          .equ	CTC1	= 7	; Clear Timer/Counter on Compare Match
         
         ; TCNT1 - Timer/Counter Register
          .equ	TCNT1_0	= 0	; Timer/Counter Register Bit 0
          .equ	TCNT1_1	= 1	; Timer/Counter Register Bit 1
          .equ	TCNT1_2	= 2	; Timer/Counter Register Bit 2
          .equ	TCNT1_3	= 3	; Timer/Counter Register Bit 3
          .equ	TCNT1_4	= 4	; Timer/Counter Register Bit 4
          .equ	TCNT1_5	= 5	; Timer/Counter Register Bit 5
          .equ	TCNT1_6	= 6	; Timer/Counter Register Bit 6
          .equ	TCNT1_7	= 7	; Timer/Counter Register Bit 7
         
         ; OCR1A - Output Compare Register
          .equ	OCR1A0	= 0	; Output Compare Register A Bit 0
          .equ	OCR1A1	= 1	; Output Compare Register A Bit 1
          .equ	OCR1A2	= 2	; Output Compare Register A Bit 2
          .equ	OCR1A3	= 3	; Output Compare Register A Bit 3
          .equ	OCR1A4	= 4	; Output Compare Register A Bit 4
          .equ	OCR1A5	= 5	; Output Compare Register A Bit 5
          .equ	OCR1A6	= 6	; Output Compare Register A Bit 6
          .equ	OCR1A7	= 7	; Output Compare Register A Bit 7
         
         ; OCR1B - Output Compare Register
          .equ	OCR1B0	= 0	; Output Compare Register B Bit 0
          .equ	OCR1B1	= 1	; Output Compare Register B Bit 1
          .equ	OCR1B2	= 2	; Output Compare Register B Bit 2
          .equ	OCR1B3	= 3	; Output Compare Register B Bit 3
          .equ	OCR1B4	= 4	; Output Compare Register B Bit 4
          .equ	OCR1B5	= 5	; Output Compare Register B Bit 5
          .equ	OCR1B6	= 6	; Output Compare Register B Bit 6
          .equ	OCR1B7	= 7	; Output Compare Register B Bit 7
         
         ; OCR1C - Output compare register
          .equ	OCR1C0	= 0	; 
          .equ	OCR1C1	= 1	; 
          .equ	OCR1C2	= 2	; 
          .equ	OCR1C3	= 3	; 
          .equ	OCR1C4	= 4	; 
          .equ	OCR1C5	= 5	; 
          .equ	OCR1C6	= 6	; 
          .equ	OCR1C7	= 7	; 
         
         ; TIMSK - Timer/Counter Interrupt Mask Register
          .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
          .equ	OCIE1B	= 5	; OCIE1A: Timer/Counter1 Output Compare B Interrupt Enable
          .equ	OCIE1A	= 6	; OCIE1A: Timer/Counter1 Output Compare Interrupt Enable
         
         ; TIFR - Timer/Counter Interrupt Flag Register
          .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
          .equ	OCF1B	= 5	; Timer/Counter1 Output Compare Flag 1B
          .equ	OCF1A	= 6	; Timer/Counter1 Output Compare Flag 1A
         
         ; GTCCR - Timer counter control register
          .equ	PSR1	= 1	; Prescaler Reset Timer/Counter1
          .equ	FOC1A	= 2	; Force Output Compare 1A
          .equ	FOC1B	= 3	; Force Output Compare Match 1B
          .equ	COM1B0	= 4	; Comparator B Output Mode
          .equ	COM1B1	= 5	; Comparator B Output Mode
          .equ	PWM1B	= 6	; Pulse Width Modulator B Enable
         
         ; DTPS - Dead time prescaler register
          .equ	DTPS0	= 0	; 
          .equ	DTPS1	= 1	; 
         
         ; DT1A - Dead time value register
          .equ	DTVL0	= 0	; 
          .equ	DTVL1	= 1	; 
          .equ	DTVL2	= 2	; 
          .equ	DTVL3	= 3	; 
          .equ	DTVH0	= 4	; 
          .equ	DTVH1	= 5	; 
          .equ	DTVH2	= 6	; 
          .equ	DTVH3	= 7	; 
         
         ; DT1B - Dead time value B
         ;.equ	DTVL0	= 0	; 
         ;.equ	DTVL1	= 1	; 
         ;.equ	DTVL2	= 2	; 
         ;.equ	DTVL3	= 3	; 
         ;.equ	DTVH0	= 4	; 
         ;.equ	DTVH1	= 5	; 
         ;.equ	DTVH2	= 6	; 
         ;.equ	DTVH3	= 7	; 
         
         
         ; ***** BOOT_LOAD ********************
         ; SPMCSR - Store Program Memory Control Register
          .equ	SPMEN	= 0	; Store Program Memory Enable
          .equ	PGERS	= 1	; Page Erase
          .equ	PGWRT	= 2	; Page Write
          .equ	RFLB	= 3	; Read fuse and lock bits
          .equ	CTPB	= 4	; Clear temporary page buffer
         
         
         ; ***** CPU **************************
         ; SREG - Status Register
          .equ	SREG_C	= 0	; Carry Flag
          .equ	SREG_Z	= 1	; Zero Flag
          .equ	SREG_N	= 2	; Negative Flag
          .equ	SREG_V	= 3	; Two's Complement Overflow Flag
          .equ	SREG_S	= 4	; Sign Bit
          .equ	SREG_H	= 5	; Half Carry Flag
          .equ	SREG_T	= 6	; Bit Copy Storage
          .equ	SREG_I	= 7	; Global Interrupt Enable
         
         ; MCUCR - MCU Control Register
         ;.equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
         ;.equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
          .equ	SM0	= 3	; Sleep Mode Select Bit 0
          .equ	SM1	= 4	; Sleep Mode Select Bit 1
          .equ	SE	= 5	; Sleep Enable
          .equ	PUD	= 6	; Pull-up Disable
         
         ; MCUSR - MCU Status register
          .equ	PORF	= 0	; Power-On Reset Flag
          .equ	EXTRF	= 1	; External Reset Flag
          .equ	BORF	= 2	; Brown-out Reset Flag
          .equ	WDRF	= 3	; Watchdog Reset Flag
         
         ; PRR - Power Reduction Register
          .equ	PRADC	= 0	; Power Reduction ADC
          .equ	PRUSI	= 1	; Power Reduction USI
          .equ	PRTIM0	= 2	; Power Reduction Timer/Counter0
          .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
         
         ; OSCCAL - Oscillator Calibration Register
          .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
          .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
          .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
          .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
          .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
          .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
          .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
          .equ	CAL7	= 7	; Oscillatro Calibration Value Bit 7
         
         ; PLLCSR - PLL Control and status register
          .equ	PLOCK	= 0	; PLL Lock detector
          .equ	PLLE	= 1	; PLL Enable
          .equ	PCKE	= 2	; PCK Enable
          .equ	LSM	= 7	; Low speed mode
         
         ; CLKPR - Clock Prescale Register
          .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
          .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
          .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
          .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
          .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
         
         ; DWDR - debugWire data register
          .equ	DWDR0	= 0	; 
          .equ	DWDR1	= 1	; 
          .equ	DWDR2	= 2	; 
          .equ	DWDR3	= 3	; 
          .equ	DWDR4	= 4	; 
          .equ	DWDR5	= 5	; 
          .equ	DWDR6	= 6	; 
          .equ	DWDR7	= 7	; 
         
         ; GPIOR2 - General Purpose IO register 2
          .equ	GPIOR20	= 0	; 
          .equ	GPIOR21	= 1	; 
          .equ	GPIOR22	= 2	; 
          .equ	GPIOR23	= 3	; 
          .equ	GPIOR24	= 4	; 
          .equ	GPIOR25	= 5	; 
          .equ	GPIOR26	= 6	; 
          .equ	GPIOR27	= 7	; 
         
         ; GPIOR1 - General Purpose register 1
          .equ	GPIOR10	= 0	; 
          .equ	GPIOR11	= 1	; 
          .equ	GPIOR12	= 2	; 
          .equ	GPIOR13	= 3	; 
          .equ	GPIOR14	= 4	; 
          .equ	GPIOR15	= 5	; 
          .equ	GPIOR16	= 6	; 
          .equ	GPIOR17	= 7	; 
         
         ; GPIOR0 - General purpose register 0
          .equ	GPIOR00	= 0	; 
          .equ	GPIOR01	= 1	; 
          .equ	GPIOR02	= 2	; 
          .equ	GPIOR03	= 3	; 
          .equ	GPIOR04	= 4	; 
          .equ	GPIOR05	= 5	; 
          .equ	GPIOR06	= 6	; 
          .equ	GPIOR07	= 7	; 
         
         
         
         ; ***** LOCKSBITS ********************************************************
          .equ	LB1	= 0	; Lockbit
          .equ	LB2	= 1	; Lockbit
         
         
         ; ***** FUSES ************************************************************
         ; LOW fuse bits
          .equ	CKSEL0	= 0	; Select Clock source
          .equ	CKSEL1	= 1	; Select Clock source
          .equ	CKSEL2	= 2	; Select Clock source
          .equ	CKSEL3	= 3	; Select Clock source
          .equ	SUT0	= 4	; Select start-up time
          .equ	SUT1	= 5	; Select start-up time
          .equ	CKOUT	= 6	; Clock Output Enable
          .equ	CKDIV8	= 7	; Divide clock by 8
         
         ; HIGH fuse bits
          .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
          .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
          .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
          .equ	EESAVE	= 3	; EEPROM memory is preserved through the Chip Erase
          .equ	WDTON	= 4	; Watchdog Timer always on
          .equ	SPIEN	= 5	; Enable Serial Program and Data Downloading
          .equ	DWEN	= 6	; DebugWIRE Enable
          .equ	RSTDISBL	= 7	; External Reset disable
         
         ; EXTENDED fuse bits
          .equ	SELFPRGEN	= 0	; Self-Programming Enable
         
         
         
         ; ***** CPU REGISTER DEFINITIONS *****************************************
          .def	XH	= r27
          .def	XL	= r26
          .def	YH	= r29
          .def	YL	= r28
          .def	ZH	= r31
          .def	ZL	= r30
         
         
         
         ; ***** DATA MEMORY DECLARATIONS *****************************************
          .equ	FLASHEND	= 0x0fff	; Note: Word address
          .equ	IOEND	= 0x003f
          .equ	SRAM_START	= 0x0060
          .equ	SRAM_SIZE	= 512
          .equ	RAMEND	= 0x025f
          .equ	XRAMEND	= 0x0000
          .equ	E2END	= 0x01ff
          .equ	EEPROMEND	= 0x01ff
          .equ	EEADRBITS	= 9
          #pragma AVRPART MEMORY PROG_FLASH 8192
          #pragma AVRPART MEMORY EEPROM 512
          #pragma AVRPART MEMORY INT_SRAM SIZE 512
          #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
         
         
         
         ; ***** BOOTLOADER DECLARATIONS ******************************************
          .equ	NRWW_START_ADDR	= 0x0
          .equ	NRWW_STOP_ADDR	= 0xfff
          .equ	RWW_START_ADDR	= 0x0
          .equ	RWW_STOP_ADDR	= 0x0
          .equ	PAGESIZE	= 32
         
         
         
         ; ***** INTERRUPT VECTORS ************************************************
          .equ	INT0addr	= 0x0001	; External Interrupt 0
          .equ	PCI0addr	= 0x0002	; Pin change Interrupt Request 0
          .equ	OC1Aaddr	= 0x0003	; Timer/Counter1 Compare Match 1A
          .equ	OVF1addr	= 0x0004	; Timer/Counter1 Overflow
          .equ	OVF0addr	= 0x0005	; Timer/Counter0 Overflow
          .equ	ERDYaddr	= 0x0006	; EEPROM Ready
          .equ	ACIaddr	= 0x0007	; Analog comparator
          .equ	ADCCaddr	= 0x0008	; ADC Conversion ready
          .equ	OC1Baddr	= 0x0009	; Timer/Counter1 Compare Match B
          .equ	OC0Aaddr	= 0x000a	; Timer/Counter0 Compare Match A
          .equ	OC0Baddr	= 0x000b	; Timer/Counter0 Compare Match B
          .equ	WDTaddr	= 0x000c	; Watchdog Time-out
          .equ	USI_STARTaddr	= 0x000d	; USI START
          .equ	USI_OVFaddr	= 0x000e	; USI Overflow
         
          .equ	INT_VECTORS_SIZE	= 15	; size in words
         
          #endif  /* _TN85DEF_INC_ */
         
         ; ***** END OF FILE ******************************************************
          ; ***** END OF FILE ******************************************************
         
          .include		"ATtiny85_uOS.h"
         ; "$Id: ATtiny85_uOS.h,v 1.8 2025/12/01 16:40:31 administrateur Exp $"
         
         ; Registres de travail (dedies)
         ;
          .def		REG_R0				= r0
          .def		REG_R1				= r1
          .def		REG_R2				= r2
          .def		REG_R3				= r3
          .def		REG_R4				= r4
          .def		REG_R4				= r4
          .def		REG_R5				= r5		; Registre dedie a 'uos_delay_1uS'
          .def		REG_R7				= r7
          .def		REG_R8				= r8
          .def		REG_R9				= r9
          .def		REG_R10				= r10
          .def		REG_R11				= r11
         
          .def		REG_R12				= r12
          .def		REG_R13				= r13
          .def		REG_R14				= r14
         
          .def		REG_SAVE_SREG		= r15		; Sauvegarde temporaire de SREG dans les methodes ISR
         
         ; Fin: Registres de travail (dedies)
         
         ; Registres de travail temporaires (dedies et banalises)
          .def		REG_TEMP_R16		= r16
          .def		REG_TEMP_R17		= r17
          .def		REG_TEMP_R18		= r18
          .def		REG_TEMP_R19		= r19
          .def		REG_TEMP_R20		= r20
          .def		REG_TEMP_R21		= r21		; Warning: Utilise dans 'tim1_compa_isr' (Cf. TODO: @ Dysfonctionnement...)
          .def		REG_TEMP_R22		= r22		; Warning: Utilise dans 'tim1_compa_isr' (Cf. TODO: @ Dysfonctionnement...)
         
          .def		REG_PORTB_OUT		= r23		; Dedie a l'image du PORTB en sortie (Leds, Pulse, TXD, etc.)
          .def		REG_FLAGS_0			= r24		; Flags #0
          .def		REG_FLAGS_1			= r25		; Flags #1
         
          .def		REG_X_LSB			= r26		; XL
          .def		REG_X_MSB			= r27		; XH
          .def		REG_Y_LSB			= r28		; YL
          .def		REG_Y_MSB			= r29		; YH
          .def		REG_Z_LSB			= r30		; ZL
          .def		REG_Z_MSB			= r31		; ZH
         ; Fin: Registres de travail temporaires (dedies et banalises)
         
         ; Definition des masques de bits [0x00, 0x01, ..., 0xff] pour les opcodes suivants:
         ; - ori  -> Logical OR with Immediate
         ; - andi -> Logical AND with Immediate (Faire le complement a 1 ou (0xFF - MSK_BITX))
         ; - cbr  -> Clear Bits in Register (= andif avec constante complementee a (0xFF - K))
         ; - sbr  -> Set Bits in Register (= ori)
         ;
          #define	MSK_BIT7				(1 << 7)
          #define	MSK_BIT6				(1 << 6)
          #define	MSK_BIT5				(1 << 5)
          #define	MSK_BIT4				(1 << 4)
          #define	MSK_BIT3				(1 << 3)
          #define	MSK_BIT2				(1 << 2)
          #define	MSK_BIT1				(1 << 1)
          #define	MSK_BIT0				(1 << 0)
         
         ; Definition des index de bits [0, 1, ..., 7] pour les opcodes suivants:
         ; - bld       -> Bit Load from the T Flag in SREG to a Bit in Register
         ; - bst       -> Bit Store from Bit in Register to T Flag in SREG
         ; - cbi/sbi   -> Clear Bit in I/O Register / Set Bit in I/O Register
         ; - sbic/sbis -> Skip if Bit in I/O Register is Cleared / Skip if Bit in I/O Register is Set
         ; - sbrc/sbrs -> Skip if Bit in Register is Cleared / Skip if Bit in Register is Set
         ; - bclr/bset -> Bit Clear / Bit Set in SREG
         ; - brbc/brbs -> Branch if Bit in SREG is Cleared / Set
         ;
          #define	IDX_BIT7				7
          #define	IDX_BIT6				6
          #define	IDX_BIT5				5
          #define	IDX_BIT4				4
          #define	IDX_BIT3				3
          #define	IDX_BIT2				2
          #define	IDX_BIT1				1
          #define	IDX_BIT0				0
         
         ; Definitions pour le pilotage avec ori/and/cbr/sbr
         ; - PORTB<4>: Led RED								0/1: Eteinte/Allumee
         ; - PORTB<3>: Led GREEN								0/1: Eteinte/Allumee
         ; - PORTB<2>: Led YELLOW							0/1: Eteinte/Allumee
         ;             et I/O 1-Wire
         ; - PORTB<1>: Led RED Interne au DigiSpark	0/1: Allumee/Eteinte
         ;             et Uart/TXD -> Platine/TXD
         
          #define	MSK_BIT_LED_RED			MSK_BIT4
          #define	MSK_BIT_LED_GREEN			MSK_BIT3
          #define	MSK_BIT_LED_YELLOW		MSK_BIT2
          #define	MSK_BIT_LED_RED_INT		MSK_BIT1
         
          #define	MSK_BIT_TXD					MSK_BIT1		; Emission sur RXD du FT232R (Meme sortie que la Led RED Interne)
          #define	MSK_BIT_PULSE_IT			MSK_BIT4		; Remarque: Meme sortie que la Led RED Externe
         
          #define	IDX_BIT_LED_RED			IDX_BIT4
          #define	IDX_BIT_LED_GREEN			IDX_BIT3
         
         ; Definitions pour ajout comportemental:
          #define	FLG_BEHAVIOR_MARK_IN_TIM1_COMPA_IDX		IDX_BIT0	; Pulse --\__/--... en entree/sortie de l'It 'tim1_compa_isr'
          #define	FLG_BEHAVIOR_MARK_IN_PCINT0_IDX			IDX_BIT1	; Pulse --\__/--... en entree/sortie de l'It 'pcint0_isr'
          #define	FLG_BEHAVIOR_MARK_IN_RX_REC_BIT_IDX		IDX_BIT2	; Pulse --\__/--... en entree/sortie de 'tim1_compa_isr_rx_rec_bit'
         
          #define	CPT_CALIBRATION								2
          #define	FLG_BEHAVIOR_CALIBRATION_1_uS				IDX_BIT7
         
         ; Gestion de l'UART
         ; -----------------
         ; - FLG_0_UART_DETECT_LINE_IDLE: Passage a 1 si ligne RXD a l'etat haut durant au moins 10 bits;
         ;   => Soit 40 acquisitions concecutives espacees de 13uS = 520uS correspondant a 10 bits a 9600 bauds
         ; - FLG_0_UART_DETECT_BIT_START: Si 'FLG_0_UART_DETECT_LINE_IDLE' a 1, passage a 1 sur detection du bit START
         ;   => Acquisition au moyen de la detection du front descendant sur RXD (cf. 'int0_isr')
         ;   => Conservation de 'FLG_0_UART_DETECT_LINE_IDLE' et de 'FLG_0_UART_DETECT_BIT_START' a 1 jusqu'a
         ;      la fin de l'acquisition d'un byte UART (1 start + 8 datas + 1 stop)
         ;      => Passage a 0 de 'FLG_0_UART_DETECT_BIT_START' pour relancer la detaction du bit START
         ; - FLG_0_UART_DETECT_BYTE: Passage a 1 pour indiquer donnee UART disponible jusqu'a sa lecture
         ;   pour traitement (ie. ecriture dans la FIFO/UART RX)
         ;
         ; => 1 - L'acquisition des donnees UART commence des que les 2 flags 'FLG_0_UART_DETECT_LINE_IDLE' et
         ;    'FLG_0_UART_DETECT_BIT_START' sont a 1
         ;
         ;    2 - A la fin de l'acquisition, le flag 'FLG_0_UART_DETECT_BIT_START' est remis a 0
         ;        pour une detection du bit START
         ;
         ;    => 'FLG_0_UART_DETECT_LINE_IDLE' est remis a 0 sur erreur de communication comme:
         ;       - Pas de bit START lu au 1st bit apres la detection --\__ (Frame Error)
         ;       - Pas de bit STOP lu au 10th bit (Frame Error)
         ;       - Donnee non attendue @ protocole
         ;       - A completer...
         ;
         ; Flags generaux REG_FLAGS_0 (masques et index) defini dans la registre r24
          #define	FLG_0_PERIODE_1MS_MSK					MSK_BIT0
          #define	FLG_0_UART_DETECT_LINE_IDLE_MSK		MSK_BIT1
          #define	FLG_0_UART_DETECT_BIT_START_MSK		MSK_BIT2
          #define	FLG_0_UART_RX_BYTE_RECEIVED_MSK		MSK_BIT3
          #define	FLG_0_UART_TX_TO_SEND_MSK				MSK_BIT4		; Donnees Data/Tx a emettre
          #define	FLG_0_PRINT_SKIP_MSK						MSK_BIT5		; Saut des methodes 'print_xxx' si affirme
          #define	FLG_0_UART_RX_BYTE_START_ERROR_MSK	MSK_BIT6
          #define	FLG_0_UART_RX_BYTE_STOP_ERROR_MSK	MSK_BIT7
         
          #define	FLG_0_PERIODE_1MS_IDX					IDX_BIT0
          #define	FLG_0_UART_DETECT_LINE_IDLE_IDX		IDX_BIT1
          #define	FLG_0_UART_DETECT_BIT_START_IDX		IDX_BIT2
          #define	FLG_0_UART_RX_BYTE_RECEIVED_IDX		IDX_BIT3
          #define	FLG_0_UART_TX_TO_SEND_IDX				IDX_BIT4		; Donnees Data/Tx a emettre
          #define	FLG_0_PRINT_SKIP_IDX						IDX_BIT5		; Saut des methodes 'print_xxx' si affirme
          #define	FLG_0_UART_RX_BYTE_START_ERROR_IDX	IDX_BIT6
          #define	FLG_0_UART_RX_BYTE_STOP_ERROR_IDX	IDX_BIT7
         
         ; Flags generaux REG_FLAGS_1 (masques et index) defini dans la registre r25
         ; Etats des FIFO/UART/Rx et Tx + Donnees Rx recues et Tx a emettre
          #define	FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK		MSK_BIT0
          #define	FLG_1_UART_FIFO_RX_FULL_MSK			MSK_BIT1
          #define	FLG_1_UART_RX_RECEIVE_MSK				MSK_BIT2		; Donnees Data/Rx recues
          #define	FLG_1_CONNECTED_MSK						MSK_BIT3
          #define	FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK		MSK_BIT4
          #define	FLG_1_UART_FIFO_TX_FULL_MSK			MSK_BIT5
          #define	FLG_1_UART_FIFO_TX_TO_SEND_MSK		MSK_BIT6
          #define	FLG_1_LED_RED_ON_MSK						MSK_BIT7
         
          #define	FLG_1_UART_FIFO_RX_NOT_EMPTY_IDX		IDX_BIT0
          #define	FLG_1_UART_FIFO_RX_FULL_IDX			IDX_BIT1
          #define	FLG_1_UART_RX_RECEIVE_IDX				IDX_BIT2		; Donnees Data/Rx recues
          #define	FLG_1_CONNECTED_IDX						IDX_BIT3	
          #define	FLG_1_UART_FIFO_TX_NOT_EMPTY_IDX		IDX_BIT4
          #define	FLG_1_UART_FIFO_TX_FULL_IDX			IDX_BIT5
          #define	FLG_1_UART_FIFO_TX_TO_SEND_IDX		IDX_BIT6
          #define	FLG_1_LED_RED_ON_IDX						IDX_BIT7
         
         ; 1st adresse de la SRAM [0x60...0xFF]
          .dseg
D:000060    G_BEHAVIOR:						.byte		1		; Pilotage du comportement (pas d'ajout de comportement si egal a 0)
D:000061    G_CALIBRATION:					.byte		1
         
D:000062    G_TICK_1MS:						.byte		1		; Compatbilisation des 1mS
D:000063    G_TICK_1MS_INIT:				.byte		1
         
         ; Fin: Definitions pour ajout comportemental
         
D:000064    G_CHENILLARD_MSB:				.byte		1		; Chenillard d'allumage/extinction Led GREEN
D:000065    G_CHENILLARD_LSB:				.byte		1		; au travers d'un mot de 16 bits (16 x 125mS = 2 Sec)
         
D:000066    G_NBR_VALUE_TRACE:			.byte		1
D:000067    G_NBR_ERRORS:					.byte		1
         
         ; End of file
         
          
         
          .cseg
          .org	0x0000 
         	; Table des 15 vecteurs d'interruption
C:000000 c010      	rjmp		main					; Vector:  1 - reset
C:000001 c00e      	rjmp		int0_isr				; Vector:  2 - int0_isr
C:000002 c1c9      	rjmp		pcint0_isr			; Vector:  3 - pcint0_isr
C:000003 c118      	rjmp		tim1_compa_isr		; Vector:  4 - tim1_compa_isr
C:000004 c00b      	rjmp		tim1_ovf_isr		; Vector:  5 - tim1_ovf_isr
C:000005 c00a      	rjmp		tim0_ovf_isr		; Vector:  6 - tim0_ovf_isr
C:000006 c009      	rjmp		ee_rdy_isr			; Vector:  7 - ee_rdy_isr
C:000007 c008      	rjmp		ana_cmp_isr			; Vector:  8 - ana_cmp_isr
C:000008 c007      	rjmp		adc_isr				; Vector:  9 - adc_isr
C:000009 c006      	rjmp		tim1_compb_isr		; Vector: 10 - tim1_compb_isr
C:00000a c005      	rjmp		tim0_compa_isr		; Vector: 11 - tim0_compa_isr
C:00000b c004      	rjmp		tim0_compb_isr 	; Vector: 12 - tim0_compb_isr
C:00000c c003      	rjmp		wdt_isr				; Vector: 13 - wdt_isr
C:00000d c002      	rjmp		usi_start_isr		; Vector: 14 - usi_start_isr
C:00000e c001      	rjmp		usi_ovf_isr			; Vector: 15 - usi_ovf_isr
         
C:00000f 0000      	nop		; Evite le message "Warning : Improve: Skip equal to 0"
         
         ; Its non supportees => Mise sur voie de garage
          int0_isr:
          tim1_ovf_isr:
          tim0_ovf_isr:
          ee_rdy_isr:
          ana_cmp_isr:
          adc_isr:
          tim1_compb_isr:
          tim0_compa_isr:
          tim0_compb_isr:
          wdt_isr:
          usi_start_isr:
          usi_ovf_isr:
         
C:000010 c0d7      	rjmp		forever_2
         
         ; Fin: Its non supportees
         
         ; Entree du programme
         ; - Initialisation de la SRAM
         ; - Initialisation materielle
         ; - Test Leds
         ; - Print du bandeau et des infos EEPROM
         
         ; #1 Boucle avec:
         ;   - Comptabilisation de 1 mS
         ;   #2 Toutes les 1 mS    
         ;     - Gestion des timers
         ;     - Presentation
         ;     - Interpretation de la commande recue
         ;   #3 Sans attente de l'expiration de 1 mS
         ;     - Test et emission eventuelle d'un caractere de la FIFO de transmission
         ;     - Presentation des erreurs fugitives et persistante
         ;   #4 Retour en #1
         ;
         ; Le "tick" de cadencement fixe a 26uS, la reception avec la mise en FIFO des
         ; caracteres recus et la gestion du bouton sont effectues sous interruption
         ; en // des traitements executes dans la boucle #1
         ;
          main:
         
          setup:	; Remarque: Equivalent de la methode 'setup()' dans l'ecosysteme Arduino ;-)
C:000011 d02e      	rcall		init_sram_fill			; Initialisation de la SRAM
C:000012 d03e      	rcall		init_sram_values		; Initialisation de valeurs particulieres
C:000013 d070      	rcall		init_hard				; Initialisation du materiel
C:000014 d0a5      	rcall		test_leds			 	; Test Leds
         
         	; Initialisation timer #7 pour le chenillard Led GREEN
C:000015 e015      	ldi		REG_TEMP_R17, TIMER_LED_GREEN
C:000016 e72d      	ldi		REG_TEMP_R18, (125 % 256)
C:000017 e030      	ldi		REG_TEMP_R19, (125 / 256)
C:000018 d228      	rcall		start_timer
         
C:000019 9478      	sei						; Set all interrupts for send prompts
         
         	; Preparation emission des prompts d'accueil
         	; => Prompt d'accueil
C:00001a e0f0      	ldi		REG_Z_MSB, ((text_whoami << 1) / 256)
C:00001b e5ec      	ldi		REG_Z_LSB, ((text_whoami << 1) % 256)
C:00001c d343      	rcall		push_text_in_fifo_tx
         
C:00001d d396      	rcall		set_infos_from_eeprom
         
C:00001e 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
         	; Fin: Preparation emission des prompts d'accueil ('whoami' et 'eeprom')
         
          #ifdef USE_DS18B20
C:00001f d6d3      	rcall		ds18b20_begin
          #endif
         
          loop:		; Remarque: Equivalent de la methode 'loop()' dans l'ecosysteme Arduino ;-)
         	; Gestion de l'attente expiration des 1ms
C:000020 ff80      	sbrs		REG_FLAGS_0, FLG_0_PERIODE_1MS_IDX		; 1mS expiree ?
C:000021 c009      	rjmp		loop_background								; Non -> Traitements en fond de tache
         
         	; Oui -> Traitements toutes les 1mS
         	; => Expiration de 1mS => Nouvelle periode de 1mS
         	; => call 'gestion_timer' (execution du traitement associe a chaque timer qui expire)
         	; => reinitialisation 'G_TICK_1MS' (copie atomique ;-)
         	; => Effacement 'FLG_0_PERIODE_1MS' -> Relance de la comptabilisation des 1mS
         
C:000022 9110 0063 	lds		REG_TEMP_R17, G_TICK_1MS_INIT
C:000024 9310 0062 	sts		G_TICK_1MS, REG_TEMP_R17
         
C:000026 7f8e      	cbr		REG_FLAGS_0, FLG_0_PERIODE_1MS_MSK
         
C:000027 d1f7      	rcall		gestion_timer		; Gestion des timers
         
         	; Traitements toutes les 1mS
         	; ---
         	; Presentation etat 'Detect Line Idle'
C:000028 d2a2      	rcall		test_detect_line_idle
         
         	; Presentation sur Led GREEN mode "Connecte/Non Connecte"
C:000029 d657      	rcall		presentation_connexion
         
          #ifndef USE_MINIMALIST
         	; Interpretation de la commande recue
C:00002a d3c0      	rcall		interpret_command
          #endif
         
         	; ---
         	; Fin: Traitements toutes les 1mS
         
          loop_background:
         	; Traitements en background
         	; Test et emission eventuelle d'un caractere de la FIFO/Tx
         	; => Effectue des que possible des lors que 'FLG_1_UART_FIFO_TX_TO_SEND'
         	;    est a 1 et que 'FLG_0_UART_TX_TO_SEND' est a 0
         	;    => Traitement en fond de tache pour cadencer l'emission au max des 9600 bauds
C:00002b d354      	rcall		fifo_tx_to_send_async
         
         	; Presentation erreurs sur Led RED Externe
C:00002c d626      	rcall		presentation_error
         
          loop_end:
C:00002d cff2      	rjmp		loop
         
          text_whoami:
          .db	"### ATtiny85_uOS $Revision: 1.17 $", CHAR_LF, CHAR_NULL
C:00002E 23232320415474696E7938355F754F5320245265766973696F6E3A20312E313720240A00
         
          .include		"ATtiny85_uOS_Macros.def"
         ; "$Id: ATtiny85_uOS_Macros.def,v 1.1 2025/11/25 17:29:59 administrateur Exp $
         
          .cseg
         ; --------
         ; Macros de pilotage du PORTB en sortie
          .macro setLedRedOff			; 0/1: On/Off
          	cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	; Led RED Externe eteinte (Pulse --\_/--- possible)
          	sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedRedOn			; 0/1: On/Off
          	sbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	; Led RED Externe allumee (Pulse --\_/--- inhibee)
          	cbr		REG_PORTB_OUT, MSK_BIT_LED_RED
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedYellowOff		; 0/1: On/Off
          	sbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW	
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedYellowOn		; 0/1: On/Off
          	cbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedGreenOff		; 0/1: On/Off
          	sbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedGreenOn			; 0/1: On/Off
          	cbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN	
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedRedIntOn		; 0/1: Off/On
          	sbr		REG_PORTB_OUT, MSK_BIT_LED_RED_INT
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setLedRedIntOff		; 0/1: Off/On
          	cbr		REG_PORTB_OUT, MSK_BIT_LED_RED_INT
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setPulseItUp			; Sortie au niveau haut de la pulse It
          	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setPulseItDown		; Sortie au niveau bas de la pulse It
          	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setTxdLow				; 0: Low
          	cbr		REG_PORTB_OUT, MSK_BIT_TXD
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         
          .macro setTxdHigh				; 1: High
          	sbr		REG_PORTB_OUT, MSK_BIT_TXD
          	out		PORTB, REG_PORTB_OUT					; Raffraichissement du PORTB
          .endm
         ; Fin: Macros de pilotage du PORTB en sortie
         
         ; End of file
         
          
         
          .include		"ATtiny85_uOS_Misc.asm"
         ; "$Id: ATtiny85_uOS_Misc.asm,v 1.6 2025/12/05 17:18:56 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Misc.h"
         ; "$Id: ATtiny85_uOS_Misc.h,v 1.1 2025/11/25 16:56:59 administrateur Exp $"
         
         ; Definitions pour le calcul du crc8-maxim
          #define	CRC8_POLYNOMIAL	0x8C			; Masque pour le calcul du CR8-MAXIM
         
          .dseg
D:000068    G_CALC_CRC8:		.byte		1				; Calcul du crc8-maxim cumulee byte par byte
         
         ; End of file
         
          
         
          .cseg
         ; ---------
         ; Initialisation de la SRAM
         ; - Pas d'initialisation des 2 derniers bytes (retour de la fonction)
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_TEMP_R16 -> Valeur d'initialisation de la SRAM
         ; ---------
          init_sram_fill:
C:000040 ef0f      	ldi		REG_TEMP_R16, 0xff
C:000041 e0b2      	ldi		REG_X_MSB, high(RAMEND - 2)
C:000042 e5ad      	ldi		REG_X_LSB, low(RAMEND - 2)
         
          init_sram_fill_loop_a:
         	; Initialisation a 0xff de la STACK
         	; => Permet de connaitre la profondeur maximale de la pile d'appel
C:000043 930c      	st			X, REG_TEMP_R16
C:000044 9711      	sbiw		REG_X_LSB, 1
C:000045 30b1      	cpi		REG_X_MSB, high(G_SRAM_END_OF_USE)
C:000046 f7e1      	brne		init_sram_fill_loop_a
C:000047 3da0      	cpi		REG_X_LSB, low(G_SRAM_END_OF_USE - 1)	
C:000048 f7d1      	brne		init_sram_fill_loop_a
         
C:000049 2700      	clr		REG_TEMP_R16
         
         	; Initialisation a 0x00 du reste de la SRAM
         	; => Permet de connaitre la profondeur de la pile d'appel
          init_sram_fill_loop_b:
C:00004a 930c      	st			X, REG_TEMP_R16
C:00004b 9711      	sbiw		REG_X_LSB, 1
C:00004c 30b0      	cpi		REG_X_MSB, high(SRAM_START - 1)
C:00004d f7e1      	brne		init_sram_fill_loop_b
C:00004e 35af      	cpi		REG_X_LSB, low(SRAM_START - 1)	
C:00004f f7d1      	brne		init_sram_fill_loop_b
         
         	; Fin initialisation [SRAM_START, ..., (RAMEND - 2)]
C:000050 9508      	ret
         ; ---------
         
         ; ---------
         ; Initialisation de valeurs particulieres dans la SRAM
         ;
         ; Variables initialisees:
         ; - G_TICK_1MS_LSB:G_TICK_1MS_MSB -> Periode pour 1mS a partir de 13uS
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_TEMP_R16
         ;    REG_TEMP_R17 
         ; ---------
          init_sram_values:
         	; Initialisation periode de 1mS @ 26uS
C:000051 e206      	ldi		REG_TEMP_R16, PERIODE_1MS
C:000052 9300 0063 	sts		G_TICK_1MS_INIT, REG_TEMP_R16
C:000054 9300 0062 	sts		G_TICK_1MS, REG_TEMP_R16
         
         	; Initialisation du chenillard Led GREEN
         	; => 1 creneau de 125mS  _/--\________ toutes les 1 Sec (mode non connecte)
C:000056 e001      	ldi		REG_TEMP_R16, 0x01
C:000057 9300 0064 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:000059 9300 0065 	sts		G_CHENILLARD_LSB, REG_TEMP_R16
         
         	; Preparation reception bit RXD
C:00005b 9100 008b 	lds		REG_TEMP_R16, G_DURATION_DETECT_LINE_IDLE_MSB
C:00005d 9110 008c 	lds		REG_TEMP_R17, G_DURATION_DETECT_LINE_IDLE_LSB
         
C:00005f 9300 008f 	sts		G_UART_CPT_LINE_IDLE_MSB, REG_TEMP_R16
C:000061 9310 008e 	sts		G_UART_CPT_LINE_IDLE_LSB, REG_TEMP_R17
         	; Fin: Preparation reception bit RXD
         
         	; Initialisation des definitions pour la vitesse UART/Rx et UART/Tx
          #if 0
          #else
         	; Reprise des definitions de 'const_for_bauds_rate'
         	; @ 'G_BAUDS_IDX' recopie de l'EEPROM
         
            ; Lecture de l'index des Bauds
C:000063 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_BAUDS_IDX);
C:000064 e0aa      	ldi		REG_X_LSB, low(EEPROM_ADDR_BAUDS_IDX);
C:000065 d33b      	rcall		eeprom_read_byte
         
         	; Test dans la plage [0, 1, ..., 6]
         	; => Forcage a 1 pour 9600 bauds si pas dans la plage
C:000066 3007      	cpi		REG_TEMP_R16, (6 + 1)
C:000067 f008      	brlo		init_sram_values_set_bauds_index
C:000068 e001      	ldi		REG_TEMP_R16, 1
         
          init_sram_values_set_bauds_index:
C:000069 9300 0089 	sts		G_BAUDS_IDX, REG_TEMP_R16
         
C:00006b e0f7      	ldi		REG_Z_MSB, high(const_for_bauds_rate << 1)
C:00006c e2e6      	ldi		REG_Z_LSB, low(const_for_bauds_rate << 1)
         
         	; Pointage sur l'adresse ('const_for_bauds_rate' + 4 * 'G_BAUDS_IDX')
C:00006d 9100 0089 	lds		REG_TEMP_R16, G_BAUDS_IDX
C:00006f 0f00      	lsl		REG_TEMP_R16						; x 2
C:000070 0f00      	lsl		REG_TEMP_R16						; x 2
C:000071 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:000072 2700      	clr		REG_TEMP_R16						; Report de la Carry
C:000073 1ff0      	adc		REG_Z_MSB, REG_TEMP_R16
         
         	; Lecture des 4 definitions...
C:000074 9115      	lpm		REG_TEMP_R17, Z+
C:000075 9310 008a 	sts		G_BAUDS_VALUE, REG_TEMP_R17
C:000077 9115      	lpm		REG_TEMP_R17, Z+
C:000078 9310 008b 	sts		G_DURATION_DETECT_LINE_IDLE_MSB, REG_TEMP_R17
C:00007a 9115      	lpm		REG_TEMP_R17, Z+
C:00007b 9310 008c 	sts		G_DURATION_DETECT_LINE_IDLE_LSB, REG_TEMP_R17
C:00007d 9115      	lpm		REG_TEMP_R17, Z+
C:00007e 9310 008d 	sts		G_DURATION_WAIT_READ_BIT_START, REG_TEMP_R17
          #endif
         	; Fin: Initialisation des definitions pour la vitesse UART/Rx et UART/Tx
         
C:000080 e002      	ldi		REG_TEMP_R16, CPT_CALIBRATION
C:000081 9300 0061 	sts		G_CALIBRATION, REG_TEMP_R16
         
C:000083 9508      	ret
         ; ---------
         
         ; ---------
         ; Initialisation du materiel
         ; - Cadencement a 26uS par le timer materiel #1 (ATtiny85 cadence a 10MHz - 100nS / cycle)
         ; - Detection changement d'etat sur RXD sur la pin PINB<0> (PCINT0)
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_TEMP_R16 -> Valeur d'initialisation des registres materiels
         ;
         ; Calculs pour le cadencement @ a la vitesse de l'UART logiciel (ATtiny85-10 cadence a 10MHz)
         ; - Periode de PCK et CK: 100nS
         ;   => Prescaler sur PCK: 1, 1/2, 1/4 et 1/8
         ; - Nombre d'echantillons pour determiner la periode de chaque bit de l'UART logiciel: 4
         ;   => Pour echantillonner 1 bit a:
         ;      - 9600 bauds (104 uS) -> echantillonage toutes les  26 uS -> OCR1C = 208 si prescaler /2
         ;      - 9600 bauds (104 uS) -> echantillonage toutes les  26 uS -> OCR1C = 104 si prescaler /4 (periode exacte du baud ;-)
         ;      - 9600 bauds (104 uS) -> echantillonage toutes les  26 uS -> OCR1C =  52 si prescaler /8
         ;
         ;      - 4800 bauds (208 uS) -> echantillonage toutes les  52 uS -> OCR1C = 208 si prescaler /4 (periode exacte du baud ;-)
         ;      - 4800 bauds (208 uS) -> echantillonage toutes les  52 uS -> OCR1C = 104 si prescaler /8
         ;
         ;      - 2400 bauds (416 uS) -> echantillonage toutes les 104 uS -> OCR1C = 208 si prescaler /8
         ;
         ;      => "Fuse Low Byte" configure comme suit:
         ;               - 0xF1 correspondant a:
         ;                 - CKDIV8
         ;                 - CKOUT
         ;                 - SUT1
         ;                 - SUT0
         ;                 - CKSEL0
         ;
         ;      - 19200 bauds (52 uS) -> echantillonage toutes les  13 uS -> OCR1C = 104 si prescaler /4 
         ; ---------
          init_hard:
         	; Configuration du timer materiel #1 pour une It toutes les 26uS
C:000084 e10e      	ldi		REG_TEMP_R16, (MSK_BIT_PULSE_IT | MSK_BIT_LED_RED | MSK_BIT_LED_GREEN | MSK_BIT_LED_YELLOW | MSK_BIT_LED_RED_INT)
C:000085 bb07      	out		DDRB, REG_TEMP_R16
         
         	; TCCR1: Timer/Counter1 Control Register
         	; - CTC1: Set Timer/Counter on Compare Match
         	; - CS1[3:0]: Clock Select Bits 1 and 0: PCK/4 ou CK/4
C:000086 e803      	ldi		REG_TEMP_R16, (1 << CTC1 | 1 << CS11 | 1 << CS10)
C:000087 bf00      	out		TCCR1, REG_TEMP_R16
         
         	; OCR1C: Timer/Counter1 Output Compare RegisterC (value)
C:000088 e608      	ldi		REG_TEMP_R16, 104				; Cadencement a 26uS = (104 uS / 4) avec un ATtiny85-20 (20 MHz)
C:000089 bd0d      	out		OCR1C, REG_TEMP_R16
         
         	; TIMSK: Timer/Counter Interrupt Mask Register
         	; - OCIE1A: Timer/Counter1 Output Compare Interrupt Enable
C:00008a e400      	ldi		REG_TEMP_R16, (1 << OCIE1A)
C:00008b bf09      	out		TIMSK, REG_TEMP_R16
         
         	; TIFR: Timer/Counter Interrupt Flag Register
         	; - OCF1A: Set Output Compare Flag 1A
C:00008c e400      	ldi		REG_TEMP_R16, (1 << OCF1A)
C:00008d bf08      	out		TIFR, REG_TEMP_R16
         	; Fin: Configuration du timer #1 pour une It toutes les 13uS
         
         	; Configuration de PINB<0> (RXD) pour une interruption sur changement d'etat --\__ et __/--
C:00008e e001      	ldi		REG_TEMP_R16, (1 << PCINT0)
C:00008f bb05      	out		PCMSK, REG_TEMP_R16
         
C:000090 e200      	ldi		REG_TEMP_R16, (1 << PCIE)
C:000091 bf0b      	out		GIMSK, REG_TEMP_R16
         
            ; Configuration du PULLUP sur PORTB<0> (RXD et Button)
C:000092 e001         ldi      REG_TEMP_R16, 0x01
C:000093 bb08         out      PORTB, REG_TEMP_R16
         
C:000094 9508      	ret
         ; ---------
         
         ; ---------
         ; delay_big
         ; => Delay "long" de duree fixe @ REG_TEMP_R16, REG_TEMP_R17 et REG_TEMP_R18
         ;
         ; delay_big_2(REG_TEMP_R16)
         ; => Ne doit pas etre appelee sous It
         ;
          delay_big:
C:000095 e208      	ldi		REG_TEMP_R16, 40
         
          delay_big_2:
C:000096 e71d      	ldi		REG_TEMP_R17, 125
         
          delay_big_more:
C:000097 ef2a      	ldi		REG_TEMP_R18, 250
         
          delay_big_more_1:
C:000098 952a      	dec		REG_TEMP_R18
C:000099 0000      	nop									; Wait 1 cycle
C:00009a f7e9      	brne		delay_big_more_1
C:00009b 951a      	dec		REG_TEMP_R17
C:00009c f7d1      	brne		delay_big_more
C:00009d 950a      	dec		REG_TEMP_R16
C:00009e f7b9      	brne		delay_big_2
C:00009f 9508      	ret
         ; ---------
         
         ; ---------
         ; delay_1uS avec un ATtiny85 10MHz
         ; => Delai de 1uS
         ;
          delay_1uS:
C:0000a0 0000      	nop				; 4 + 1 Cycles (rcall ou call + nop)
C:0000a1 0000      	nop				;   +	1
C:0000a2 0000      	nop				;   + 1
C:0000a3 0000      	nop				;   + 1
C:0000a4 0000      	nop				;   + 1
C:0000a5 0000      	nop				;   + 1
         
          #if 1
C:0000a6 0000      	nop				;   + 1
C:0000a7 0000      	nop				;   + 1
C:0000a8 0000      	nop				;   + 1
          #endif
         
C:0000a9 9508      	ret				;   + 4 = xx Cycles = 1uS
         ; ---------
         
         ; ---------
         ; delay_1uS avec un ATtiny85 20MHz
         ; avec calibration...
         ;
         ; Warning: 'G_CALIBRATION' != 0
         ;
         ; Nbr de cycles @ 'REG_R5'
         ; - REG_R1 = 1 -> 12 cycles
         ; - REG_R1 = 2 -> 15 cycles (+3 cycles)  => Valeur mesuree de ~1uS ;-)
         ; - REG_R1 = 3 -> 18 cycles (+3 cycles)
         ; - etc.
         ;
          uos_delay_1uS:
C:0000aa 9050 0061 	lds		REG_R5, G_CALIBRATION		;  4 (rcall ou call) + 2 cycles
         
          uos_delay_1uS_loop:
C:0000ac 945a      	dec		REG_R5							; Content of 'REG_R5' x cycle(s)
C:0000ad f7f1      	brne		uos_delay_1uS_loop			; +2 ou +1 cycles
         
C:0000ae 9508      	ret											; +4 cycles
         ; ---------
         
         ; ---------
          uos_delay_10uS:
C:0000af dffa      	rcall		uos_delay_1uS					; #0
C:0000b0 dff9      	rcall		uos_delay_1uS					; #1
C:0000b1 dff8      	rcall		uos_delay_1uS					; #2
C:0000b2 dff7      	rcall		uos_delay_1uS					; #3
C:0000b3 dff6      	rcall		uos_delay_1uS					; #4
C:0000b4 dff5      	rcall		uos_delay_1uS					; #5
C:0000b5 dff4      	rcall		uos_delay_1uS					; #6
C:0000b6 dff3      	rcall		uos_delay_1uS					; #7
C:0000b7 dff2      	rcall		uos_delay_1uS					; #8
C:0000b8 dff1      	rcall		uos_delay_1uS					; #9
         
C:0000b9 9508      	ret
         ; ---------
         
         ; ---------
         ; test_leds
         ; => Allumage des 3 Leds RED, GREEN et RED Interne
         ;    puis extinction une par une
         ;
          test_leds:
C:0000ba 2777      	clr		REG_PORTB_OUT
         
C:0000bb   +  	setLedRedOn
C:0000bb 6890      sbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:0000bc 7e7f      cbr		REG_PORTB_OUT, MSK_BIT_LED_RED
C:0000bd bb78      out		PORTB, REG_PORTB_OUT					

C:0000be   +  	setLedGreenOn
C:0000be 7f77      cbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN	
C:0000bf bb78      out		PORTB, REG_PORTB_OUT					

C:0000c0   +  	setLedYellowOn
C:0000c0 7f7b      cbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW
C:0000c1 bb78      out		PORTB, REG_PORTB_OUT					

         
C:0000c2 e500      	ldi		REG_TEMP_R16, 80
C:0000c3 dfd3      	rcall		delay_big_more
         
C:0000c4   +  	setLedRedOff
C:0000c4 779f      cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:0000c5 6170      sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
C:0000c6 bb78      out		PORTB, REG_PORTB_OUT					

C:0000c7 e500      	ldi      REG_TEMP_R16, 80
C:0000c8 dfce      	rcall		delay_big_more
         
C:0000c9   +  	setLedGreenOff
C:0000c9 6078      sbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN
C:0000ca bb78      out		PORTB, REG_PORTB_OUT					

C:0000cb e500      	ldi      REG_TEMP_R16, 80
C:0000cc dfca      	rcall		delay_big_more
         
C:0000cd   +  	setLedYellowOff
C:0000cd 6074      sbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW	
C:0000ce bb78      out		PORTB, REG_PORTB_OUT					

C:0000cf e500      	ldi      REG_TEMP_R16, 80
C:0000d0 dfc6      	rcall		delay_big_more
         
C:0000d1 9508      	ret
         ; ---------
         
         ; ---------
         ; Trace par un double creneau --\__/--\__/------ sur la Pulse It
         ; ---------
          trace_in_it_double_1uS:
C:0000d2 dfcd      	rcall		delay_1uS
C:0000d3 dfcc      	rcall		delay_1uS
C:0000d4 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0000d5 bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
C:0000d6 dfc9      	rcall		delay_1uS
C:0000d7 dfc8      	rcall		delay_1uS
C:0000d8 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0000d9 bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
C:0000da dfc5      	rcall		delay_1uS
C:0000db dfc4      	rcall		delay_1uS
C:0000dc 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0000dd bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         
C:0000de 9508      	ret
         ; ---------
         
         ; ---------
         ; Maj du compteur d'erreurs
         ; ---------
          update_errors:
C:0000df 9100 0067 	lds		REG_TEMP_R16, G_NBR_ERRORS
C:0000e1 9503      	inc		REG_TEMP_R16
C:0000e2 9300 0067 	sts		G_NBR_ERRORS, REG_TEMP_R16
C:0000e4 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise sur voie de garage avec clignotement Led RED
         ; ---------
          forever_1:
C:0000e5 94f8      	cli
C:0000e6 e104      	ldi		REG_TEMP_R16, 20	; Clignotement rapide
C:0000e7 c002      	rjmp		forever_init
         
          forever_2:
C:0000e8 94f8      	cli
C:0000e9 e208      	ldi		REG_TEMP_R16, 40	; Clignotement lent
         
          forever_init:
         	; Extinction de toutes les Leds
C:0000ea   +  	setLedGreenOff
C:0000ea 6078      sbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN
C:0000eb bb78      out		PORTB, REG_PORTB_OUT					

C:0000ec   +  	setLedYellowOff
C:0000ec 6074      sbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW	
C:0000ed bb78      out		PORTB, REG_PORTB_OUT					

C:0000ee   +  	setLedRedOff
C:0000ee 779f      cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:0000ef 6170      sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
C:0000f0 bb78      out		PORTB, REG_PORTB_OUT					

C:0000f1   +  	setLedRedIntOff
C:0000f1 7f7d      cbr		REG_PORTB_OUT, MSK_BIT_LED_RED_INT
C:0000f2 bb78      out		PORTB, REG_PORTB_OUT					

         
          forever_loop:
C:0000f3 930f      	push		REG_TEMP_R16			; Save/Restore temporisation dans REG_TEMP_R16
C:0000f4   +  	setLedRedOn
C:0000f4 6890      sbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:0000f5 7e7f      cbr		REG_PORTB_OUT, MSK_BIT_LED_RED
C:0000f6 bb78      out		PORTB, REG_PORTB_OUT					

C:0000f7 df9e      	rcall		delay_big_2
C:0000f8 910f      	pop		REG_TEMP_R16
C:0000f9 930f      	push		REG_TEMP_R16
C:0000fa   +  	setLedRedOff
C:0000fa 779f      cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:0000fb 6170      sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
C:0000fc bb78      out		PORTB, REG_PORTB_OUT					

C:0000fd df98      	rcall		delay_big_2
C:0000fe 910f      	pop		REG_TEMP_R16
C:0000ff cff3      	rjmp		forever_loop
         ; ---------
         
         ; ---------
         ; Calcul du CRC8-MAXIM
         ;
         ; Input:  G_CALC_CRC8 and REG_TEMP_R16
         ; Output: G_CALC_CRC8 updated for retry
         ; ---------
          calc_crc8_maxim:
C:000100 930f      	push		REG_TEMP_R16
C:000101 931f      	push		REG_TEMP_R17
C:000102 932f      	push		REG_TEMP_R18
C:000103 933f      	push		REG_TEMP_R19
         
C:000104 2f10      	mov		REG_TEMP_R17, REG_TEMP_R16
C:000105 9130 0068 	lds		REG_TEMP_R19, G_CALC_CRC8
         
C:000107 e028      	ldi		REG_TEMP_R18, 8
         
          calc_crc8_maxim_loop_bit:
C:000108 2f03      	mov		REG_TEMP_R16, REG_TEMP_R19	; 'REG_TEMP_R19' contient le CRC8 calcule
C:000109 2701      	eor		REG_TEMP_R16, REG_TEMP_R17	; 'REG_TEMP_R17' contient le byte a inserer dans le polynome
C:00010a 7001      	andi		REG_TEMP_R16, 0x01			; carry = ((crc ^ i__byte) & 0x01);
         
C:00010b 94e8      	clt											; 'T' determine le report de la carry	
C:00010c f009      	breq		calc_crc8_maxim_a
C:00010d 9468      	set
         
          calc_crc8_maxim_a:
C:00010e 9536      	lsr		REG_TEMP_R19					; crc >>= 1;
C:00010f f416      	brtc		calc_crc8_maxim_b
         
C:000110 e80c      	ldi		REG_TEMP_R16, CRC8_POLYNOMIAL
C:000111 2730      	eor		REG_TEMP_R19, REG_TEMP_R16					; crc ^= (carry ? CRC8_POLYNOMIAL: 0x00);
         
          calc_crc8_maxim_b:
C:000112 9330 0068 	sts		G_CALC_CRC8, REG_TEMP_R19
         
C:000114 9516      	lsr		REG_TEMP_R17									; i__byte >>= 1
         
C:000115 952a      	dec		REG_TEMP_R18
C:000116 f789      	brne		calc_crc8_maxim_loop_bit
         
C:000117 913f      	pop		REG_TEMP_R19
C:000118 912f      	pop		REG_TEMP_R18
C:000119 911f      	pop		REG_TEMP_R17
C:00011a 910f      	pop		REG_TEMP_R16
         
C:00011b 9508      	ret
         ; ---------
         
         ; End of file
         
          
          .include		"ATtiny85_uOS_Interrupts.asm"
         ; "$Id: ATtiny85_uOS_Interrupts.asm,v 1.3 2025/11/28 14:03:22 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Interrupts.h"
         ; "$Id: ATtiny85_uOS_Interrupts.h,v 1.1 2025/11/25 18:11:16 administrateur Exp $"
         
         ; Periode du tick materiel pour un ATtiny85 cadence a 20 Mhz
         ; Remarque: La duree de 26 uS permet un echantillonage pour gerer la liason
         ;           UART a 19200 bauds car 1 bit toutes les 52 uS
         ;           => Pour les vitesses 9600, 4800, ..., 600 et 300 bauds la duree
         ;              d'echantillonage est un multiple de 26 uS ;-)
         ;
          #define	PERIODE_1MS					(1000 / 26)		; Cadencement par TMR0 de 26 uS
         
         ; Definition de la pin PINB<0> (INT0) dediee a RXD
          #define	IDX_BIT_RXD					IDX_BIT0
         
         ; End of file
         
          
         
          .cseg
         ; ---------
         ; tim1_compa_isr
         ;
         ; Methode appele a chaque expiration du timer #1 interne (26 uS)
         ;
         ; => Traitements (Nbr de cycles maximal):
         ;    0 - Entree dans l'It + gestion de la pulse         -> 33 cycles max
         ;
         ;    1 - tim1_compa_isr_acq_rxd:     Acquisition de RXD pour detection ligne IDLE   -> 18 cycles max
         ;    2 - tim1_compa_isr_tx_send_bit: Emission d'un bit sur TXD + uart_fifo_rx_write -> 39 + 30 cycles max
         ;    3 - tim1_compa_isr_rx_rec_bit:  Reception d'un bit sur RXD                     -> 67 cycles max
         ;    4 - tim1_compa_isr_cpt_1ms:     Comptabilisation de 1 mS                       -> 15 cycles max
         ;
         ;      - Sortie de l'It + gestion de la pulse           -> 28 cycles max
         ;
         ;    => Total si les 4 traitements sont executes dans le meme tick: 28 + 169 + 33 = 230 cycles max
         ;
         ; Registres utilises:
         ;    REG_X_LSB:REG_X_MSB -> Comptabilisation des ticks dans 'G_TICK_1MS'
         ;    REG_TEMP_R16        -> Travail
         ;    REG_TEMP_R17        -> Travail
         ;    REG_TEMP_R18        -> Travail
         ;    REG_TEMP_R19        -> Travail
         ;    REG_PORTB_OUT       -> Image du PORTB
         ;    REG_SAVE_SREG       -> Sauvegarde temporaire de SREG
         ; ---------
          tim1_compa_isr:
C:00011c 92ff      	push		REG_SAVE_SREG
C:00011d b6ff      	in			REG_SAVE_SREG, SREG
         
C:00011e 93af      	push		REG_X_LSB
C:00011f 93bf      	push		REG_X_MSB
C:000120 930f      	push		REG_TEMP_R16
C:000121 931f      	push		REG_TEMP_R17
C:000122 932f      	push		REG_TEMP_R18
C:000123 933f      	push		REG_TEMP_R19
C:000124 934f      	push		REG_TEMP_R20
C:000125 935f      	push		REG_TEMP_R21
C:000126 936f      	push		REG_TEMP_R22
         
         ; ---------
         	; Determination du comportement
C:000127 9100 0060 	lds		REG_TEMP_R16, G_BEHAVIOR
C:000129 ff00      	sbrs		REG_TEMP_R16, FLG_BEHAVIOR_MARK_IN_TIM1_COMPA_IDX
C:00012a c002      	rjmp		tim1_compa_isr_more
         
         	; Creneau --\_/--- pour indiquer la charge de travail dans l'It
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:00012b ff97      	sbrs		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:00012c 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
         
          tim1_compa_isr_more:
C:00012d bb78      	out		PORTB, REG_PORTB_OUT						; Raffraichissement du PORTB
         
         ; ---------
         	; Lecture RXD pour detecter la ligne IDLE si pas deja detectee
C:00012e fd81      	sbrc		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX		; Line IDLE detectee ?
C:00012f c013      	rjmp		tim1_compa_isr_tx_send_bit								; Oui => Ignore acquisition
         
         ; ---------
         	; Acquisition de RXD pour detection ligne IDLE (RXD durant au moins 10 bits -> 10 * 104 uS)
          tim1_compa_isr_acq_rxd:
C:000130 9bb0      	sbis		PINB, IDX_BIT_RXD
C:000131 c008      	rjmp		tim1_compa_isr_acq_rxd_low
         
          tim1_compa_isr_acq_rxd_high:
C:000132 91b0 008f 	lds		REG_X_MSB, G_UART_CPT_LINE_IDLE_MSB		; Reprise du compteur
C:000134 91a0 008e 	lds		REG_X_LSB, G_UART_CPT_LINE_IDLE_LSB
         
C:000136 9711      	sbiw		REG_X_LSB, 1						; X -= 1 sur 16 bits
C:000137 f439      	brne		tim1_compa_isr_acq_rxd_end
         
         	; RXD a l'etat haut durant au moins 11 bits => Detection ligne IDLE
C:000138 6082      	sbr		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_MSK
C:000139 c005      	rjmp		tim1_compa_isr_acq_rxd_end
         
          tim1_compa_isr_acq_rxd_low:
C:00013a 7f8d      	cbr		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_MSK
         
C:00013b 91b0 008b 	lds		REG_X_MSB, G_DURATION_DETECT_LINE_IDLE_MSB		; RXD a l'etat bas ->  Reinit compteur
C:00013d 91a0 008c 	lds		REG_X_LSB, G_DURATION_DETECT_LINE_IDLE_LSB
         
          tim1_compa_isr_acq_rxd_end:
C:00013f 93b0 008f 	sts		G_UART_CPT_LINE_IDLE_MSB, REG_X_MSB		; Maj compteur d'acquisition
C:000141 93a0 008e 	sts		G_UART_CPT_LINE_IDLE_LSB, REG_X_LSB
         	; Fin: Acquisition de RXD pour detection ligne IDLE
         
         ; ---------
         	; Emission d'un bit sur TXD
          tim1_compa_isr_tx_send_bit:
C:000143 ff84      	sbrs		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_IDX			; Byte a emettre TXD ?
C:000144 c021      	rjmp		tim1_compa_isr_rx_rec_bit							; Non
         
C:000145 9120 0093 	lds		REG_TEMP_R18, G_UART_CPT_NBR_BITS_TX			; Oui: Compteur de bits [11, 10, 9, ..., 0]
C:000147 9110 0091 	lds		REG_TEMP_R17, G_UART_CPT_DURATION_1BIT_TX		;      Compteur d'attente 104 uS [3, 2, 1, 0]  
C:000149 2311      	tst		REG_TEMP_R17											; Fin de la duree d'attente de 104 uS ?
C:00014a f4b1      	brne		tim1_compa_isr_tx_send_bit_dec_duration
         
         	; Au 1st traitement, 'G_UART_CPT_DURATION_1BIT_TX' est initialise a 0 pour debuter
         	; immediatement la 1st attente de 104 uS -> reste donc 3 attentes a comptabiliser pour
         	; emettre le bit suivant
         	; 'G_UART_CPT_NBR_BITS_TX' est initialise a 11 pour 10 bits car represente 0 correspondra
         	; a la fin du 10th bits -> Effacement de 'FLG_0_UART_TX_TO_SEND' pour indiquer la fin
         	; de l'emission des 1 Bit Start + 8 Datas + 1, 2, ... Bit(s) Stop
         
         	; Initialisation pour un Baud Rate configurable
C:00014b 9110 008a 	lds		REG_TEMP_R17, G_BAUDS_VALUE
         
C:00014d 9150 0096 	lds		REG_TEMP_R21, G_UART_BYTE_TX_LSB	; Reprise de la serialisation
C:00014f 9160 0097 	lds		REG_TEMP_R22, G_UART_BYTE_TX_MSB
         
C:000151 7f7d      	cbr		REG_PORTB_OUT, MSK_BIT_TXD			; Emission d'un '0' a priori
C:000152 fd50      	sbrc		REG_TEMP_R21, 0						; par rapport a REG_TEMP_R21<0>
         
C:000153 6072      	sbr		REG_PORTB_OUT, MSK_BIT_TXD			; ... et non, emission d'un '1'
         
C:000154 bb78      	out		PORTB, REG_PORTB_OUT					; Ecriture PORTB sans attendre la sortie de l'It
         
C:000155 9408      	sec													; Propagation Carry a 1 (MSB ne contient que des '1' ;-)
C:000156 9567      	ror		REG_TEMP_R22							; Serialisation...
C:000157 9557      	ror		REG_TEMP_R21							; Preparation nouveau REG_TEMP_R21<0> a emettre
         
C:000158 9350 0096 	sts		G_UART_BYTE_TX_LSB, REG_TEMP_R21	; Maj pour la prochaine expiration des 104 uS
C:00015a 9360 0097 	sts		G_UART_BYTE_TX_MSB, REG_TEMP_R22
         
C:00015c 952a      	dec		REG_TEMP_R18										; Test si les 10 bits ont ete emis ?
C:00015d f421      	brne		tim1_compa_isr_tx_send_bit_update
         
C:00015e 7e8f      	cbr		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_MSK		; Oui: Fin de l'emission des 10 bits
         
C:00015f 6072      	sbr		REG_PORTB_OUT, MSK_BIT_TXD    	; TXD a l'etat haut
C:000160 c005      	rjmp		tim1_compa_isr_tx_send_bit_end
         
          tim1_compa_isr_tx_send_bit_dec_duration:
C:000161 951a      	dec		REG_TEMP_R17
         
          tim1_compa_isr_tx_send_bit_update:
C:000162 9310 0091 	sts		G_UART_CPT_DURATION_1BIT_TX, REG_TEMP_R17
C:000164 9320 0093 	sts		G_UART_CPT_NBR_BITS_TX, REG_TEMP_R18
         
          tim1_compa_isr_tx_send_bit_end:
         	; Fin: Emission d'un bit sur TXD
         
         ; ---------
         	; Reception d'un bit sur RXD
         	; => Acquisition si 'FLG_0_UART_DETECT_LINE_IDLE' et 'FLG_0_UART_DETECT_BIT_START' a 1 
          tim1_compa_isr_rx_rec_bit:
         
C:000166 ff81      	sbrs		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX
C:000167 c041      	rjmp		tim1_compa_isr_rx_rec_bit_end
         
C:000168 ff82      	sbrs		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_IDX
C:000169 c03f      	rjmp		tim1_compa_isr_rx_rec_bit_end
         
         	; Fin de la duree d'attente de 52uS (Bit Start) ou 104 uS (Data et Bit Stop) ?
C:00016a 9110 0090 	lds		REG_TEMP_R17, G_UART_CPT_DURATION_1BIT_RX
C:00016c 9120 0092 	lds		REG_TEMP_R18, G_UART_CPT_NBR_BITS_RX
         
C:00016e 2311      	tst		REG_TEMP_R17
C:00016f f5b1      	brne		tim1_compa_isr_rx_rec_bit_dec_duration
         
         	; Marquage du moment d'acquisition
         	; Determination du comportement
C:000170 9110 0060 	lds		REG_TEMP_R17, G_BEHAVIOR
C:000172 ff12      	sbrs		REG_TEMP_R17, FLG_BEHAVIOR_MARK_IN_RX_REC_BIT_IDX
C:000173 c003      	rjmp		tim1_compa_isr_rx_rec_bit_more
         
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:000174 ff97      	sbrs		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:000175 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:000176 bb78      	out		PORTB, REG_PORTB_OUT						; Raffraichissement du PORTB
         
          tim1_compa_isr_rx_rec_bit_more:
         	; Reinitialisation de la duree d'attente
C:000177 9110 008a 	lds		REG_TEMP_R17, G_BAUDS_VALUE
C:000179 9310 0090 	sts		G_UART_CPT_DURATION_1BIT_RX, REG_TEMP_R17
         
         	; Lecture RXD au milieu bit
C:00017b 9488      	clc											; A priori RXD a 0
C:00017c 99b0      	sbic		PINB, IDX_BIT_RXD
C:00017d 9408      	sec											; et Non: RXD a 1
         
C:00017e 9160 0095 	lds		REG_TEMP_R22, G_UART_BYTE_RX_MSB		; Reprise du mot de reception RXD sur 16 bits
C:000180 9150 0094 	lds		REG_TEMP_R21, G_UART_BYTE_RX_LSB
C:000182 9567      	ror		REG_TEMP_R22								; Construction de sDDD DDDD DS00 0000 ([S]tart/[s]top)
C:000183 9557      	ror		REG_TEMP_R21								; par propagation de la Carry (Bit LSB recu en premier)
C:000184 9360 0095 	sts		G_UART_BYTE_RX_MSB, REG_TEMP_R22
C:000186 9350 0094 	sts		G_UART_BYTE_RX_LSB, REG_TEMP_R21
         
         	; Fin: Marquage du moment d'acquisition
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:000188 fd97      	sbrc		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:000189 c003      	rjmp		tim1_compa_isr_rx_rec_ignore_pulse
         
C:00018a df15      	rcall		delay_1uS
C:00018b df14      	rcall		delay_1uS
C:00018c 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
         
          tim1_compa_isr_rx_rec_ignore_pulse:
C:00018d bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         
         	; Comptabilisation du bit lu
C:00018e 952a      	dec		REG_TEMP_R18
C:00018f 9320 0092 	sts		G_UART_CPT_NBR_BITS_RX, REG_TEMP_R18
         
C:000191 f4b9      	brne		tim1_compa_isr_rx_rec_bit_end
         
         	; Les 10 ont ete lus...
         	; => Bit Start de nouveau a detecter
C:000192 7f8b      	cbr		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_MSK
         
         	; Extraction des Bits Start/Stop et 8 bits de donnees
C:000193 0f55      	lsl		REG_TEMP_R21	; Recuperation des 8 bits dans 'REG_TEMP_R21' et Bit Stop dans la Carry
C:000194 1f66      	rol		REG_TEMP_R22	; Donnees recues D7...D0 dans 'REG_TEMP_R22' et Bit Start dans 'REG_TEMP_R22<D7>'
         
         	; Reception complete (G_UART_BYTE_RX_MSB:LSB (R21:R22) ?= sDDD DDDD DS00 0000)
         	; => Test du bit Start ('0')
C:000195 fd57      	sbrc		REG_TEMP_R21, IDX_BIT7			; Test du Bit Start dans 'REG_TEMP_R22<D7>' (erreur si a 1)
C:000196 c009      	rjmp		tim1_compa_isr_rx_rec_bit_start_err
         
         	; => Detection Break (Bit Stop a '0' et Datas a 0x00)
         	; => Test du bit Stop ('1')
C:000197 f020      	brcs		tim1_compa_isr_rx_rec_bit_ok	; Test du Bit Stop dans la Carry (Ok si a 1)
         
         	; => Test des Datas a 0x00
C:000198 2366      	tst		REG_TEMP_R22
C:000199 f441      	brne		tim1_compa_isr_rx_rec_bit_stop_err
         
          tim1_compa_isr_rx_rec_break:
         	; Detection d'un byte "break" (10 bits a 0 succedant un etat de RXD a 1)
C:00019a 7f8e      	cbr		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX		; Line Idle de nouveau a detecter
C:00019b c00d      	rjmp		tim1_compa_isr_rx_rec_bit_end
         
          tim1_compa_isr_rx_rec_bit_ok:
C:00019c 2e16      	mov		REG_R1, REG_TEMP_R22
C:00019d d138      	rcall		uart_fifo_rx_write
          
C:00019e 6088      	sbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_RECEIVED_MSK		; Donnee recue valide ou "Break" disponible
C:00019f c009      	rjmp		tim1_compa_isr_rx_rec_bit_end
         	; Reception complete sans erreur et byte recu disponible dans 'REG_TEMP_R21'
         
          tim1_compa_isr_rx_rec_bit_start_err:
C:0001a0 6480      	sbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_START_ERROR_MSK
C:0001a1 c001      	rjmp		tim1_compa_isr_rx_rec_bit_err
         
          tim1_compa_isr_rx_rec_bit_stop_err:
C:0001a2 6880      	sbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_STOP_ERROR_MSK
         
          tim1_compa_isr_rx_rec_bit_err:
         	; Effacement des Flags pour une nouvelle reception correcte
C:0001a3 7f8c      	cbr		REG_FLAGS_0, (FLG_0_UART_DETECT_LINE_IDLE_IDX | FLG_0_UART_DETECT_BIT_START_IDX | FLG_0_UART_RX_BYTE_RECEIVED_IDX)
         
         	; Comptabilisation des erreurs RXD et FIFO
C:0001a4 df3a      	rcall		update_errors
C:0001a5 c003      	rjmp		tim1_compa_isr_rx_rec_bit_end
         
          tim1_compa_isr_rx_rec_bit_dec_duration:
C:0001a6 951a      	dec		REG_TEMP_R17
C:0001a7 9310 0090 	sts		G_UART_CPT_DURATION_1BIT_RX, REG_TEMP_R17
         
          tim1_compa_isr_rx_rec_bit_end:
         	; Fin: Reception d'un bit sur RXD
         ; ---------
         
         	; Comptabilisation de 1 mS
          tim1_compa_isr_cpt_1ms:
         	; => Si 'FLG_0_PERIODE_1MS' est a 1 (1mS atteinte a la precedente It) => Ne rien faire en attendre
         	;       que 'FLG_0_PERIODE_1MS' passe a 0
         	; => Sinon; si 'G_TICK_1MS' passe a 0 (1mS atteinte) => 'FLG_0_PERIODE_1MS' = 1 => Non maj 'G_TICK_1MS'
         	;    Sinon decrementation et maj 'G_TICK_1MS'
         	;
C:0001a9 fd80      	sbrc		REG_FLAGS_0, FLG_0_PERIODE_1MS_IDX
C:0001aa c009      	rjmp		tim1_compa_isr_cpt_1ms_end
         
C:0001ab 91a0 0062 	lds		REG_X_LSB, G_TICK_1MS
C:0001ad 23aa      	tst		REG_X_LSB							; X ?= 0
C:0001ae f411      	brne		tim1_compa_isr_cpt_1ms_dec		; 
         
C:0001af 6081      	sbr		REG_FLAGS_0, FLG_0_PERIODE_1MS_MSK		; Oui: Set 'FLG_0_PERIODE_1MS'
C:0001b0 c003      	rjmp		tim1_compa_isr_cpt_1ms_end					; Fin sans maj de 'G_TICK_1MS'
         
          tim1_compa_isr_cpt_1ms_dec:
C:0001b1 50a1      	subi		REG_X_LSB, 1			
C:0001b2 93a0 0062 	sts		G_TICK_1MS, REG_X_LSB
         
          tim1_compa_isr_cpt_1ms_end:
         	; Fin: Comptabilisation de 1 mS
         
         ; ---------
         	; Reecriture des flags generaux
         
         	; Fin: Creneau --\_/---
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:0001b4 ff97      	sbrs		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:0001b5 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0001b6 bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         
         	; Qualification 'delay_1uS'
C:0001b7 9110 0060 	lds		REG_TEMP_R17, G_BEHAVIOR
C:0001b9 ff17      	sbrs		REG_TEMP_R17, FLG_BEHAVIOR_CALIBRATION_1_uS
C:0001ba c005      	rjmp		tim1_compa_isr_cpt_1ms_rtn
         
C:0001bb 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0001bc bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         
C:0001bd def1      	rcall		uos_delay_10uS
         
C:0001be 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0001bf bb78      	out		PORTB, REG_PORTB_OUT				; Raffraichissement du PORTB
         	; Fin: Qualification 'delay_1uS'
         
          tim1_compa_isr_cpt_1ms_rtn:
C:0001c0 916f      	pop		REG_TEMP_R22
C:0001c1 915f      	pop		REG_TEMP_R21
C:0001c2 914f      	pop		REG_TEMP_R20
C:0001c3 913f      	pop		REG_TEMP_R19
C:0001c4 912f      	pop		REG_TEMP_R18
C:0001c5 911f      	pop		REG_TEMP_R17
C:0001c6 910f      	pop		REG_TEMP_R16
C:0001c7 91bf      	pop		REG_X_MSB
C:0001c8 91af      	pop		REG_X_LSB
         
C:0001c9 beff      	out		SREG, REG_SAVE_SREG
C:0001ca 90ff      	pop		REG_SAVE_SREG
         
C:0001cb 9518      	reti
         ; ---------
         
         ; ---------
         ; pcint0_isr
         ;
         ; Methode appelee sur changement d'etat sur PINB<0> (RXD)
         ; => Detection du Bit UART/START si REG_FLAGS_0<FLG_0_UART_DETECT_BIT_START> a 0
         ;    apres une detection reussie d'une ligne IDLE REG_FLAGS_0<FLG_0_UART_DETECT_LINE_IDLE> a 1
         ;    ou la reception d'un byte UART (1 Start + 8 Datas + 1 ou 2 Stop)
         ;
         ; Registres utilises (sauvegardes/restaures):
         ;    REG_TEMP_R16 -> Travail
         ; ---------
          pcint0_isr:
C:0001cc 92ff      	push		REG_SAVE_SREG
C:0001cd b6ff      	in			REG_SAVE_SREG, SREG
         
C:0001ce 93bf      	push		REG_X_MSB
C:0001cf 93af      	push		REG_X_LSB
C:0001d0 93df      	push		REG_Y_MSB
C:0001d1 93cf      	push		REG_Y_LSB
C:0001d2 930f      	push		REG_TEMP_R16
C:0001d3 931f      	push		REG_TEMP_R17
C:0001d4 932f      	push		REG_TEMP_R18
C:0001d5 933f      	push		REG_TEMP_R19
         
         	; Fronts montant et descendant detectes sur RXD
C:0001d6 99b0      	sbic		PINB, IDX_BIT_RXD
C:0001d7 c001      	rjmp		pcint0_isr_rising			; RXD a 1
C:0001d8 c003      	rjmp		pcint0_isr_falling		; RXD a 0
         
          pcint0_isr_rising:
         
         	; Detection du front montant sur RXD __/--
         	; => Arret du timer 'TIMER_APPUI_BOUTON_DETECT'
C:0001d9 e013      	ldi		REG_TEMP_R17, TIMER_APPUI_BOUTON_DETECT
C:0001da d083      	rcall		stop_timer
         
C:0001db c028      	rjmp		pcint0_isr_rtn
         
          pcint0_isr_falling:
C:0001dc ff81      	sbrs		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX		; Line IDLE detectee ?
C:0001dd c026      	rjmp		pcint0_isr_rtn												; Non => Ignore --\__ sur RXD
         
C:0001de fd82      	sbrc		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_IDX		; Bit START detecte ?
C:0001df c024      	rjmp		pcint0_isr_rtn												; Oui => Ignore --\__ sur RXD
         
         	; Marquage du moment d'acquisition
         	; Determination du comportement
C:0001e0 9110 0060 	lds		REG_TEMP_R17, G_BEHAVIOR
C:0001e2 ff11      	sbrs		REG_TEMP_R17, FLG_BEHAVIOR_MARK_IN_PCINT0_IDX
C:0001e3 c003      	rjmp		pcint0_isr_falling_more
         
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:0001e4 ff97      	sbrs		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:0001e5 7e7f      	cbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
C:0001e6 bb78      	out		PORTB, REG_PORTB_OUT						; Raffraichissement du PORTB
         
          pcint0_isr_falling_more:
         	; Raz erreurs Bits Start et Bit Stop
C:0001e7 7b8f      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_START_ERROR_MSK
C:0001e8 778f      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_STOP_ERROR_MSK
         
C:0001e9 6084      	sbr		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_MSK		; Bit Start detecte
C:0001ea 7f87      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_RECEIVED_MSK		; Donnee valide a recevoir
         
         	; Rearmement timer pour "annuler" tous les rebonds < 50mS
C:0001eb e014      	ldi		REG_TEMP_R17, TIMER_RXD_ANTI_REBONDS
C:0001ec e322      	ldi		REG_TEMP_R18, (50 % 256)
C:0001ed e030      	ldi		REG_TEMP_R19, (50 / 256)
C:0001ee d063      	rcall		restart_timer
         
         	; Rearmement timer 'TIMER_APPUI_BOUTON_DETECT'
C:0001ef e013      	ldi		REG_TEMP_R17, TIMER_APPUI_BOUTON_DETECT
C:0001f0 e624      	ldi		REG_TEMP_R18, (100 % 256)
C:0001f1 e030      	ldi		REG_TEMP_R19, (100 / 256)
C:0001f2 d05f      	rcall		restart_timer
         
         	; Preparation reception bit RXD
C:0001f3 9100 008d 	lds		REG_TEMP_R16, G_DURATION_WAIT_READ_BIT_START		; Attente de 26uS * x avant de lire le Bit Start
C:0001f5 9300 0090 	sts		G_UART_CPT_DURATION_1BIT_RX, REG_TEMP_R16
         
C:0001f7 e00a      	ldi		REG_TEMP_R16, 10			; 10 bits: 1 Bit Start + 8 Datas + 1 Bit Stop
C:0001f8 9300 0092 	sts		G_UART_CPT_NBR_BITS_RX, REG_TEMP_R16
         
C:0001fa 2700      	clr		REG_TEMP_R16
C:0001fb 9300 0095 	sts		G_UART_BYTE_RX_MSB, REG_TEMP_R16
C:0001fd 9300 0094 	sts		G_UART_BYTE_RX_LSB, REG_TEMP_R16
         	; Fin: Preparation reception bit RXD (a supprimer a terme)
         
         	; Fin: Marquage du moment d'acquisition
         	; => Pas de maj de 'REG_PORTB_OUT' si Led RED Externe allumee (sortie a 0)
         	;    => Revient a ne pas generer la Pulse --\_/----
C:0001ff fd97      	sbrc		REG_FLAGS_1, FLG_1_LED_RED_ON_IDX
C:000200 c002      	rjmp		pcint0_isr_ignore_pulse
         
C:000201 ded0      	rcall		trace_in_it_double_1uS
C:000202 6170      	sbr		REG_PORTB_OUT, MSK_BIT_PULSE_IT
         
          pcint0_isr_ignore_pulse:
C:000203 bb78      	out		PORTB, REG_PORTB_OUT						; Raffraichissement du PORTB
         
          pcint0_isr_rtn:
C:000204 913f      	pop		REG_TEMP_R19
C:000205 912f      	pop		REG_TEMP_R18
C:000206 911f      	pop		REG_TEMP_R17
C:000207 910f      	pop		REG_TEMP_R16
C:000208 91cf      	pop		REG_Y_LSB
C:000209 91df      	pop		REG_Y_MSB
C:00020a 91af      	pop		REG_X_LSB
C:00020b 91bf      	pop		REG_X_MSB
         
C:00020c beff      	out		SREG, REG_SAVE_SREG
C:00020d 90ff      	pop		REG_SAVE_SREG
C:00020e 9518      	reti
         ; ---------
          ; ---------
          .include		"ATtiny85_uOS_Timers.asm"
         ; "$Id: ATtiny85_uOS_Timers.asm,v 1.12 2025/12/04 10:34:39 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Timers.h"
         ; "$Id:"
         
         ; Attribution des 'NBR_TIMER' timers #0, #1, ..., #15
         ; => Le traitement associe a chaque timer est effectue dans l'ordre de son index
          #define	NBR_TIMER							16
         
          #define	TIMER_CONNECT						0
          #define	TIMER_ERROR							1
          #define	TIMER_APPUI_BOUTON_LED			2
          #define	TIMER_APPUI_BOUTON_DETECT		3
          #define	TIMER_RXD_ANTI_REBONDS			4
          #define	TIMER_LED_GREEN					5
         
          .dseg
         
         ; Valeurs sur 16 bits des 'NBR_TIMER' accedees par indexation @ G_TIMER_0_LSB:G_TIMER_0_MSB
D:000069    G_TIMER_0:						.byte		2
D:00006b    G_TIMER_SPACE:					.byte		2 * (NBR_TIMER - 1)
         
         ; End of file
         
          
         
          .cseg
         
         ; ---------
         ; Table des 16 vecteurs d'execution des taches timer
         ; => Cf. 'NBR_TIMER' -> Nombre de taches d'execution definies
         ; ---------
          vector_timers:
C:00020f c06c      	rjmp		exec_timer_connect					; Timer #0
C:000210 c074      	rjmp		exec_timer_error						; Timer #1
C:000211 c079      	rjmp		exec_timer_push_button_led			; Timer #2
C:000212 c07d      	rjmp		exec_timer_push_button_detect		; Timer #3
C:000213 c089      	rjmp		exec_timer_anti_rebound				; Timer #4
C:000214 c08a      	rjmp		exec_timer_led_green					; Timer #5
C:000215 c0a0      	rjmp		exec_timer_6							; Timer #6
C:000216 c0a1      	rjmp		exec_timer_7							; Timer #7
C:000217 c0a1      	rjmp		exec_timer_8							; Timer #8
C:000218 c0a1      	rjmp		exec_timer_9							; Timer #9
C:000219 c0a1      	rjmp		exec_timer_10							; Timer #10
C:00021a c0a1      	rjmp		exec_timer_11							; Timer #11
C:00021b c0a1      	rjmp		exec_timer_12							; Timer #12
C:00021c c0a1      	rjmp		exec_timer_13							; Timer #13
C:00021d c0a1      	rjmp		exec_timer_14							; Timer #14
C:00021e c0a1      	rjmp		exec_timer_15							; Timer #15
         
         ; ---------
         ; Gestion des timers 16 bits; Durees [0, 1 mS, ..., ~65 Sec]
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_X_LSB:REG_X_MSB -> Valeur du timer #N et decrementation sur 16 bits
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_Z_LSB:REG_Z_MSB -> Adresse d'execution a l'expiration du timer #N (au moyen de 'icall' @Z)
         ;    REG_TEMP_R16        -> Compteur Timer #N dans la plage [#0, #1, #(NBR_TIMER - 1)]
         ; ---------
          gestion_timer:
         	; Comptabilisation dans tous les timers armes
C:00021f 2700      	clr		REG_TEMP_R16
         
C:000220 e0ef      	ldi		REG_Z_LSB, (vector_timers % 256)	; Table des vecteurs d'execution des taches timer
C:000221 e0f2      	ldi		REG_Z_MSB, (vector_timers / 256)
C:000222 e6c9      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)			; Table des valeurs sur 16 bits des timers
C:000223 e0d0      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)	
         
          gestion_timer_loop:
C:000224 81a8      	ldd		REG_X_LSB, Y+0					; X = Duree du Timer #N
C:000225 81b9      	ldd		REG_X_MSB, Y+1
C:000226 9610      	adiw		REG_X_LSB, 0					; Duree ?= 0
C:000227 f099      	breq		gestion_timer_next			; Passage au prochain timer si duree a 0
         
          gestion_timer_decrement:
         	; Le Timer #N est arme et non expire => Decrementation sur 16 bits et mise a jour duree
C:000228 9711      	sbiw		REG_X_LSB, 1
         
C:000229 83a8      	std		Y+0, REG_X_LSB
C:00022a 83b9      	std		Y+1, REG_X_MSB
         
C:00022b f479      	brne		gestion_timer_next
         
         	; Sauvegarde du contexte
C:00022c 930f      	push		REG_TEMP_R16
C:00022d 93ef      	push		REG_Z_LSB
C:00022e 93ff      	push		REG_Z_MSB
C:00022f 93cf      	push		REG_Y_LSB
C:000230 93df      	push		REG_Y_MSB
C:000231 93af      	push		REG_X_LSB
C:000232 93bf      	push		REG_X_MSB
         
         	; Timer #N expire => Execution de la tache associee
C:000233 9509      	icall
         
         	; Restauration du contexte
C:000234 91bf      	pop		REG_X_MSB
C:000235 91af      	pop		REG_X_LSB
C:000236 91df      	pop		REG_Y_MSB
C:000237 91cf      	pop		REG_Y_LSB
C:000238 91ff      	pop		REG_Z_MSB
C:000239 91ef      	pop		REG_Z_LSB
C:00023a 910f      	pop		REG_TEMP_R16
         
          gestion_timer_next:
         	; Passage au prochain timer
C:00023b 9631      	adiw		REG_Z_LSB, 1					; Adresse du traitement associe au prochain timer
C:00023c 9622      	adiw		REG_Y_LSB, 2					; Acces au prochain timer de 16 bits
C:00023d 9503      	inc		REG_TEMP_R16					; +1 dans le compteur de timer
C:00023e 3100      	cpi		REG_TEMP_R16, NBR_TIMER		; Tous les timer sont maj [#0, #1, #(NBR_TIMER - 1)] ?
C:00023f f721      	brne		gestion_timer_loop			; TBC: brmi
         
          gestion_timer_rtn:
C:000240 9508      	ret
         ; ---------
         
         ; ---------
         ; Armement d'un timer #N avec une duree sur 16 bits
         ; => La duree est ajoutee a celle restante permettant ainsi un rearmement
         ;    avant l'expiration a l'image d'un watchdog
         ;    => Warning: le timer peut ne jamais expirer si plusieurs armement sans un 'stop_timer'
         ;                car la duree est augmentee a chaque armement
         ;
         ; Usage:
         ;      ldi        REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      ldi			REG_TEMP_R18, <timer_value_lsb>   ; LSB value
         ;      ldi			REG_TEMP_R19, <timer_value_msb>   ; MSB value
         ;      rcall      start_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16        -> Registre de travail
         ;    REG_TEMP_R17        -> Num timer #N (1st argument inchange apres execution)
         ;    REG_TEMP_R18        -> Duration LSB (2nd argument)
         ;    REG_TEMP_R19        -> Duration MSB (3rd argument)
         ;    REG_TEMP_R20        -> Duration LSB restante avant ajout (duree totale apres ajout)
         ;    REG_TEMP_R21        -> Duration MSB restante avant ajout (duree totale apres ajout)
         ; ---------
          start_timer:
C:000241 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:000242 f470      	brsh		start_timer_rtn				; Ignore si REG_TEMP_R17 >= NBR_TIMER
         
C:000243 e6c9      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:000244 e0d0      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:000245 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
C:000246 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:000247 9488      	clc
C:000248 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:000249 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:00024a 8148      	ldd		REG_TEMP_R20, Y+0				; Maj dans R20:R21 de la duree restante du timer indexe par Y
C:00024b 8159      	ldd		REG_TEMP_R21, Y+1
         
C:00024c 9488      	clc
C:00024d 0f42      	add		REG_TEMP_R20, REG_TEMP_R18	; Ajout de la duree passee en argument a celle restante
C:00024e 1f53      	adc		REG_TEMP_R21, REG_TEMP_R19
         
C:00024f 8348      	std		Y+0, REG_TEMP_R20				; Set add duration LSB
C:000250 8359      	std		Y+1, REG_TEMP_R21				; Set add duration MSB
         
          start_timer_rtn:
C:000251 9508      	ret
         ; ---------
         
         ; ---------
         ; Rearmement d'un timer #N avec une duree sur 16 bits
         ; => La nouvelle duree remplace la duree restante correspondant a un fonctionnement
         ;    'stop_timer' + 'start_timer'
         ;
         ; Usage:
         ;      ldi     REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      ldi		REG_TEMP_R18, <timer_value_lsb>   ; LSB value
         ;      ldi		REG_TEMP_R19, <timer_value_msb>   ; MSB value
         ;      rcall   restart_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16          -> Registre de travail
         ;    REG_TEMP_R17          -> Num timer #N (1st argument)
         ;    REG_TEMP_R18          -> Duration LSB (2nd argument)
         ;    REG_TEMP_R19          -> Duration MSB (3rd argument)
         ; ---------
          restart_timer:
C:000252 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:000253 f448      	brsh		restart_timer_rtn				; Ignore si REG_TEMP_R17 >= NBR_TIMER
         
C:000254 e6c9      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:000255 e0d0      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:000256 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
C:000257 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:000258 9488      	clc
C:000259 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:00025a 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:00025b 8328      	std		Y+0, REG_TEMP_R18				; Set add duration LSB
C:00025c 8339      	std		Y+1, REG_TEMP_R19				; Set add duration MSB
         
          restart_timer_rtn:
C:00025d 9508      	ret
         ; ---------
         
         ; ---------
         ; Arret d'un timer #N
         ;
         ; Usage:
         ;      ldi     REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      rcall   stop_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16          -> Registre de travail
         ;    REG_TEMP_R17          -> Num timer #N (1st argument)
         ; ---------
          stop_timer:
C:00025e 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:00025f f448      	brsh		stop_timer_rtn					; Ignore si REG_TEMP_R17 >= NBR_TIMER
         
C:000260 e6c9      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:000261 e0d0      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:000262 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
C:000263 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:000264 9488      	clc
C:000265 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:000266 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:000267 8308      	std		Y+0, REG_TEMP_R16				; Raz duration LSB
C:000268 8309      	std		Y+1, REG_TEMP_R16				; Raz duration MSB
         
          stop_timer_rtn:
C:000269 9508      	ret
         ; ---------
         
         ; ---------
         ; Test d'un timer #N
         ;
         ; => La duree est retournee (a zero si time non arme ou expire)
         ;
         ; Usage:
         ;      ldi        REG_TEMP_R17, <timer_num>         ; Num in range [0, 1, ..., (NBR_TIMER-1)]
         ;      rcall      start_timer
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_Y_LSB:REG_Y_MSB -> Indexation du timer #N
         ;    REG_TEMP_R16        -> Registre de travail
         ;    REG_TEMP_R17        -> Num timer #N (1st argument inchange apres execution)
         ;    REG_TEMP_R20        -> Duration LSB restante ou 0
         ;    REG_TEMP_R21        -> Duration MSB restante ou 0
         ;
         ; Retour:
         ;    Bit T de SREG   -> 0/1: Non arme ou expire / Arme en cours de decrementation
         ; ---------
          test_timer:
C:00026a 3110      	cpi		REG_TEMP_R17, NBR_TIMER		; N dans la plage [0, 1, ..., (NBR_TIMER-1)] ?
C:00026b f478      	brsh		test_timer_rtn					; Ignore si REG_TEMP_R17 >= NBR_TIMER
         
C:00026c e6c9      	ldi		REG_Y_LSB, (G_TIMER_0 % 256)	; Non: Adresse de base des timers
C:00026d e0d0      	ldi		REG_Y_MSB, (G_TIMER_0 / 256)
         
C:00026e 0f11      	lsl		REG_TEMP_R17						; REG_TEMP_R17 *= 2 (Adresse sur des mots de 16 bits)
C:00026f 2700      	clr		REG_TEMP_R16						; Indexation du timer #N
C:000270 9488      	clc
C:000271 0fc1      	add		REG_Y_LSB, REG_TEMP_R17			; YL += 2*N
C:000272 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16			; Report C -> YH => Y contient l'adresse du timer #N
         
C:000273 8148      	ldd		REG_TEMP_R20, Y+0				; Maj dans R20:R21 de la duree restante du timer indexe par Y
C:000274 8159      	ldd		REG_TEMP_R21, Y+1
         
C:000275 9468      	set											; Timer a priori arme et non expire ...
C:000276 2344      	tst		REG_TEMP_R20
C:000277 f419      	brne		test_timer_rtn
C:000278 2355      	tst		REG_TEMP_R21
C:000279 f409      	brne		test_timer_rtn
         
C:00027a 94e8      	clt											; ... et non => Timer non arme ou expire
         
          test_timer_rtn:
C:00027b 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_CONNECT
         ; ---------
          exec_timer_connect:
         	; Passage en mode connecte pour une presentation Led GREEN --\__/-----
C:00027c 7f97      	cbr		REG_FLAGS_1, FLG_1_CONNECTED_MSK
C:00027d 7b8f      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_START_ERROR_MSK		; Effacement erreur de reception
C:00027e 778f      	cbr		REG_FLAGS_0, FLG_0_UART_RX_BYTE_STOP_ERROR_MSK		; Effacement erreur de reception
         
         	; Retour a la presentation "Non Connecte"
C:00027f e001      	ldi		REG_TEMP_R16, 0x01
C:000280 9300 0064 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:000282 9300 0065 	sts		G_CHENILLARD_LSB, REG_TEMP_R16
         
C:000284 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_ERROR
         ; ---------
          exec_timer_error:
         	; Fin de la presentation des erreurs Bits Start et Bit Stop
C:000285 94f8      	cli
C:000286   +  	setLedRedOff
C:000286 779f      cbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:000287 6170      sbr		REG_PORTB_OUT, MSK_BIT_LED_RED	
C:000288 bb78      out		PORTB, REG_PORTB_OUT					

C:000289 9478      	sei
         
C:00028a 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_APPUI_BOUTON_LED
         ; ---------
          exec_timer_push_button_led:
C:00028b 94f8      	cli
C:00028c   +  	setLedYellowOff
C:00028c 6074      sbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW	
C:00028d bb78      out		PORTB, REG_PORTB_OUT					

C:00028e 9478      	sei
         
C:00028f 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_APPUI_BOUTON_DETECT
         ; ---------
          exec_timer_push_button_detect:
         	; Presentation flash de 300mS sur Led YELLOW
C:000290 94f8      	cli
C:000291   +  	setLedYellowOn
C:000291 7f7b      cbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW
C:000292 bb78      out		PORTB, REG_PORTB_OUT					

C:000293 9478      	sei
         
C:000294 e012      	ldi		REG_TEMP_R17, TIMER_APPUI_BOUTON_LED
C:000295 e22c      	ldi		REG_TEMP_R18, (300 % 256)
C:000296 e031      	ldi		REG_TEMP_R19, (300 / 256)
C:000297 dfba      	rcall		restart_timer
         	; Fin: Presentation flash de 300mS sur Led YELLOW
         
         	; Emission en hexa du compteur 'G_NBR_VALUE_TRACE'
C:000298 e0f5      	ldi		REG_Z_MSB, ((text_appui_bouton << 1) / 256)
C:000299 e8e2      	ldi		REG_Z_LSB, ((text_appui_bouton << 1) % 256)
C:00029a d0c5      	rcall		push_text_in_fifo_tx
         
C:00029b 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
         
C:00029c 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_RXD_ANTI_REBONDS
         ; ---------
          exec_timer_anti_rebound:
C:00029d 7f8b      	cbr		REG_FLAGS_0, FLG_0_UART_DETECT_BIT_START_MSK
C:00029e 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_LED_GREEN
         ; ---------
          exec_timer_led_green:
         	; Recuperation du chenillard de presentation de la Led GREEN
C:00029f 9100 0064 	lds		REG_TEMP_R16, G_CHENILLARD_MSB
C:0002a1 9110 0065 	lds		REG_TEMP_R17, G_CHENILLARD_LSB
         
         	; Allumage/Extinction atomique en fonction de G_CHENILLARD_LSB<0>
C:0002a3 94f8      	cli
C:0002a4 6078      	sbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN		; Extinction a priori Led GREEN ...
C:0002a5 fd10      	sbrc		REG_TEMP_R17, IDX_BIT0
C:0002a6 7f77      	cbr		REG_PORTB_OUT, MSK_BIT_LED_GREEN		; ... en fait, Allumage Led GREEN
C:0002a7 9478      	sei
         	; Fin: Allumage/Extinction atomique en fonction de G_CHENILLARD_LSB<0>
         
         	; Progression du chenillard
C:0002a8 9506      	lsr		REG_TEMP_R16							; G_CHENILLARD_MSB<0> -> Carry
C:0002a9 9517      	ror		REG_TEMP_R17							; Carry -> G_CHENILLARD_LSB<7> et G_CHENILLARD_LSB<0> -> Carry
         
C:0002aa 770f      	cbr		REG_TEMP_R16, MSK_BIT7				; Preparation '0' dans G_CHENILLARD_MSB<7> a priori ...
C:0002ab f408      	brcc		exec_timer_led_green_more
C:0002ac 6800      	sbr		REG_TEMP_R16, MSK_BIT7				; ... et non, '1' dans G_CHENILLARD_MSB<7>
         
          exec_timer_led_green_more:									; Ici, G_CHENILLARD_MSB<7> reflete la Carry
C:0002ad 9300 0064 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:0002af 9310 0065 	sts		G_CHENILLARD_LSB, REG_TEMP_R17
         	; Fin: Chenillard de presentation de la Led GREEN
         
         	; Armement du Timer #7
C:0002b1 e015      	ldi		REG_TEMP_R17, TIMER_LED_GREEN
C:0002b2 e72d      	ldi		REG_TEMP_R18, (125 % 256)
C:0002b3 e030      	ldi		REG_TEMP_R19, (125 / 256)
C:0002b4 df8c      	rcall		start_timer
         
C:0002b5 9508      	ret
         ; ---------
         
         ; ---------
         ; Timer #6 for DS18B20
         ; ---------
          exec_timer_6:
          #ifdef USE_DS18B20
C:0002b6 d755      	rcall		exec_timer_ds18b20
          #endif
C:0002b7 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          exec_timer_7:
C:0002b8 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          exec_timer_8:
C:0002b9 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          exec_timer_9:
C:0002ba 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          exec_timer_10:
C:0002bb 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          exec_timer_11:
C:0002bc 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          exec_timer_12:
C:0002bd 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          exec_timer_13:
C:0002be 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          exec_timer_14:
C:0002bf 9508      	ret
         ; ---------
         
         ; ---------
         ; TIMER_SPARE
         ; ---------
          exec_timer_15:
C:0002c0 9508      	ret
         ; ---------
         
          text_appui_bouton:
          .db	"### Button action", CHAR_LF, CHAR_NULL, CHAR_NULL
C:0002C1 23232320427574746F6E20616374696F6E0A0000
         
         ; End of file
         
          
          .include		"ATtiny85_uOS_Uart.asm"
         ; "$Id: ATtiny85_uOS_Uart.asm,v 1.4 2025/11/29 13:43:23 administrateur Exp $"
         
          .include    "ATtiny85_uOS_Uart.h"
         ; "$Id: ATtiny85_uOS_Uart.h,v 1.3 2025/12/05 17:18:56 administrateur Exp $"
         
          #define	SIZE_UART_FIFO_RX		(1 << 5)		; 32 bytes -> Puissance de 2 pour un modulo par masque avec (SIZE_UART_FIFO_RX -1)
          #define	SIZE_UART_FIFO_TX		(1 << 6)		; 64 bytes -> Puissance de 2 pour un modulo par masque avec (SIZE_UART_FIFO_TX - 1)
         
         ; Constantes pour les Bauds Rate:
         ; - DURATION_WAIT_READ_BIT_START: Lecture 26 uS * x apres le front descendant
         ;   - 9600 bauds: 1
         ;   - 4800 bauds: 2
         ;   ...
          #define	DURATION_WAIT_READ_BIT_START			(1)
         ;#define	DURATION_WAIT_READ_BIT_START			(2)
         ;   
         ; - NBR_BAUDS_VALUE:
         ;   - 9600 bauds: 104 uS / 26 uS = 4 -> 3
         ;   - 4800 bauds: 208 uS / 26 uS = 8 -> 7
         ;   ...
          #define	NBR_BAUDS_VALUE							(4 - 1)
         ;#define	NBR_BAUDS_VALUE							(7 - 1)
         
         ; - DURATION_DETECT_LINE_IDLE:
         ;   - 9600 bauds: (11 * 4 * 26) 			-> RXD a l'etat haut/bas pendant au moins 11 * 104 uS
         ;   - 4800 bauds: (11 * 4 * 26 * 2)		-> RXD a l'etat haut/bas pendant au moins 11 * 208 uS
         ;   ...
          #define	DURATION_DETECT_LINE_IDLE				(11 * 4 * 26)
         ;#define	DURATION_DETECT_LINE_IDLE				(11 * 4 * 26 * 2)
         
          .dseg
D:000089    G_BAUDS_IDX:								.byte		1	; Index des valeurs de bauds dans 'const_for_bauds_rate'
         
D:00008a    G_BAUDS_VALUE:								.byte		1
D:00008b    G_DURATION_DETECT_LINE_IDLE_MSB:		.byte		1
D:00008c    G_DURATION_DETECT_LINE_IDLE_LSB:		.byte		1
D:00008d    G_DURATION_WAIT_READ_BIT_START:		.byte		1
         
D:00008e    G_UART_CPT_LINE_IDLE_LSB:	.byte		1		; Compteur de 16 bits pour la detection de la ligne IDLE
D:00008f    G_UART_CPT_LINE_IDLE_MSB:	.byte		1
         
D:000090    G_UART_CPT_DURATION_1BIT_RX:	.byte		1	; Compteur pour l'attente avant nouvelle acquisition RXD
D:000091    G_UART_CPT_DURATION_1BIT_TX:	.byte		1	; Compteur pour l'attente avant emission prochain bit TXD
D:000092    G_UART_CPT_NBR_BITS_RX:			.byte		1	; Nommbre de bits pour l'acquisition RXD
         
D:000093    G_UART_CPT_NBR_BITS_TX:		.byte		1	; Nommbre de bits pour l'emission TXD
         
D:000094    G_UART_BYTE_RX_LSB:			.byte		1		; Mot LSB:MSB recu sur RXD (1 Start + 8 Datas + 1 ou 2 Stop)
D:000095    G_UART_BYTE_RX_MSB:			.byte		1		; apres serialisation a droite: 1111 11sD DDDD DDDS ([S]tart/[s]top)
         
D:000096    G_UART_BYTE_TX_LSB:			.byte		1		; Mot LSB:MSB a emettre sur TXD (1 Start + 8 Datas + 1 ou 2 Stop) avec une
D:000097    G_UART_BYTE_TX_MSB:			.byte		1		; serialisation a droite via la Carry: 1111 11sD DDDD DDDS ([S]tart/[s]top)
         
         ; FIFO UART/Rx
         
D:000098    G_UART_FIFO_RX_WRITE:		.byte		1
D:000099    G_UART_FIFO_RX_READ:			.byte		1
D:00009a    G_UART_FIFO_RX_DATA:			.byte		(SIZE_UART_FIFO_RX - 1)		; 1st byte de la FIFO/Rx
D:0000b9    G_UART_FIFO_RX_DATA_END:	.byte		1									; Last byte de la FIFO/Rx
         
         ; FIFO UART/Tx
         
D:0000ba    G_UART_FIFO_TX_WRITE:		.byte		1
D:0000bb    G_UART_FIFO_TX_READ:			.byte		1
D:0000bc    G_UART_FIFO_TX_DATA:			.byte		(SIZE_UART_FIFO_TX - 1)		; 1st byte de la FIFO/Tx
D:0000fb    G_UART_FIFO_TX_DATA_END:	.byte		1									; Last byte de la FIFO/Tx
         
         ; End of file
         
          
         
          .cseg
         ; ---------
          test_detect_line_idle:
C:0002cb fd81      	sbrc		REG_FLAGS_0, FLG_0_UART_DETECT_LINE_IDLE_IDX
C:0002cc c008      	rjmp		test_detect_line_idle_rtn
         
         	; Presentation flash de 100mS sur Led YELLOW
C:0002cd 94f8      	cli
C:0002ce   +  	setLedYellowOn
C:0002ce 7f7b      cbr		REG_PORTB_OUT, MSK_BIT_LED_YELLOW
C:0002cf bb78      out		PORTB, REG_PORTB_OUT					

C:0002d0 9478      	sei
         
         	; Presentation flash de 100mS sur Led YELLOW
C:0002d1 e012      	ldi		REG_TEMP_R17, TIMER_APPUI_BOUTON_LED
C:0002d2 e624      	ldi		REG_TEMP_R18, (100 % 256)
C:0002d3 e030      	ldi		REG_TEMP_R19, (100 / 256)
C:0002d4 df7d      	rcall		restart_timer
         	; Fin: Presentation flash de 100mS sur Led YELLOW
         
          test_detect_line_idle_rtn:
C:0002d5 9508      	ret
         ; ---------
         
         ; ---------
         ; Gestion des FIFOs UART/Rx et UART/Tx
         ;
         ; Usages:
         ;      mov		REG_R1, <data>			; Donnee a ecrire
         ;      rcall   uart_fifo_rx|tx_write
         ;      => Retour: SREG<Bit> = 1 si FIFO/Rx|Tx pleine
         ;
         ;      rcall	uart_fifo_rx|tx_read
         ;      => Retour: Donnee dans G_STACK_RESULTS si SREG<Bit> = 1
         ;
         ; Registres utilises (non sauvegardes/restaures):
         ;    REG_X_LSB:REG_X_LSB -> Pointeur sur les pointeurs ecriture/lecture/data
         ;    REG_TEMP_R16        -> Working register
         ;    REG_TEMP_R17        -> Pointeur d'ecriture courant
         ;    REG_TEMP_R18        -> Pointeur de lecture courant
         ;
         ; Warning: Methode appelee sous l'It 'tim1_compa_isr'
         ; ---------
          uart_fifo_rx_write:
C:0002d6 e0b0      	ldi		REG_X_MSB, (G_UART_FIFO_RX_DATA / 256)		; Indexation dans la FIFO/Rx
C:0002d7 e9aa      	ldi		REG_X_LSB, (G_UART_FIFO_RX_DATA % 256)
C:0002d8 9110 0098 	lds		REG_TEMP_R17, G_UART_FIFO_RX_WRITE			; Pointeur d'ecriture courant
C:0002da 9120 0099 	lds		REG_TEMP_R18, G_UART_FIFO_RX_READ			; Pointeur de lecture courant
         
C:0002dc 2700      	clr		REG_TEMP_R16
C:0002dd 0fa1      	add		REG_X_LSB, REG_TEMP_R17	; XL += REG_TEMP_R17
C:0002de 1fb0      	adc		REG_X_MSB, REG_TEMP_R16	; XH += 0 + Carry
         
C:0002df 921c      	st			X, REG_R1			; Ecriture donnee dans [G_UART_FIFO_RX_DATA, ..., G_UART_FIFO_RX_DATA_END]
         
C:0002e0 9513      	inc		REG_TEMP_R17
C:0002e1 711f      	andi		REG_TEMP_R17, (SIZE_UART_FIFO_RX - 1)		; Pointeur d'ecriture dans [0, ..., [SIZE_UART_FIFO_RX - 1)]
C:0002e2 9310 0098 	sts		G_UART_FIFO_RX_WRITE, REG_TEMP_R17			; Maj pointeur d'ecriture
         
         	; Indication FIFO/Rx non vide
C:0002e4 6091      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK
         
         	; Indication si FIFO/Rx pleine
         	; => FIFO/Rx pleine si le pointeur d'ecriture "rejoint" le pointeur de lecture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
C:0002e5 7f9d      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_FULL_MSK 		; FIFO/Rx a priori non pleine ...
C:0002e6 94e8      	clt																	; SREG<T> = 0
C:0002e7 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:0002e8 f419      	brne		uart_fifo_rx_write_rtn
C:0002e9 6092      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_FULL_MSK		; ... et non, FIFO/Rx pleine
C:0002ea 9468      	set																	; SREG<T> = 1
         
         	; Maj compteur d'erreurs
C:0002eb ddf3      	rcall		update_errors
         
          uart_fifo_rx_write_rtn:
C:0002ec 9508      	ret
         ; ---------
         
         ; ---------
          uart_fifo_rx_read:
C:0002ed e0b0      	ldi		REG_X_MSB, (G_UART_FIFO_RX_DATA / 256)		; Indexation dans la FIFO/Rx
C:0002ee e9aa      	ldi		REG_X_LSB, (G_UART_FIFO_RX_DATA % 256)
C:0002ef 9110 0098 	lds		REG_TEMP_R17, G_UART_FIFO_RX_WRITE			; Pointeur d'ecriture courant
C:0002f1 9120 0099 	lds		REG_TEMP_R18, G_UART_FIFO_RX_READ			; Pointeur de lecture courant
         
         	; Sortie prematuree si rien a lire
C:0002f3 94e8      	clt													; A priori pas de donnee a lire
C:0002f4 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:0002f5 f061      	breq		uart_fifo_rx_read_end				; Pointeurs egaux => FIFO/Rx trouvee vide
         
C:0002f6 2700      	clr		REG_TEMP_R16
C:0002f7 0fa2      	add		REG_X_LSB, REG_TEMP_R18	; XL += REG_TEMP_R18
C:0002f8 1fb0      	adc		REG_X_MSB, REG_TEMP_R16	; XH += 0 + Carry
         
C:0002f9 902c      	ld			REG_R2, X					; Lecture de la donnee dans [G_UART_FIFO_RX_DATA, ..., G_UART_FIFO_RX_DATA_END]
C:0002fa 9468      	set										; Indication donnee disponible
         
C:0002fb 9523      	inc		REG_TEMP_R18
C:0002fc 712f      	andi		REG_TEMP_R18, (SIZE_UART_FIFO_RX - 1)		; Pointeur de lecture dans [0, ..., [SIZE_UART_FIFO_RX - 1)]
C:0002fd 9320 0099 	sts		G_UART_FIFO_RX_READ, REG_TEMP_R18
         
         	; Indication FIFO/Rx vide ou non vide apres la lecture
         	; => FIFO/Rx vide si le pointeur de lecture "rejoint" le pointeur ecriture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
          uart_fifo_rx_read_test_empty:
C:0002ff 6091      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK		; FIFO/Rx a priori non vide...
C:000300 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:000301 f409      	brne		uart_fifo_rx_read_rtn
         
          uart_fifo_rx_read_end:
C:000302 7f9e      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_RX_NOT_EMPTY_MSK		; ... et non, FIFO/Rx vide
         
          uart_fifo_rx_read_rtn:
C:000303 9508      	ret
         ; ---------
         
         ; ---------
          uart_fifo_tx_write:
C:000304 93bf      	push		REG_X_MSB
C:000305 93af      	push		REG_X_LSB
C:000306 931f      	push		REG_TEMP_R17
C:000307 932f      	push		REG_TEMP_R18
         
C:000308 e0b0      	ldi		REG_X_MSB, (G_UART_FIFO_TX_DATA / 256)	; Indexation dans la FIFO/Tx et ses 2 pointeurs
C:000309 ebac      	ldi		REG_X_LSB, (G_UART_FIFO_TX_DATA % 256)
C:00030a 9110 00ba 	lds		REG_TEMP_R17, G_UART_FIFO_TX_WRITE			; Pointeur d'ecriture courant
C:00030c 9120 00bb 	lds		REG_TEMP_R18, G_UART_FIFO_TX_READ			; Pointeur de lecture courant
         
C:00030e 2700      	clr		REG_TEMP_R16
C:00030f 0fa1      	add		REG_X_LSB, REG_TEMP_R17			; XL += REG_TEMP_R17
C:000310 1fb0      	adc		REG_X_MSB, REG_TEMP_R16			; XH += 0 + Carry
         
C:000311 923c      	st			X, REG_R3			; Ecriture donnee dans [G_UART_FIFO_TX_DATA, ..., G_UART_FIFO_TX_DATA_END]
         
C:000312 9513      	inc		REG_TEMP_R17
C:000313 731f      	andi		REG_TEMP_R17, (SIZE_UART_FIFO_TX - 1)		; Pointeur d'ecriture dans [0, ..., [SIZE_UART_FIFO_TX - 1)]
C:000314 9310 00ba 	sts		G_UART_FIFO_TX_WRITE, REG_TEMP_R17			; Maj pointeur d'ecriture
         
         	; Indication FIFO/Tx non vide
C:000316 6190      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK
         
         	; Emision de tous les caracteres de la FIFO/Tx jusqu'au dernier des que le pointeur d'ecriture (REG_TEMP_R17)
         	; atteint le pointeur de lecture (REG_TEMP_R18) -(SIZE_UART_FIFO_TX / 2) modulo SIZE_UART_FIFO_TX
         	; => Revient a vider la FIFO/Tx des que celle-ci est pleine a 50%
         	;    => Au dessous des 50%, les caracteres seront emis en fond de tache grace a l'appel de 'fifo_tx_to_send_async'
         	;    => Evite d'appeler dans le code la methode 'fifo_tx_to_send_sync' pour ne pas saturer la FIFO/Tx ;-)
C:000317 2f02      	mov		REG_TEMP_R16, REG_TEMP_R18
C:000318 5200      	subi		REG_TEMP_R16, (SIZE_UART_FIFO_TX / 2)		; Seuil a 50 % d'occupation de la FIFO/Tx
C:000319 730f      	andi		REG_TEMP_R16, (SIZE_UART_FIFO_TX - 1)		; Modulo SIZE_UART_FIFO_TX
C:00031a 1701      	cp			REG_TEMP_R16, REG_TEMP_R17
C:00031b f409      	brne		uart_fifo_tx_write_skip
         
C:00031c d06e      	rcall		fifo_tx_to_send_sync
         
          uart_fifo_tx_write_skip:
         	; Fin: Emision de tous les caracteres de la FIFO/Tx...
         
         	; Indication si FIFO pleine
         	; => FIFO pleine si le pointeur d'ecriture "rejoint" le pointeur de lecture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
C:00031d 7d9f      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_FULL_MSK 		; FIFO/Rx a priori non pleine ...
C:00031e 94e8      	clt																	; SREG<T> = 0
C:00031f 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:000320 f419      	brne		uart_fifo_tx_write_rtn
C:000321 6290      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_FULL_MSK		; ... et non, FIFO/Rx pleine
C:000322 9468      	set																	; SREG<T> = 1
         
         	; Ne doit jamais arrive ;-)...
         	; Mise sur voie de garage si FIFO/Tx pleine
C:000323 cdc1      	rjmp		forever_1
         
          uart_fifo_tx_write_rtn:
C:000324 912f      	pop		REG_TEMP_R18
C:000325 911f      	pop		REG_TEMP_R17
C:000326 91af      	pop		REG_X_LSB
C:000327 91bf      	pop		REG_X_MSB
C:000328 9508      	ret
         ; ---------
         
         ; ---------
          uart_fifo_tx_read:
C:000329 93bf      	push		REG_X_MSB
C:00032a 93af      	push		REG_X_LSB
C:00032b 931f      	push		REG_TEMP_R17
C:00032c 932f      	push		REG_TEMP_R18
         
C:00032d e0b0      	ldi		REG_X_MSB, (G_UART_FIFO_TX_DATA / 256)	; Indexation dans la FIFO/Tx et ses 2 pointeurs
C:00032e ebac      	ldi		REG_X_LSB, (G_UART_FIFO_TX_DATA % 256)
C:00032f 9110 00ba 	lds		REG_TEMP_R17, G_UART_FIFO_TX_WRITE			; Pointeur d'ecriture courant
C:000331 9120 00bb 	lds		REG_TEMP_R18, G_UART_FIFO_TX_READ			; Pointeur d'ecriture courant
         
         	; Sortie prematuree si rien a lire
C:000333 94e8      	clt														; A priori pas de donnee a lire
C:000334 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:000335 f061      	breq		uart_fifo_tx_read_end					; Pas de lecture => maj flags
         
C:000336 2700      	clr		REG_TEMP_R16
C:000337 0fa2      	add		REG_X_LSB, REG_TEMP_R18	; XL += REG_TEMP_R18
C:000338 1fb0      	adc		REG_X_MSB, REG_TEMP_R16	; XH += 0 + Carry
         
C:000339 904c      	ld			REG_R4, X			; Lecture de la donnee dans [G_UART_FIFO_TX_DATA, ..., G_UART_FIFO_TX_DATA_END]
C:00033a 9468      	set								; Indication donnee disponible
         
C:00033b 9523      	inc		REG_TEMP_R18
C:00033c 732f      	andi		REG_TEMP_R18, (SIZE_UART_FIFO_TX - 1)		; Pointeur de lecture dans [0, ..., [SIZE_UART_FIFO_TX - 1)]
C:00033d 9320 00bb 	sts		G_UART_FIFO_TX_READ, REG_TEMP_R18
         
         	; Indication FIFO/Tx vide ou non vide apres la lecture
         	; => FIFO/Tx vide si le pointeur de lecture "rejoint" le pointeur ecriture
         	;    => Soit (REG_TEMP_R17 == REG_TEMP_R18) ici
          uart_fifo_tx_read_test_empty:
C:00033f 6190      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK		; FIFO/Rx a priori non vide...
C:000340 1712      	cp			REG_TEMP_R17, REG_TEMP_R18
C:000341 f409      	brne		uart_fifo_tx_read_rtn
         
          uart_fifo_tx_read_end:
C:000342 7e9f      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_NOT_EMPTY_MSK		; ... et non, FIFO/Rx vide
         
          uart_fifo_tx_read_rtn:
C:000343 912f      	pop		REG_TEMP_R18
C:000344 911f      	pop		REG_TEMP_R17
C:000345 91af      	pop		REG_X_LSB
C:000346 91bf      	pop		REG_X_MSB
C:000347 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission d'un caractere sur Tx
         ; => Initialise 'G_UART_BYTE_TX_LSB:G_UART_BYTE_TX_MSB' et positionne 'FLG_1_UART_TX_TO_SEND' a 1
         ;    => Le mot constitue du Bit Start + 8 Datas + 1 ou 2 Bits Stop sera emis sous
         ;       l'It 'tim1_compa_isr' au moyen de 'G_UART_CPT_DURATION_1BIT_TX' @ 26uS et
         ;       'G_UART_CPT_NBR_BITS_TX' initialise a ((1+8+1) + x) (x Bits Stop)
         ;
         ; Usage:
         ;      mov		REG_TEMP_R16, <data>
         ;      rcall   uart_tx_send
         ;
         ; Registres utilises (sauvegardes/restaures):
         ;    REG_TEMP_R16        -> Byte a emettre
         ;    REG_TEMP_R17        -> Working register
         ; ---------
          uart_tx_send:
C:000348 930f      	push		REG_TEMP_R16
C:000349 931f      	push		REG_TEMP_R17
         
         	; Construction du mot a emettre avec '1111 11sD DDDD DDDS' ([S]tart/[s]top)
         	; R17:R16 = MSB:LSB = '1111 111D DDDD DDD0'
C:00034a ef1f      	ldi		REG_TEMP_R17, 0xFF	; Preparation MSB avec les 1, 2, 3, ... Bits Stop
C:00034b 0f00      	lsl		REG_TEMP_R16			; 'DDDD DDD0':  Bit Start a 0 et C = D7
C:00034c 1f11      	rol		REG_TEMP_R17			; '1111 111D':  Propagation de la Carry et des Bits Stop
         
C:00034d 94f8      	cli		; Copie atomique
C:00034e 9300 0096 	sts		G_UART_BYTE_TX_LSB, REG_TEMP_R16
C:000350 9310 0097 	sts		G_UART_BYTE_TX_MSB, REG_TEMP_R17
C:000352 9478      	sei		; Fin: Copie atomique
         
         	;ldi		REG_TEMP_R16, ((1+8+1) + 1)	; 1 Bit START + 8 Datas + 1 Bit  STOP (11)
C:000353 e00c      	ldi		REG_TEMP_R16, ((1+8+1) + 2)	; 1 Bit START + 8 Datas + 2 Bits STOP (12)
         	;ldi		REG_TEMP_R16, ((1+8+1) + 3)	; 1 Bit START + 8 Datas + 3 Bits STOP (13)
C:000354 9300 0093 	sts		G_UART_CPT_NBR_BITS_TX, REG_TEMP_R16
         
C:000356 2700         clr		REG_TEMP_R16			; Initialisation a 0 pour faire partir l'emission immediatement
C:000357 9300 0091    sts		G_UART_CPT_DURATION_1BIT_TX, REG_TEMP_R16
         
C:000359 6072      	sbr		REG_PORTB_OUT, MSK_BIT_TXD						; TXD a l'etat haut avant lancement emission
C:00035a 6180      	sbr		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_MSK		; Positionnement donnee a emettre
         
C:00035b 911f      	pop		REG_TEMP_R17
C:00035c 910f      	pop		REG_TEMP_R16
C:00035d 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un texte termine par '\0'
         ;
         ; Usage:
         ;      ldi		REG_Z_MSB, <address MSB>
         ;      ldi		REG_Z_LSB, <address LSB>
         ;      rcall   push_text_in_fifo_tx
         ;
         ; Registres utilises
         ;    REG_Z_LSB:REG_Z_LSB -> Pointeur sur le texte en memoire programme (preserve)
         ;    REG_TEMP_R16        -> Working register (preserve)
         ; ---------
          uos_push_text_in_fifo_tx_skip:
          push_text_in_fifo_tx_skip:
C:00035e fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:00035f 9508      	ret
         
          uos_push_text_in_fifo_tx:
          push_text_in_fifo_tx:
C:000360 93ff      	push		REG_Z_MSB
C:000361 93ef      	push		REG_Z_LSB
C:000362 930f      	push		REG_TEMP_R16
         
          push_text_in_fifo_tx_loop:
C:000363 9105      	lpm		REG_TEMP_R16, Z+
C:000364 3000      	cpi		REG_TEMP_R16, CHAR_NULL		; '\0' terminal ?
C:000365 f019      	breq		push_text_in_fifo_tx_end
         
C:000366 2e30      	mov		REG_R3, REG_TEMP_R16
C:000367 df9c      	rcall		uart_fifo_tx_write
         
C:000368 cffa      	rjmp		push_text_in_fifo_tx_loop
         
          push_text_in_fifo_tx_end:
C:000369 910f      	pop		REG_TEMP_R16
C:00036a 91ef      	pop		REG_Z_LSB
C:00036b 91ff      	pop		REG_Z_MSB
C:00036c 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un char
         ;
         ; Usage:
         ;      ldi		REG_TEMP_R16, <value>
         ;      rcall   push_1_char_in_fifo_tx
         ;
         ; Registres utilises
         ;    REG_TEMP_R16 -> Working register
         ; ---------
          uos_push_1_char_in_fifo_tx_skip:
          push_1_char_in_fifo_tx_skip:
C:00036d fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:00036e 9508      	ret
         
          uos_push_1_char_in_fifo_tx:
          push_1_char_in_fifo_tx:
C:00036f 2e30      	mov		REG_R3, REG_TEMP_R16
C:000370 df93      	rcall		uart_fifo_tx_write
         
C:000371 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un texte lu de l'EEPROM et termine par '\0'
         ; => Si un 0xff est lu (EEPROM non initialisee), abandon de la lecture
         ; => Limitation a 8 caracteres lus pour eviter un bouclage ;-)
         ;
         ; Usage:
         ;      ldi		REG_TEMP_R18, 8
         ;      ldi		REG_X_MSB, <address MSB>
         ;      ldi		REG_X_LSB, <address LSB>
         ;      rcall   push_text_in_fifo_tx_from_eeprom
         ;
         ; ---------
          push_text_in_fifo_tx_from_eeprom_skip:
C:000372 fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:000373 9508      	ret
         
          push_text_in_fifo_tx_from_eeprom:
C:000374 0000      	nop
         
          push_text_in_fifo_tx_from_eeprom_loop:
C:000375 d02b      	rcall		eeprom_read_byte
         
C:000376 3f0f      	cpi		REG_TEMP_R16, 0xff
C:000377 f031      	breq		push_text_in_fifo_tx_from_eeprom_end
         
C:000378 2300      	tst		REG_TEMP_R16
C:000379 f021      	breq		push_text_in_fifo_tx_from_eeprom_end
         
C:00037a dff4      	rcall		push_1_char_in_fifo_tx
         
C:00037b 9611      	adiw		REG_X_LSB, 1
C:00037c 952a      	dec		REG_TEMP_R18
C:00037d f7b9      	brne		push_text_in_fifo_tx_from_eeprom_loop
         
          push_text_in_fifo_tx_from_eeprom_end:
C:00037e 9508      	ret
         ; ---------
         
C:00037f 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission asynchrone caractere par caractere de la FIFO/Tx
         ;
         ; Remarque: Methode a appeler en fond de tache permettant de vider et
         ;           emettre tous les caracteres de la FIFO/Tx jusqu'au dernier
         ;
         ; Usage:
         ;      rcall   fifo_tx_to_send_async
         ;
         ; Registres utilises
         ;    REG_TEMP_R16        -> Working register (non preserve)
         ; ---------
          fifo_tx_to_send_async:
         	; Caractere de la FIFO/Tx a emettre ?
C:000380 ff96      	sbrs		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_IDX
C:000381 c008      	rjmp		fifo_tx_to_send_async_rtn
         
C:000382 fd84      	sbrc		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_IDX		; Caractere emis ?
C:000383 c006      	rjmp		fifo_tx_to_send_async_rtn
         
C:000384 dfa4      	rcall		uart_fifo_tx_read					; Oui => Lecture du caractere suivant dans FIFO/Tx
C:000385 f41e      	brtc		fifo_tx_to_send_async_end		; Caractere disponible ?
         
C:000386 2d04      	mov		REG_TEMP_R16, REG_R4				; Oui => Emission de celui-ci
C:000387 dfc0      	rcall		uart_tx_send
C:000388 c001      	rjmp		fifo_tx_to_send_async_rtn		; Retour et attente que ce caractere soit emis...
         
          fifo_tx_to_send_async_end:
C:000389 7b9f      	cbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK		; Non => Arret de la demande d'emission
         
          fifo_tx_to_send_async_rtn:
C:00038a 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission synchrone caractere par caractere jusqu'a vidage de la FIFO/Tx
         ;
         ; Remarque: Methode a appeler apres un appel a 'push_1_char_in_fifo_tx'
         ;           => Emision de tous les caracteres de la FIFO/Tx jusqu'au dernier
         ;
         ; Permet un forcage emission pour eviter la saturation de la FIFO/Tx
         ; => En effet, la lecture de la FIFO/Tx et l'emission ne commence qu'au
         ;    retour en fond de tache (cf. 'rcall fifo_tx_to_send_async')
         ;
         ; Usage:
         ;      rcall   fifo_tx_to_send_sync
         ;
         ; Registres utilises
         ;    REG_TEMP_R16        -> Working register (non preserve)
         ; ---------
          uos_fifo_tx_to_send_sync:
          fifo_tx_to_send_sync:
C:00038b 0000      	nop
         
          fifo_tx_to_send_sync_retry:
C:00038c 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
C:00038d dff2      	rcall		fifo_tx_to_send_async
         
C:00038e fd84      	sbrc		REG_FLAGS_0, FLG_0_UART_TX_TO_SEND_IDX				; Caractere emis ?
C:00038f cffc      	rjmp		fifo_tx_to_send_sync_retry								; Non => Retry
         
C:000390 fd94      	sbrc		REG_FLAGS_1, FLG_1_UART_FIFO_TX_NOT_EMPTY_IDX	; FIFO/Tx vide ?
C:000391 cffa      	rjmp		fifo_tx_to_send_sync_retry								; Non => Retry
         	; Fin: Emission, attente FIFO/Tx vide et dernier caractere emis
         
          fifo_tx_to_send_sync_rtn:
C:000392 9508      	ret
         ; ---------
         
          const_for_bauds_rate:
          .db	0x01, 0x02, 0x3C, 0x01	; 19200 bauds	; TODO: Erreur de reception cote cible non systematique
C:000393 01023C01
          .db	0x03, 0x04, 0x78, 0x02	;  9600 bauds
C:000395 03047802
          .db	0x07, 0x08, 0xF0, 0x04	;  4800 bauds
C:000397 0708F004
          .db	0x0F, 0x11, 0xE0, 0x08	;  2400 bauds
C:000399 0F11E008
          .db	0x1F, 0x23, 0xC0, 0x10	;  1200 bauds
C:00039B 1F23C010
          .db	0x3E, 0x47, 0x80, 0x20	;   600 bauds
C:00039D 3E478020
          .db	0x7C, 0x8F, 0x00, 0x40	;   300 bauds
C:00039F 7C8F0040
          const_for_bauds_rate_end:
         
         ; End of file
         
          
          .include		"ATtiny85_uOS_Eeprom.asm"
         ; "$Id: ATtiny85_uOS_Eeprom.asm,v 1.5 2025/12/05 17:18:56 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Eeprom.h"
         ; "$Id: ATtiny85_uOS_Eeprom.h,v 1.2 2025/12/05 17:18:56 administrateur Exp $"
         
          #define	EEPROM_ADDR_VERSION		0
          #define	EEPROM_ADDR_TYPE			8
          #define	EEPROM_ADDR_ID				9
          #define	EEPROM_ADDR_BAUDS_IDX	10
         
         ; End of file
         
          
         
          .cseg
         ; ---------
         ; Lecture d'un byte de l'EEPROM a l'adresse 'REG_X_MSB:REG_X_LSB'
         ; => Valeur retournee dans 'REG_TEMP_R16'
         ; ---------
          eeprom_read_byte:
         	; Set address
C:0003a1 bbae      	out		EEARL, REG_X_LSB
C:0003a2 bbbf      	out		EEARH, REG_X_MSB
         
         	; Lecture a l'adresse 'REG_X_MSB:REG_X_LSB'
          eeprom_read_byte_wait:
C:0003a3 99e1      	sbic		EECR, EEPE
C:0003a4 cffe      	rjmp		eeprom_read_byte_wait
         
C:0003a5 9ae0      	sbi		EECR, EERE
C:0003a6 b30d      	in			REG_TEMP_R16, EEDR
         	; Fin: Lecture a l'adresse 'REG_X_MSB:REG_X_LSB'
         
C:0003a7 9508      	ret
         ; ---------
         
         ; ---------
         ; Ecriture d'un byte contenu dans 'REG_TEMP_R16' a l'adresse 'REG_X_MSB:REG_X_LSB' de l'EEPROM
         ; ---------
          eeprom_write_byte:
         	; Set address
C:0003a8 bbae      	out		EEARL, REG_X_LSB
C:0003a9 bbbf      	out		EEARH, REG_X_MSB
         
         	; Set data
C:0003aa bb0d      	out		EEDR, REG_TEMP_R16
         
         	; Ecriture a l'adresse 'REG_X_MSB:REG_X_LSB' d'un byte
C:0003ab 98e5      	cbi		EECR, EEPM1
C:0003ac 98e4      	cbi		EECR, EEPM0
         
         	; Sequence interruptible
C:0003ad 94f8      	cli
C:0003ae 9ae2      	sbi		EECR, EEMPE		; Start EEPROM write
C:0003af 9ae1      	sbi		EECR, EEPE
C:0003b0 9478      	sei
         	; Fin: Sequence interruptible
         	; Fin: Ecriture a l'adresse 'REG_X_MSB:REG_X_LSB' d'un byte
         
          eeprom_write_byte_wait:
C:0003b1 99e1      	sbic		EECR, EEPE
C:0003b2 cffe      	rjmp		eeprom_write_byte_wait
         
C:0003b3 9508      	ret
         ; ---------
         
         ;--------------------
         ; Lecture et impression des informations de l'EEPROM
         ;--------------------
          set_infos_from_eeprom:
         	; => Prompt "### EEPROM..."
C:0003b4 e028      	ldi		REG_TEMP_R18, 8
C:0003b5 e0f7      	ldi		REG_Z_MSB, ((text_prompt_eeprom_version << 1) / 256)
C:0003b6 eae2      	ldi		REG_Z_LSB, ((text_prompt_eeprom_version << 1) % 256)
C:0003b7 dfa8      	rcall		push_text_in_fifo_tx
         
         	; Lecture de la version de l'EEPROM definie dans l'EEPROM
C:0003b8 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_VERSION)
C:0003b9 e0a0      	ldi		REG_X_LSB, low(EEPROM_ADDR_VERSION)
C:0003ba dfb9      	rcall		push_text_in_fifo_tx_from_eeprom
C:0003bb d2d6      	rcall		print_line_feed
         
         	; => Prompt "### Type..."
C:0003bc e0f7      	ldi		REG_Z_MSB, ((text_prompt_type << 1) / 256)
C:0003bd ebe0      	ldi		REG_Z_LSB, ((text_prompt_type << 1) % 256)
C:0003be dfa1      	rcall		push_text_in_fifo_tx
         
         	; Lecture du type de la platine defini dans l'EEPROM
C:0003bf e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_TYPE);
C:0003c0 e0a8      	ldi		REG_X_LSB, low(EEPROM_ADDR_TYPE);
C:0003c1 dfdf      	rcall		eeprom_read_byte
         
C:0003c2 9300 0146 	sts		G_HEADER_TYPE_PLATINE, REG_TEMP_R16
         
C:0003c4 d2b4      	rcall		convert_and_put_fifo_tx
C:0003c5 d2cc      	rcall		print_line_feed
         
         	; => Prompt "### Id..."
C:0003c6 e0f7      	ldi		REG_Z_MSB, ((text_prompt_id << 1) / 256)
C:0003c7 ebec      	ldi		REG_Z_LSB, ((text_prompt_id << 1) % 256)
C:0003c8 df97      	rcall		push_text_in_fifo_tx
         	
         	; Lecture de l'Id de la platine defini dans l'EEPROM
C:0003c9 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_ID);
C:0003ca e0a9      	ldi		REG_X_LSB, low(EEPROM_ADDR_ID);
C:0003cb dfd5      	rcall		eeprom_read_byte
         
C:0003cc 9300 0147 	sts		G_HEADER_INDEX_PLATINE, REG_TEMP_R16
         
C:0003ce d2aa      	rcall		convert_and_put_fifo_tx
C:0003cf d2c2      	rcall		print_line_feed
         	; Fin: Preparation emission des prompts d'accueil
         
C:0003d0 9508      	ret
         ; ---------
         
          text_prompt_eeprom_version:
          .db	"### EEPROM: ", CHAR_NULL, CHAR_NULL
C:0003D1 23232320454550524F4D3A200000
         
          text_prompt_type:
          .db	"### Type: ", CHAR_NULL, CHAR_NULL
C:0003D8 23232320547970653A200000
         
          text_prompt_id:
          .db	"### Id: ", CHAR_NULL, CHAR_NULL
C:0003DE 2323232049643A200000
         
          text_eeprom_error:
          .db	"Err: EEPROM at ", CHAR_NULL
C:0003E3 4572723A20454550524F4D2061742000
         
         ; End of file
         
          
         
          #ifndef USE_MINIMALIST
          .include		"ATtiny85_uOS_Commands.asm"
         ; "$Id: ATtiny85_uOS_Commands.asm,v 1.9 2025/12/02 14:31:06 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Commands.h"
         ; "$Id: ATtiny85_uOS_Commands.h,v 1.2 2025/12/01 17:36:27 administrateur Exp $"
         
          #define	CHAR_COMMAND_REC		'<'
          #define	CHAR_COMMAND_SEND		'>'
          #define	CHAR_COMMAND_MORE		'-'
          #define	CHAR_COMMAND_PLUS		'+'
          #define	CHAR_COMMAND_UNKNOWN	'?'
         
          #define	CHAR_TYPE_COMMAND_A_MIN		'a'	; Calcul du CRC8-MAXIM du programme		: "<a"
          #define	CHAR_TYPE_COMMAND_B_MAJ		'B'	; Set the Bauds rate (300, ..., 19200) : "B0|1|2|3|4|5|6"
          #define	CHAR_TYPE_COMMAND_E_READ	'e'	; Dump de l'EEPROM                     : "<eHHHH..."
          #define	CHAR_TYPE_COMMAND_F_MIN		'f'	; Lecture de la signature et des fuses : "<f"
          #define	CHAR_TYPE_COMMAND_E_WRITE	'E'	; Ecriture d'un byte dans l'EEPROM     : "<EHHHH..."
          #define	CHAR_TYPE_COMMAND_P_READ	'p'	; Dump du Programme                    : "<pHHHH..."
          #define	CHAR_TYPE_COMMAND_S_READ	's'	; Dump de la SRAM                      : "<sHHHH..."
          #define	CHAR_TYPE_COMMAND_S_WRITE	'S'	; Ecriture d'un byte dans la SRAM      : "<SHHHH..."
          #define	CHAR_TYPE_COMMAND_X			'x'	; Execution d'un programme de test     : "<xHHHH"
         
         ; Flags propres aux tests (masques et index)
          #define	FLG_TEST_COMMAND_TYPE_MSK				MSK_BIT0
          #define	FLG_TEST_COMMAND_IN_PROGRESS_MSK		MSK_BIT1
          #define	FLG_TEST_COMMAND_MORE_MSK				MSK_BIT2
          #define	FLG_TEST_COMMAND_PLUS_MSK				MSK_BIT3
          #define	FLG_TEST_COMMAND_ERROR_MSK				MSK_BIT4
          #define	FLG_TEST_SPARE_1_MSK						MSK_BIT5
          #define	FLG_TEST_EEPROM_ERROR_MSK				MSK_BIT6
          #define	FLG_TEST_SPARE_2_MSK						MSK_BIT7
         
          #define	FLG_TEST_COMMAND_TYPE_IDX				IDX_BIT0
          #define	FLG_TEST_COMMAND_IN_PROGRESS_IDX		IDX_BIT1
          #define	FLG_TEST_COMMAND_MORE_IDX				IDX_BIT2
          #define	FLG_TEST_COMMAND_PLUS_IDX				IDX_BIT3
          #define	FLG_TEST_COMMAND_ERROR_IDX				IDX_BIT4
          #define	FLG_TEST_SPARE_1_IDX						IDX_BIT5
          #define	FLG_TEST_EEPROM_ERROR_IDX				IDX_BIT6
          #define	FLG_TEST_SPARE_2_IDX						IDX_BIT7
         
          .dseg
         ; Variables specifiques aux saisies de commandes a executer
D:0000fc    G_TEST_FLAGS:					.byte		1
D:0000fd    G_TEST_COMMAND_TYPE:			.byte		1
D:0000fe    G_TEST_VALUE_MSB:				.byte		1
D:0000ff    G_TEST_VALUE_LSB:				.byte		1
D:000100    G_TEST_VALUE_MSB_MORE:		.byte		1
D:000101    G_TEST_VALUE_LSB_MORE:		.byte		1
         
D:000102    G_TEST_VALUE_DEC_MSB:		.byte		1
D:000103    G_TEST_VALUE_DEC_LSB:		.byte		1
         
         ;G_TEST_FLAGS_2:				.byte		1
         
D:000104    G_TEST_VALUES_IDX_WRK:		.byte		1				; Index sur les valeurs de 'G_TEST_VALUES_ZONE' (travail)
D:000105    G_TEST_VALUES_IDX:			.byte		1				; Index sur les valeurs de 'G_TEST_VALUES_ZONE' (disponible)
D:000106    G_TEST_VALUES_ZONE:			.byte		(2 * 32)		; Page de 32 mots
         
         ; End of file
         
          
         
          .cseg
         
         ; ---------
         ; Interpretation d'une commande recue
         ;
         ; Usage:
         ;		 rcall	interprete_command		; Lecture de la FIFO/Rx
         ;
         ; Registres utilises (sauvegarde/restaures):
         ;    REG_TEMP_R16 -> Caractere a convertir et a ajouter apres x10
         ;    REG_TEMP_R17 -> Working register
         ;    
         ; Warning: Pas de test du 'char' passe en argument dans la plage ['0,', '1', ..., '9']
         ; Remarque: Lecture de la FIFO/Rx jusqu'au vidage
         ;
         ; Retour ajoute a 'G_TEST_VALUE_MSB:G_TEST_VALUE_LSB' par decalage et sans raz
         ; => Raz a la charge de l'interpretation de la valeur
         ; ---------
          interpret_command:
         
          interpret_command_loop:
C:0003eb 94f8      	cli
C:0003ec df00      	rcall		uart_fifo_rx_read			; Lecture atomique
C:0003ed 9478      	sei
         
C:0003ee f5be      	brtc		interpret_command_rtn	; Nouvelle donnee disponible ?
         
C:0003ef 9110 00fc 	lds		REG_TEMP_R17, G_TEST_FLAGS
         
         	; Oui. -> Caractere dans 'REG_R2'
C:0003f1 2d02      	mov		REG_TEMP_R16, REG_R2
C:0003f2 330c      	cpi		REG_TEMP_R16, CHAR_COMMAND_REC
C:0003f3 f421      	brne		interpret_command_loop_more
         
         	; Le prochain caractere sera le type de la commande
C:0003f4 6011      	sbr		REG_TEMP_R17, FLG_TEST_COMMAND_TYPE_MSK
C:0003f5 9310 00fc 	sts		G_TEST_FLAGS, REG_TEMP_R17
C:0003f7 cff3      	rjmp		interpret_command_loop
         
          interpret_command_loop_more:
C:0003f8 320d      	cpi		REG_TEMP_R16, CHAR_COMMAND_MORE
C:0003f9 f421      	brne		interpret_command_loop_more_2
         
C:0003fa 6014      	sbr		REG_TEMP_R17, FLG_TEST_COMMAND_MORE_MSK
C:0003fb 9310 00fc 	sts		G_TEST_FLAGS, REG_TEMP_R17
C:0003fd cfed      	rjmp		interpret_command_loop
         
          interpret_command_loop_more_2:
C:0003fe 320b      	cpi		REG_TEMP_R16, CHAR_COMMAND_PLUS
C:0003ff f441      	brne		interpret_command_loop_more_2A
         
         	; Effacement de 'G_TEST_VALUES_ZONE' sur le 1st 'CHAR_COMMAND_PLUS
C:000400 ff13      	sbrs		REG_TEMP_R17, FLG_TEST_COMMAND_PLUS_IDX
C:000401 d213      	rcall		raz_value_into_zone
         
         	; Ajout 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE' a 'G_TEST_VALUES_ZONE'
         	; precedent 'CHAR_COMMAND_PLUS'
C:000402 fd13      	sbrc		REG_TEMP_R17, FLG_TEST_COMMAND_PLUS_IDX
C:000403 d225      	rcall		add_value_into_zone
         
         	; Force maj 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE'
C:000404 601c      	sbr		REG_TEMP_R17, (FLG_TEST_COMMAND_MORE_MSK | FLG_TEST_COMMAND_PLUS_MSK)
C:000405 9310 00fc 	sts		G_TEST_FLAGS, REG_TEMP_R17
C:000407 cfe3      	rjmp		interpret_command_loop
         
          interpret_command_loop_more_2A:
C:000408 300a      	cpi		REG_TEMP_R16, CHAR_LF
C:000409 f429      	brne		interpret_command_loop_more_3
         
         	; Ajout 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE' a 'G_TEST_VALUES_ZONE'
C:00040a fd13      	sbrc		REG_TEMP_R17, FLG_TEST_COMMAND_PLUS_IDX
C:00040b d21d      	rcall		add_value_into_zone
         
C:00040c d033      	rcall		exec_command								; Execution de la commande
         
         	; Lancement de l'emission
C:00040d 6490      	sbr		REG_FLAGS_1, FLG_1_UART_FIFO_TX_TO_SEND_MSK
C:00040e c017      	rjmp		interpret_command_rtn
         
          interpret_command_loop_more_3:
C:00040f ff10      	sbrs		REG_TEMP_R17, FLG_TEST_COMMAND_TYPE_IDX
C:000410 c013      	rjmp		interpret_command_loop_more_4
         
C:000411 9300 00fd 	sts		G_TEST_COMMAND_TYPE, REG_TEMP_R16	; Save command type
         
         	; Raz des donnees de la commande a recevoir
C:000413 2700      	clr		REG_TEMP_R16
C:000414 9300 00fe 	sts		G_TEST_VALUE_MSB, REG_TEMP_R16
C:000416 9300 00ff 	sts		G_TEST_VALUE_LSB, REG_TEMP_R16
C:000418 9300 0100 	sts		G_TEST_VALUE_MSB_MORE, REG_TEMP_R16
C:00041a 9300 0101 	sts		G_TEST_VALUE_LSB_MORE, REG_TEMP_R16
         
C:00041c 9100 0104 	lds		REG_TEMP_R16, G_TEST_VALUES_IDX_WRK
C:00041e 9300 0105 	sts		G_TEST_VALUES_IDX, REG_TEMP_R16
         
         	; Effacement pour prendre la valeur qui suit avec eventuellement des donnees a suivre
C:000420 7f12      	cbr		REG_TEMP_R17, (FLG_TEST_COMMAND_TYPE_MSK | FLG_TEST_COMMAND_MORE_MSK | FLG_TEST_COMMAND_PLUS_MSK)
C:000421 9310 00fc 	sts		G_TEST_FLAGS, REG_TEMP_R17
C:000423 cfc7      	rjmp		interpret_command_loop
         
          interpret_command_loop_more_4:
C:000424 d1c3      	rcall		char_to_hex_incremental		; Construction de 'G_TEST_VALUE_MSB:G_TEST_VALUE_LSB'
C:000425 cfc5      	rjmp		interpret_command_loop
         
          interpret_command_rtn:
C:000426 9508      	ret
         ; ---------
         
         ; ---------
         ; - Echo de la commande avec ses parametres
         ; ---------
          uos_print_command_ok:
          print_command_ok:
         	; Echo de la commande reconnue avec uniquement l'adresse
         	; => ie. "[34>zA987-4321]"
         	;
C:000427 9110 00fc 	lds		REG_TEMP_R17, G_TEST_FLAGS
C:000429 7e1f      	cbr		REG_TEMP_R17, FLG_TEST_COMMAND_ERROR_MSK
         
C:00042a e30e      	ldi		REG_TEMP_R16, CHAR_COMMAND_SEND
C:00042b c004      	rjmp		print_command
         
          uos_print_command_ko:
          print_command_ko:
         	; Echo de la commande non reconnue avec ses parametres
         	; => ie. "34?zA987-4321" si commande non reconnue
         	;
C:00042c 9110 00fc 	lds		REG_TEMP_R17, G_TEST_FLAGS
C:00042e 6110      	sbr		REG_TEMP_R17, FLG_TEST_COMMAND_ERROR_MSK
         
C:00042f e30f      	ldi		REG_TEMP_R16, CHAR_COMMAND_UNKNOWN
         
          print_command:
C:000430 9310 00fc 	sts		G_TEST_FLAGS, REG_TEMP_R17					; Maj Flag 'FLG_TEST_COMMAND_ERROR'
         
C:000432 df3c      	rcall		push_1_char_in_fifo_tx						; '>' eor '?'
         
C:000433 9100 00fd 	lds		REG_TEMP_R16, G_TEST_COMMAND_TYPE
C:000435 df39      	rcall		push_1_char_in_fifo_tx
         
         	; 1st argument sur 16 bits de la commande
C:000436 9100 00fe 	lds		REG_TEMP_R16, G_TEST_VALUE_MSB
C:000438 d240      	rcall		convert_and_put_fifo_tx
         
C:000439 9100 00ff 	lds		REG_TEMP_R16, G_TEST_VALUE_LSB
C:00043b d23d      	rcall		convert_and_put_fifo_tx
         	; Fin: Echo de la commande avec uniquement l'adresse
         
C:00043c e0fd      	ldi		REG_Z_MSB, ((text_hexa_value_lf_end << 1) / 256)
C:00043d ede0      	ldi		REG_Z_LSB, ((text_hexa_value_lf_end << 1) % 256)
C:00043e df21      	rcall		push_text_in_fifo_tx
         
C:00043f 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande recue
         ; ---------
          exec_command:
C:000440 e50b      	ldi		REG_TEMP_R16, '['
C:000441 df2d      	rcall		push_1_char_in_fifo_tx
         
         	; Comptabilisation et print des executions
C:000442 9100 0066 	lds		REG_TEMP_R16, G_NBR_VALUE_TRACE
C:000444 9503      	inc		REG_TEMP_R16
C:000445 9300 0066 	sts		G_NBR_VALUE_TRACE, REG_TEMP_R16
         
         	; Compteur d'execution commande sur 8 bits
C:000447 9100 0066 	lds		REG_TEMP_R16, G_NBR_VALUE_TRACE
C:000449 d22f      	rcall		convert_and_put_fifo_tx
         
         	; Fin: Comptabilisation et print des executions
         
         	; Liste des commandes supportees
C:00044a 9100 00fd 	lds		REG_TEMP_R16, G_TEST_COMMAND_TYPE
         
          exec_command_test_a_min:
C:00044c 3601      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_A_MIN
C:00044d f0d1      	breq		exec_command_type_A
         
          exec_command_test_b_maj:
C:00044e 3402      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_B_MAJ
C:00044f f409      	brne		exec_command_test_f_min
C:000450 c065      	rjmp		exec_command_type_B
         
          exec_command_test_f_min:
C:000451 3606      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_F_MIN
C:000452 f409      	brne		exec_command_test_s_read
C:000453 c118      	rjmp		exec_command_type_f_min
         
          exec_command_test_s_read:
C:000454 3703      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_S_READ
C:000455 f409      	brne		exec_command_test_s_write
C:000456 c07d      	rjmp		exec_command_type_s_read
         
          exec_command_test_s_write:
C:000457 3503      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_S_WRITE
C:000458 f409      	brne		exec_command_test_e_read
C:000459 c09d      	rjmp		exec_command_type_s_write
         
          exec_command_test_e_read:
C:00045a 3605      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_E_READ
C:00045b f409      	brne		exec_command_test_e_write
C:00045c c0bc      	rjmp		exec_command_type_e_read
         
          exec_command_test_e_write:
C:00045d 3405      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_E_WRITE
C:00045e f409      	brne		exec_command_test_p
C:00045f c0db      	rjmp		exec_command_type_e_write
         
          exec_command_test_p:
C:000460 3700      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_P_READ
C:000461 f409      	brne		exec_command_test_x
C:000462 c138      	rjmp		exec_command_type_p_read
         
          exec_command_test_x:
C:000463 3708      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_X
C:000464 f409      	brne		exec_command_ko
C:000465 c154      	rjmp		exec_command_type_x
         	; Fin: Liste des commandes supportees par uOS
         
          exec_command_ko:
         	; La commande n'est pas supportee par uOS
         	; => Prolongement si module 'DS18B20' defini
         	;
          #ifdef USE_DS18B20
          #ifndef USE_MINIMALIST
C:000466 d5c7      	rcall		exec_command_ds18b20
          #endif
          #else
          #endif
         
C:000467 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'A'
         ; ---------
          exec_command_type_A:
         
C:000468 dfbe      	rcall		print_command_ok
         
C:000469 27bb      	clr		REG_X_MSB			; Calcul a partir de l'adresse 0x0000
C:00046a 27aa      	clr		REG_X_LSB
         
         	; Raz CRC8
C:00046b 2700      	clr		REG_TEMP_R16
C:00046c 9300 0068 	sts		G_CALC_CRC8, REG_TEMP_R16
         
          exec_command_A_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
         	; Remarque: Division par 2 car dump de word ;-)
C:00046e 95b6      	lsr		REG_X_MSB
C:00046f 95a7      	ror		REG_X_LSB
C:000470 d23a      	rcall		print_2_bytes_hexa
         
         	; Retablissement de 'X' qui est toujours pair ici
C:000471 0faa      	lsl		REG_X_LSB
C:000472 1fbb      	rol		REG_X_MSB
         
         	; Impression du dump ("[0x....]")
         	; => TODO: Si saut 'end_of_program' est de la forme 0xhhh0, pas de valeur apres [0x...]
C:000473 e0fd      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:000474 ecea      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:000475 deea      	rcall		push_text_in_fifo_tx
         
C:000476 e220      	ldi		REG_TEMP_R18, 32
         
          exec_command_A_loop_1:
         	; Valeur de la memoire programme indexee par 'REG_X_MSB:REG_X_LSB'
C:000477 01fd      	movw		REG_Z_LSB, REG_X_LSB
C:000478 9611      	adiw		REG_X_LSB, 1								; Preparation prochain byte
         
         	; Calcul jusqu'a l'adresse 'end_of_program' incluse
C:000479 e001      	ldi		REG_TEMP_R16, 0x01
C:00047a 230a      	and		REG_TEMP_R16, REG_X_LSB
C:00047b f059      	breq		exec_command_A_loop_1_cont_d			; Lecture par mot
         
C:00047c 93bf      	push		REG_X_MSB
C:00047d 93af      	push		REG_X_LSB
C:00047e 95b6      	lsr		REG_X_MSB
C:00047f 95a7      	ror		REG_X_LSB
         
C:000480 e002      	ldi		REG_TEMP_R16, low(end_of_program - 1)
C:000481 170a      	cp			REG_TEMP_R16, REG_X_LSB
         
C:000482 e00d      	ldi		REG_TEMP_R16, high(end_of_program - 1)
C:000483 070b      	cpc		REG_TEMP_R16, REG_X_MSB
         
C:000484 91af      	pop		REG_X_LSB
C:000485 91bf      	pop		REG_X_MSB
C:000486 f092      	brmi		exec_command_A_end
         	; Fin: Calcul jusqu'a l'adresse 'end_of_program' incluse
         
          exec_command_A_loop_1_cont_d:
C:000487 e001      	ldi		REG_TEMP_R16, 0x01
C:000488 27e0      	eor		REG_Z_LSB, REG_TEMP_R16		; Lecture MSB puis LSB
C:000489 9104      	lpm		REG_TEMP_R16, Z
C:00048a 930f      	push		REG_TEMP_R16
C:00048b d1ed      	rcall		convert_and_put_fifo_tx
         
C:00048c 910f      	pop		REG_TEMP_R16
C:00048d dc72      	rcall		calc_crc8_maxim
         
C:00048e 952a      	dec		REG_TEMP_R18
C:00048f f739      	brne		exec_command_A_loop_1
         
C:000490 e50d      	ldi		REG_TEMP_R16, ']'
C:000491 dedd      	rcall		push_1_char_in_fifo_tx
         
C:000492 93af      	push		REG_X_LSB
C:000493 91a0 0068 	lds		REG_X_LSB, G_CALC_CRC8
C:000495 d206      	rcall		print_1_byte_hexa
C:000496 d1fb      	rcall		print_line_feed
C:000497 91af      	pop		REG_X_LSB
         
C:000498 cfd5      	rjmp		exec_command_A_loop_0
         
          exec_command_A_end:
C:000499 e50d      	ldi		REG_TEMP_R16, ']'
C:00049a ded4      	rcall		push_1_char_in_fifo_tx
         
C:00049b 93af      	push		REG_X_LSB
C:00049c 91a0 0068 	lds		REG_X_LSB, G_CALC_CRC8
C:00049e d1fd      	rcall		print_1_byte_hexa
C:00049f d1f2      	rcall		print_line_feed
C:0004a0 91af      	pop		REG_X_LSB
         
         	; Impression du resultat comme "[CRC8-MAXIM [0x0000][0x06f6][0x3c]]"
C:0004a1 93ff      	push		REG_Z_MSB
C:0004a2 93ef      	push		REG_Z_LSB
C:0004a3 e0fc      	ldi		REG_Z_MSB, ((text_crc8_maxim_label << 1) / 256)
C:0004a4 e9e8      	ldi		REG_Z_LSB, ((text_crc8_maxim_label << 1) % 256)
C:0004a5 deba      	rcall		push_text_in_fifo_tx
C:0004a6 91ef      	pop		REG_Z_LSB
C:0004a7 91ff      	pop		REG_Z_MSB
         
C:0004a8 e0d0      	ldi		REG_Y_MSB, 0
C:0004a9 e0c0      	ldi		REG_Y_LSB, 0
C:0004aa d22a      	rcall		print_y_reg
         
         	; Recadrage pour une adresse "imprimable"
C:0004ab 95f6      	lsr		REG_Z_MSB
C:0004ac 95e7      	ror		REG_Z_LSB
C:0004ad 9731      	sbiw		REG_Z_LSB, 1
C:0004ae d22f      	rcall		print_z_reg
         	; Fin: Impression du resultat comme "[CRC8-MAXIM [0x0000][0x06f6][0x3c]]"
         
C:0004af 93af      	push		REG_X_LSB
C:0004b0 91a0 0068 	lds		REG_X_LSB, G_CALC_CRC8
C:0004b2 d1e9      	rcall		print_1_byte_hexa
C:0004b3 d1de      	rcall		print_line_feed
C:0004b4 91af      	pop		REG_X_LSB
         
          exec_command_A_rtn:
          #if 0
          #endif
         
C:0004b5 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'B'
         ;
         ; Reprogrammation du Baud Rate
         ; - "<B0": 19200 bauds
         ; - "<B1":  9600 bauds
         ; - "<B2":  4800 bauds
         ; - "<B3":  2400 bauds
         ; - "<B4":  1200 bauds
         ; - "<B5":   600 bauds
         ; - "<B6":   300 bauds
         ; ---------
          exec_command_type_B:
         	; Recuperation de l'index
C:0004b6 27bb      	clr		REG_X_MSB
C:0004b7 91a0 00ff 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
         	; Multiplication par 4 pour acceder a chaque quadruplet de la table 'const_for_bauds_rate'
         	; => Pas de report dans 'REG_X_MSB' car 6 resultats dans la plage [0, 4, 8, 12, 16, 20 et 24]]
C:0004b9 0faa      	lsl		REG_X_LSB
C:0004ba 0faa      	lsl		REG_X_LSB
         
C:0004bb e0f7      	ldi		REG_Z_MSB, high(const_for_bauds_rate << 1)
C:0004bc e2e6      	ldi		REG_Z_LSB, low(const_for_bauds_rate << 1)
C:0004bd 0fea      	add		REG_Z_LSB, REG_X_LSB	
C:0004be 1ffb      	adc		REG_Z_MSB, REG_X_MSB	
         
         	; Adresse du dernier quadruplet cadree sur un mot
C:0004bf e31e      	ldi		REG_TEMP_R17, low((const_for_bauds_rate_end - 1 - 1) << 1)
C:0004c0 171e      	cp			REG_TEMP_R17, REG_Z_LSB
C:0004c1 e017      	ldi		REG_TEMP_R17, high((const_for_bauds_rate_end - 1 - 1) << 1)
C:0004c2 071f      	cpc		REG_TEMP_R17, REG_Z_MSB
C:0004c3 f072      	brmi		exec_command_type_B_ko		; Z <= 'Adresse du dernier quadruplet' ?
         
          exec_command_type_B_ok:			; -> Yes (adresse de copie dans la plage ;-)
C:0004c4 e0b0      	ldi		REG_X_MSB, high(G_BAUDS_VALUE)
C:0004c5 e8aa      	ldi		REG_X_LSB, low(G_BAUDS_VALUE)
         
         	; Recopie atomique...
C:0004c6 94f8      	cli
C:0004c7 9105      	lpm		REG_TEMP_R16, Z+
C:0004c8 930d      	st			X+, REG_TEMP_R16
C:0004c9 9105      	lpm		REG_TEMP_R16, Z+
C:0004ca 930d      	st			X+, REG_TEMP_R16
C:0004cb 9105      	lpm		REG_TEMP_R16, Z+
C:0004cc 930d      	st			X+, REG_TEMP_R16
C:0004cd 9105      	lpm		REG_TEMP_R16, Z+
C:0004ce 930d      	st			X+, REG_TEMP_R16
C:0004cf 9478      	sei
         
C:0004d0 df56      	rcall		print_command_ok			; Commande executee
C:0004d1 9508      	ret
         
          exec_command_type_B_ko:					; -> No (adresse de copie hors de la plage ;-)
C:0004d2 df59      	rcall		print_command_ko			; Commande non executee (index trop grand)
C:0004d3 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 's'
         ; => Dump de la SRAM: "<sAAAA-BBBB" avec:
         ;    - 0xAAAA: l'adresse du 1st byte a lire (si 0xAAAA == 0x0000 => Debut en SRAM_START
         ;    - 0xBBBB: le nombre de blocs de 16 bytes
         ;    - La lecture et l'emission sont effectuees 8 bytes par 8 bytes
         ;      avec une limitation des adresses dans la plage [SRAM_START, ..., RAMEND]
         ;
         ; Reponse: "[NN>sAAAA-BBBB]"
         ;          "[0xAAAA] [0xd0d1d2d3d4d5d6d7...]" (0xAAAA actualise @ adresse en cours)
         ; ---------
          exec_command_type_s_read:
C:0004d4 df52      	rcall		print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse du 1st byte a lire
C:0004d5 91b0 00fe 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:0004d7 91a0 00ff 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
C:0004d9 23bb      	tst		REG_X_MSB
C:0004da f431      	brne		exec_command_type_s_read_cont_d
C:0004db 23aa      	tst		REG_X_LSB
C:0004dc f421      	brne		exec_command_type_s_read_cont_d
         
C:0004dd e0b0      	ldi		REG_X_MSB, (SRAM_START / 256)
C:0004de e6a0      	ldi		REG_X_LSB, (SRAM_START % 256)
         
         	; Dump de toute la SRAM
         	; TODO: Calcul @ 'SRAM_START' et 'RAMEND'
C:0004df e210      	ldi		REG_TEMP_R17, 32
C:0004e0 c001      	rjmp		exec_command_type_s_read_loop_0
         
          exec_command_type_s_read_cont_d:
         	; Dump sur 8 x 16 bytes
         	; TODO: Get 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE'
C:0004e1 e018      	ldi		REG_TEMP_R17, 8
         
          exec_command_type_s_read_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
C:0004e2 d1c8      	rcall		print_2_bytes_hexa
         
         	; Impression du dump ("[0x....]")
C:0004e3 e0fd      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:0004e4 ecea      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:0004e5 de7a      	rcall		push_text_in_fifo_tx
         
C:0004e6 e120      	ldi		REG_TEMP_R18, 16
         
          exec_command_type_s_read_loop_1:
         	; Valeur de la SRAM indexee par 'REG_X_MSB:REG_X_LSB'
C:0004e7 910d      	ld			REG_TEMP_R16, X+
C:0004e8 d190      	rcall		convert_and_put_fifo_tx
         
         	; Test limite 'RAMEND'
         	; => On suppose qu'au depart 'X <= RAMEND'
C:0004e9 30b2      	cpi		REG_X_MSB, ((RAMEND + 1) / 256)
C:0004ea f421      	brne		exec_command_type_s_read_more2
C:0004eb 36a0      	cpi		REG_X_LSB, ((RAMEND + 1) % 256)
C:0004ec f411      	brne		exec_command_type_s_read_more2
         
         	; Astuce pour gagner du code de presentation ;-)
C:0004ed e021      	ldi		REG_TEMP_R18, 1
C:0004ee e011      	ldi		REG_TEMP_R17, 1
         
          exec_command_type_s_read_more2:
C:0004ef 952a      	dec		REG_TEMP_R18
C:0004f0 f7b1      	brne		exec_command_type_s_read_loop_1
         
C:0004f1 e0fd      	ldi		REG_Z_MSB, ((text_hexa_value_lf_end << 1) / 256)
C:0004f2 ede0      	ldi		REG_Z_LSB, ((text_hexa_value_lf_end << 1) % 256)
C:0004f3 de6c      	rcall		push_text_in_fifo_tx
         
C:0004f4 951a      	dec		REG_TEMP_R17
C:0004f5 f761      	brne		exec_command_type_s_read_loop_0
         
C:0004f6 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'S'
         ; => Ecriture de plusieurs bytes dans la SRAM: "<SAAAA+BB+CC+DD..." avec:
         ;    - 0xAAAA: l'adresse du 1st byte a ecrire
         ;    - 0xBB:   la valeur 1st du byte a ecrire
         ;    - 0xCC:   la valeur 2nd du byte a ecrire
         ;    ...
         ;
         ; Reponse: "[NN>SAAAA]"
         ; ---------
          exec_command_type_s_write:
C:0004f7 df2f      	rcall		print_command_ok			; Commande reconnue
         
         	; Prise du nombre de mots passes en arguments
C:0004f8 91a0 0104 	lds		REG_X_LSB, G_TEST_VALUES_IDX_WRK
C:0004fa 95a6      	lsr		REG_X_LSB									; REG_X_LSB /= 2 pour nbr de bytes a ecrire
         
C:0004fb 2f2a      	mov		REG_TEMP_R18, REG_X_LSB
         	; Fin: Prise du nombre de mots passes en arguments
         
         	; Recuperation de l'adresse du 1st byte a ecrire
C:0004fc 91b0 00fe 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:0004fe 91a0 00ff 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
         	; Test de 'REG_X_MSB:REG_X_LSB' dans la plage [SRAM_START, ..., 'G_SRAM_END_OF_USE'[
         	; => Adresse 'G_SRAM_END_OF_USE' exclue de la plage ;-)
C:000500 e600      	ldi		REG_TEMP_R16, low(SRAM_START)
C:000501 17a0      	cp			REG_X_LSB, REG_TEMP_R16
C:000502 e000      	ldi		REG_TEMP_R16, high(SRAM_START)
C:000503 07b0      	cpc		REG_X_MSB, REG_TEMP_R16
C:000504 f090      	brlo		exec_command_type_s_write_out_of_range		; Saut si X <= 'Adresse du 1er byte de la SRAM'
         
C:000505 ed01      	ldi		REG_TEMP_R16, low(G_SRAM_END_OF_USE)
C:000506 17a0      	cp			REG_X_LSB, REG_TEMP_R16
C:000507 e001      	ldi		REG_TEMP_R16, high(G_SRAM_END_OF_USE)
C:000508 07b0      	cpc		REG_X_MSB, REG_TEMP_R16
C:000509 f468      	brsh		exec_command_type_s_write_out_of_range		; Saut si X > 'Adresse du dernier byte utilise de la SRAM'
         
C:00050a df1c      	rcall		print_command_ok			; Commande reconnue
         
         	; Lecture des 'REG_TEMP_R18' mots de la SRAM dont seule la partie LSB sera ecrite
C:00050b 2f12      	mov		REG_TEMP_R17, REG_TEMP_R18
C:00050c e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE)
C:00050d e0c6      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE)
         
          exec_command_type_s_write_loop:
C:00050e 94f8      	cli
         
C:00050f 8108      	ld			REG_TEMP_R16, Y
C:000510 930c      	st			X, REG_TEMP_R16
         
C:000511 9611      	adiw		REG_X_LSB, 1			; Adresse SRAM suivante
C:000512 9622      	adiw		REG_Y_LSB, 2			; Saut au prochain mot
C:000513 951a      	dec		REG_TEMP_R17
C:000514 f7c9      	brne		exec_command_type_s_write_loop
         
C:000515 9478      	sei
         
C:000516 c001      	rjmp		exec_command_type_s_write_end
         
          exec_command_type_s_write_out_of_range:
C:000517 df14      	rcall		print_command_ko			; Commande non executee
         
          exec_command_type_s_write_end:
C:000518 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'e'
         ; => Dump de l'EEPROM: "<eAAAA-BBBB" avec:
         ;    - 0xAAAA: l'adresse du 1st byte a lire (si 0xAAAA == 0x0000 => Debut a l'adresse 0 de l'EEPROM
         ;    - 0xBBBB: le nombre de blocs de 16 bytes
         ;    - La lecture et l'emission sont effectuees 8 bytes par 8 bytes
         ;      avec une limitation des adresses dans la plage [0, ..., EEPROMEND]
         ;
         ; Reponse: "[NN>eAAAA]"
         ;          "[0xAAAA] [0xd0d1d2d3d4d5d6d7...]" (0xAAAA actualise @ adresse en cours)
         ; ---------
          exec_command_type_e_read:
C:000519 df0d      	rcall		print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse du 1st byte a lire
C:00051a 91b0 00fe 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:00051c 91a0 00ff 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
C:00051e 23bb      	tst		REG_X_MSB
C:00051f f421      	brne		exec_command_type_e_read_cont_d
C:000520 23aa      	tst		REG_X_LSB
C:000521 f411      	brne		exec_command_type_e_read_cont_d
         
         	; Dump de toute l'EEPROM
         	; TODO: Calcul @ 'EEPROMEND'
C:000522 e210      	ldi		REG_TEMP_R17, 32
C:000523 c001      	rjmp		exec_command_type_e_read_loop_0
         
          exec_command_type_e_read_cont_d:
         	; Dump sur 8 x 16 bytes
         	; TODO: Get 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE'
C:000524 e018      	ldi		REG_TEMP_R17, 8
         
          exec_command_type_e_read_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
C:000525 d185      	rcall		print_2_bytes_hexa
         
         	; Impression du dump ("[0x....]")
C:000526 e0fd      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:000527 ecea      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:000528 de37      	rcall		push_text_in_fifo_tx
         
C:000529 e120      	ldi		REG_TEMP_R18, 16
         
          exec_command_type_e_read_loop_1:
         	; Valeur de l'EEPROM indexee par 'REG_X_MSB:REG_X_LSB'
C:00052a de76      	rcall		eeprom_read_byte
C:00052b d14d      	rcall		convert_and_put_fifo_tx
         
C:00052c 9611      	adiw		REG_X_LSB, 1
         
         	; Test limite 'EEPROMEND'
         	; => On suppose qu'au depart 'X <= EEPROMEND'
C:00052d 30b2      	cpi		REG_X_MSB, ((EEPROMEND + 1) / 256)
C:00052e f421      	brne		exec_command_type_e_read_more2
C:00052f 30a0      	cpi		REG_X_LSB, ((EEPROMEND + 1) % 256)
C:000530 f411      	brne		exec_command_type_e_read_more2
         
         	; Astuce pour gagner du code de presentation ;-)
C:000531 e021      	ldi		REG_TEMP_R18, 1
C:000532 e011      	ldi		REG_TEMP_R17, 1
         
          exec_command_type_e_read_more2:
C:000533 952a      	dec		REG_TEMP_R18
C:000534 f7a9      	brne		exec_command_type_e_read_loop_1
         
C:000535 e0fd      	ldi		REG_Z_MSB, ((text_hexa_value_lf_end << 1) / 256)
C:000536 ede0      	ldi		REG_Z_LSB, ((text_hexa_value_lf_end << 1) % 256)
C:000537 de28      	rcall		push_text_in_fifo_tx
         
C:000538 951a      	dec		REG_TEMP_R17
C:000539 f759      	brne		exec_command_type_e_read_loop_0
         
C:00053a 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'E'
         ; => Ecriture d'une suite de N bytes dans l'EEPROM (N dans [1, 2, ...])
         ;    - 0xAAAA:    l'adresse du byte a ecrire dans l'EEPROM
         ;
         ; Reponse: "[NN>EAAAA]" (Adresse du byte a ecrire)
         ; ---------
          exec_command_type_e_write:
         	; Prise du nombre de mots passes en arguments
C:00053b 91a0 0104 	lds		REG_X_LSB, G_TEST_VALUES_IDX_WRK
C:00053d 95a6      	lsr		REG_X_LSB									; REG_X_LSB /= 2 pour nbr de bytes a ecrire
         
C:00053e 2f2a      	mov		REG_TEMP_R18, REG_X_LSB
         	; Fin: Prise du nombre de mots passes en arguments
         
         	; Recuperation de l'adresse du 1st byte a ecrire
C:00053f 91b0 00fe 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:000541 91a0 00ff 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
         	; Test de 'REG_X_MSB:REG_X_LSB' dans la plage [0, ..., EEPROMEND] @ 'REG_TEMP_R18'
C:000543 e001      	ldi		REG_TEMP_R16, low(EEPROMEND + 2)
C:000544 e012      	ldi		REG_TEMP_R17, high(EEPROMEND + 2)
C:000545 1b02      	sub		REG_TEMP_R16, REG_TEMP_R18
C:000546 4010      	sbci		REG_TEMP_R17, 0					; Soustraction 16 bits (report de la Carry)
         
C:000547 17a0      	cp			REG_X_LSB, REG_TEMP_R16		
C:000548 07b1      	cpc		REG_X_MSB, REG_TEMP_R17		
C:000549 f502      	brpl		exec_command_type_e_write_out_of_range
         	; Fin: Test de 'REG_X_MSB:REG_X_LSB' dans la plage [0, ..., EEPROMEND] @ 'REG_TEMP_R18'
         
C:00054a dedc      	rcall		print_command_ok			; Commande reconnue
         
         	; Lecture des 'REG_TEMP_R18' mots de la SRAM dont seule la partie LSB sera ecrite
C:00054b 2f12      	mov		REG_TEMP_R17, REG_TEMP_R18
C:00054c e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE)
C:00054d e0c6      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE)
         
         	; Clear error
C:00054e 9100 00fc 	lds		REG_TEMP_R16, G_TEST_FLAGS
C:000550 7b0f      	cbr		REG_TEMP_R16, FLG_TEST_EEPROM_ERROR_MSK
C:000551 9300 00fc 	sts		G_TEST_FLAGS, REG_TEMP_R16
         
          exec_command_type_e_write_loop:
C:000553 8108      	ld			REG_TEMP_R16, Y
C:000554 de53      	rcall		eeprom_write_byte
         
         	; Verification de l'ecriture
C:000555 2f20      	mov		REG_TEMP_R18, REG_TEMP_R16		; Save data writed
C:000556 2700      	clr		REG_TEMP_R16						; Raz before read eeprom @ 'X'
C:000557 de49      	rcall		eeprom_read_byte	
         
C:000558 1302      	cpse		REG_TEMP_R16, REG_TEMP_R18
C:000559 c005      	rjmp		exec_command_type_e_write_ko
         	; Fin: Verification de l'ecriture
         
C:00055a 9611      	adiw		REG_X_LSB, 1			; Adresse EEPROM suivante
C:00055b 9622      	adiw		REG_Y_LSB, 2			; Saut au prochain mot
C:00055c 951a      	dec		REG_TEMP_R17
C:00055d f7a9      	brne		exec_command_type_e_write_loop
         
C:00055e c00c      	rjmp		exec_command_type_e_write_end
         
          exec_command_type_e_write_ko:
C:00055f e0f7      	ldi      REG_Z_MSB, ((text_eeprom_error << 1) / 256)
C:000560 ece6      	ldi      REG_Z_LSB, ((text_eeprom_error << 1) % 256)
C:000561 ddfe      	rcall    push_text_in_fifo_tx
C:000562 d148      	rcall		print_2_bytes_hexa
C:000563 d12e      	rcall    print_line_feed
         
C:000564 9100 00fc 	lds		REG_TEMP_R16, G_TEST_FLAGS
C:000566 6400      	sbr		REG_TEMP_R16, FLG_TEST_EEPROM_ERROR_MSK
C:000567 9300 00fc 	sts		G_TEST_FLAGS, REG_TEMP_R16
C:000569 c001      	rjmp		exec_command_type_e_write_end
         
          exec_command_type_e_write_out_of_range:
C:00056a dec1      	rcall		print_command_ko			; Commande non executee
         
          exec_command_type_e_write_end:
C:00056b 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'f'
         ; => Lecture des fuses
         ; ---------
          exec_command_type_f_min:
C:00056c deba      	rcall		print_command_ok			; Commande reconnue
         
         ; Definition du bit 'RSIG' car non attribue dans 'tn85def.inc'
          .equ	RSIG = 5		; Read Device Signature Imprint Table
         
         	; Signature...
C:00056d e201      	ldi		REG_TEMP_R16, (1 << RSIG) | (1 << SPMEN)
C:00056e bf07      	out		SPMCSR, REG_TEMP_R16
         
C:00056f e0f0      	ldi		REG_Z_MSB, 0x00
C:000570 e0e0      	ldi		REG_Z_LSB, 0x00
C:000571 91a4      	lpm		REG_X_LSB, Z
C:000572 d129      	rcall		print_1_byte_hexa
         
C:000573 e201      	ldi		REG_TEMP_R16, (1 << RSIG) | (1 << SPMEN)
C:000574 bf07      	out		SPMCSR, REG_TEMP_R16
         
C:000575 e0f0      	ldi		REG_Z_MSB, 0x00
C:000576 e0e2      	ldi		REG_Z_LSB, 0x02
C:000577 91a4      	lpm		REG_X_LSB, Z
C:000578 d123      	rcall		print_1_byte_hexa
         
C:000579 e201      	ldi		REG_TEMP_R16, (1 << RSIG) | (1 << SPMEN)
C:00057a bf07      	out		SPMCSR, REG_TEMP_R16
         
C:00057b e0f0      	ldi		REG_Z_MSB, 0x00
C:00057c e0e4      	ldi		REG_Z_LSB, 0x04
C:00057d 91a4      	lpm		REG_X_LSB, Z
C:00057e d11d      	rcall		print_1_byte_hexa
         
C:00057f d112      	rcall		print_line_feed
         	; Fin: Signature...
         
         	; Read Fuse Low Byte
C:000580 e009      	ldi		REG_TEMP_R16, (1 << RFLB) | (1 << SELFPRGEN)
C:000581 bf07      	out		SPMCSR, REG_TEMP_R16
         
C:000582 e0f0      	ldi		REG_Z_MSB, 0x00
C:000583 e0e0      	ldi		REG_Z_LSB, 0x00
C:000584 91a4      	lpm		REG_X_LSB, Z
C:000585 d116      	rcall		print_1_byte_hexa
         
         	; Read Lock bits
C:000586 e009      	ldi		REG_TEMP_R16, (1 << RFLB) | (1 << SELFPRGEN)
C:000587 bf07      	out		SPMCSR, REG_TEMP_R16
         
C:000588 e0f0      	ldi		REG_Z_MSB, 0x00
C:000589 e0e1      	ldi		REG_Z_LSB, 0x01
C:00058a 91a4      	lpm		REG_X_LSB, Z
C:00058b d110      	rcall		print_1_byte_hexa
         
         	; Read Read Fuse Extended Byte
C:00058c e009      	ldi		REG_TEMP_R16, (1 << RFLB) | (1 << SELFPRGEN)
C:00058d bf07      	out		SPMCSR, REG_TEMP_R16
         
C:00058e e0f0      	ldi		REG_Z_MSB, 0x00
C:00058f e0e2      	ldi		REG_Z_LSB, 0x02
C:000590 91a4      	lpm		REG_X_LSB, Z
C:000591 d10a      	rcall		print_1_byte_hexa
         
         	; Read Fuse High Byte
C:000592 e009      	ldi		REG_TEMP_R16, (1 << RFLB) | (1 << SELFPRGEN)
C:000593 bf07      	out		SPMCSR, REG_TEMP_R16
         
C:000594 e0f0      	ldi		REG_Z_MSB, 0x00
C:000595 e0e3      	ldi		REG_Z_LSB, 0x03
C:000596 91a4      	lpm		REG_X_LSB, Z
C:000597 d104      	rcall		print_1_byte_hexa
         
C:000598 d0f9      	rcall		print_line_feed
         
C:000599 9468      	set													; Commande reconnue
C:00059a 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'p'
         ; => Dump de la memoire programme: "<pAAAA-BBBB" avec:
         ;    - 0xAAAA: l'adresse du 1st word a lire
         ;    - 0xBBBB: le nombre de blocs de 16 bytes
         ;    - La lecture et l'emission sont effectuees 8 bytes par 8 bytes
         ;
         ; Reponse: "[NN>pAAAA-BBBB]"
         ;          "[0xAAAA] [0xd0d1d2d3d4d5d6d7...]" (0xAAAA actualise @ adresse en cours)
         ; ---------
          exec_command_type_p_read:
C:00059b de8b      	rcall		print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse du 1st byte a lire
C:00059c 91b0 00fe 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:00059e 91a0 00ff 	lds		REG_X_LSB, G_TEST_VALUE_LSB
         
         	; Adresse sur des mots
C:0005a0 0faa      	lsl		REG_X_LSB
C:0005a1 1fbb      	rol		REG_X_MSB
         
C:0005a2 e018      	ldi		REG_TEMP_R17, 8
         
          exec_command_type_p_read_loop_0:
         	; Impression de 'X' ("[0xHHHH] ")
         	; Remarque: Division par 2 car dump de word ;-)
C:0005a3 93bf      	push		REG_X_MSB
C:0005a4 93af      	push		REG_X_LSB
         
C:0005a5 95b6      	lsr		REG_X_MSB
C:0005a6 95a7      	ror		REG_X_LSB
C:0005a7 d103      	rcall		print_2_bytes_hexa
         
C:0005a8 91af      	pop		REG_X_LSB
C:0005a9 91bf      	pop		REG_X_MSB
         
         	; Impression du dump ("[0x....]")
C:0005aa e0fd      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:0005ab ecea      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:0005ac ddb3      	rcall		push_text_in_fifo_tx
         
C:0005ad e120      	ldi		REG_TEMP_R18, 16
         
          exec_command_type_p_read_loop_1:
         	; Valeur de la memoire programme indexee par 'REG_X_MSB:REG_X_LSB'
C:0005ae 01fd      	movw		REG_Z_LSB, REG_X_LSB
C:0005af 9611      	adiw		REG_X_LSB, 1						; Preparation prochain byte
         
C:0005b0 9104      	lpm		REG_TEMP_R16, Z
C:0005b1 d0c7      	rcall		convert_and_put_fifo_tx
         
C:0005b2 952a      	dec		REG_TEMP_R18
C:0005b3 f7d1      	brne		exec_command_type_p_read_loop_1
         
C:0005b4 e0fd      	ldi		REG_Z_MSB, ((text_hexa_value_lf_end << 1) / 256)
C:0005b5 ede0      	ldi		REG_Z_LSB, ((text_hexa_value_lf_end << 1) % 256)
C:0005b6 dda9      	rcall		push_text_in_fifo_tx
         
C:0005b7 951a      	dec		REG_TEMP_R17
C:0005b8 f751      	brne		exec_command_type_p_read_loop_0
         
C:0005b9 9508      	ret
         ; ---------
         
         ; ---------
         ; Execution de la commande 'x'
         ; => Execution d'une methode
         ; ---------
          exec_command_type_x:
C:0005ba de6c      	rcall		print_command_ok			; Commande reconnue
         
         	; Recuperation de l'adresse d'execution
C:0005bb 91f0 00fe 	lds		REG_Z_MSB, G_TEST_VALUE_MSB
C:0005bd 91e0 00ff 	lds		REG_Z_LSB, G_TEST_VALUE_LSB
         
         	; Si execution du 'Reset' (adresse 0x0000)
         	; => Reinitialisation de 'SPH:SPL' a 'RAMEND'
C:0005bf 23ff      	tst		REG_Z_MSB
C:0005c0 f431      	brne		exec_command_type_x_more
         
C:0005c1 23ee      	tst		REG_Z_LSB
C:0005c2 f421      	brne		exec_command_type_x_more
         
C:0005c3 e002      	ldi		REG_TEMP_R16, high(RAMEND)
C:0005c4 bf0e      	out		SPH, REG_TEMP_R16
         
C:0005c5 e50f      	ldi		REG_TEMP_R16, low(RAMEND)
C:0005c6 bf0d      	out		SPL, REG_TEMP_R16
         	; Fin: Si execution du 'Reset' (adresse 0x0000)
         
         	; Saut a un programme dont l'adresse est passe en argument
         	; avec d'eventuels parametres apres 'CHAR_COMMAND_PLUS'
         	; => Remarque: Le 'ret' en fin de programme fera retourner apres
         	;              l'instruction 'rcall exec_command'
          exec_command_type_x_more:
C:0005c7 9409      	ijmp
         ; ---------
         
         ; ---------
         ; Conversion ASCII -> Decimal-16 bits
         ;
         ; Usage:
         ;		 rcall	char_to_dec_incremental		; 'REG_TEMP_R16' in ['0,', '1', ..., '9', 'A', ..., 'F'
         ;
         ; Registres utilises (sauvegarde/restaures):
         ;    REG_TEMP_R16 -> Caractere a convertir et a ajouter apres x10
         ;    REG_TEMP_R17 -> Working register
         ;    
         ; Warning: Pas de test du 'char' passe en argument dans la plage ['0,', '1', ..., '9']
         ;
         ; Retour ajoute a 'G_TEST_VALUE_DEC_MSB:G_TEST_VALUE_DEC_LSB' par decalage et sans raz
         ; => Raz a la charge de l'interpretation de la valeur
         ; ---------
          char_to_dec_incremental:
C:0005c8 93bf      	push		REG_X_MSB
C:0005c9 93af      	push		REG_X_LSB
C:0005ca 93df      	push		REG_Y_MSB
C:0005cb 93cf      	push		REG_Y_LSB
C:0005cc 930f      	push		REG_TEMP_R16
C:0005cd 931f      	push		REG_TEMP_R17
         
C:0005ce 91a0 0103 	lds		REG_X_LSB, G_TEST_VALUE_DEC_LSB	; Reprise valeur -> X
C:0005d0 91b0 0102 	lds		REG_X_MSB, G_TEST_VALUE_DEC_MSB
         
         	; Multiplication par 10 = 2 x 5
C:0005d2 0faa      	lsl		REG_X_LSB
C:0005d3 1fbb      	rol		REG_X_MSB							; X = 2X
C:0005d4 01ed      	movw		REG_Y_LSB, REG_X_LSB				; Y = 2X
         
         	; REG_TEMP_R17 = 4: 1st pass: X = 2X + 2X = 4X
         	; REG_TEMP_R17 = 3: 2nd pass: X = 4X + 2X = 6X
         	; REG_TEMP_R17 = 2: 3rd pass: X = 6X + 2X = 8X
         	; REG_TEMP_R17 = 1: 4th pass: X = 8X + 2X = 10X => Fin
         
C:0005d5 e014      	ldi		REG_TEMP_R17, 4
         
          char_to_dec_incremental_loop:
C:0005d6 0fac      	add		REG_X_LSB, REG_Y_LSB				; X += 2X
C:0005d7 1fbd      	adc		REG_X_MSB, REG_Y_MSB
C:0005d8 951a      	dec		REG_TEMP_R17
C:0005d9 f7e1      	brne		char_to_dec_incremental_loop
         
         	; Conversion et addition
C:0005da 5300      	subi		REG_TEMP_R16, '0'
C:0005db 0fa0      	add		REG_X_LSB, REG_TEMP_R16			; X += REG_TEMP_R16
C:0005dc 1fb1      	adc		REG_X_MSB, REG_TEMP_R17			; X += 0 + C
         
C:0005dd 93a0 0103 	sts		G_TEST_VALUE_DEC_LSB, REG_X_LSB
C:0005df 93b0 0102 	sts		G_TEST_VALUE_DEC_MSB, REG_X_MSB
         
C:0005e1 911f      	pop		REG_TEMP_R17
C:0005e2 910f      	pop		REG_TEMP_R16
C:0005e3 91cf      	pop		REG_Y_LSB
C:0005e4 91df      	pop		REG_Y_MSB
C:0005e5 91af      	pop		REG_X_LSB
C:0005e6 91bf      	pop		REG_X_MSB
C:0005e7 9508      	ret
         ; ---------
         
         ; ---------
         ; Conversion ASCII -> Hexa-16 bits
         ;
         ; Usage:
         ;		 rcall	char_to_hex_incremental	; 'REG_R2' in ['0,', '1', ..., '9', 'A', ..., 'F'
         ;
         ; Registres utilises (sauvegarde/restaures):
         ;    REG_TEMP_R16 -> Caractere a convertir et a ajouter apres x16
         ;    REG_TEMP_R17 -> Working register
         ;    
         ; Warning: Pas de test du 'char' passe en argument dans la plage ['0,', '1', ..., '9', 'A', ..., 'F']
         ;
         ; Retour ajoute a 'G_TEST_VALUE_MSB:G_TEST_VALUE_LSB'
         ; ---------
          char_to_hex_incremental:
C:0005e8 930f      	push		REG_TEMP_R16
C:0005e9 931f      	push		REG_TEMP_R17
         
         	; Discrimination...
C:0005ea 9100 00fc 	lds		REG_TEMP_R16, G_TEST_FLAGS
C:0005ec fd02      	sbrc		REG_TEMP_R16, FLG_TEST_COMMAND_MORE_IDX
C:0005ed c005      	rjmp		char_to_hex_incremental_more
         
C:0005ee 91a0 00ff 	lds		REG_X_LSB, G_TEST_VALUE_LSB			; Reprise valeur -> X
C:0005f0 91b0 00fe 	lds		REG_X_MSB, G_TEST_VALUE_MSB
C:0005f2 c004      	rjmp		char_to_hex_incremental_cont_d
         
          char_to_hex_incremental_more:
C:0005f3 91a0 0101 	lds		REG_X_LSB, G_TEST_VALUE_LSB_MORE		; Reprise valeur -> X
C:0005f5 91b0 0100 	lds		REG_X_MSB, G_TEST_VALUE_MSB_MORE
         	; Fin: Discrimination...
         
          char_to_hex_incremental_cont_d:
C:0005f7 2d02      	mov		REG_TEMP_R16, REG_R2				; Recuperation valeur a concatener
         
         	; REG_TEMP_R17 = 4: 1st pass: X = 2X
         	; REG_TEMP_R17 = 3: 2nd pass: X = 4X
         	; REG_TEMP_R17 = 2: 3rd pass: X = 8X
         	; REG_TEMP_R17 = 1: 4th pass: X = 16X => Fin
         
C:0005f8 e014      	ldi		REG_TEMP_R17, 4
         
          char_to_hex_incremental_loop:
C:0005f9 0faa      	lsl		REG_X_LSB				; X *= 2
C:0005fa 1fbb      	rol		REG_X_MSB
C:0005fb 951a      	dec		REG_TEMP_R17
C:0005fc f7e1      	brne		char_to_hex_incremental_loop
         
         	; Conversion ['0', ... , '9'] = [0x30, ... , 0x39] -> [0x0, ..., 0x9]
         	;            ['A', ... , 'F'] = [0x41, ... , 0x46] -> [0xa, ..., 0xf]
         	;            ['a', ... , 'f'] = [0x61, ... , 0x66] -> [0xa, ..., 0xf]
         	;
C:0005fd fd06      	sbrc		REG_TEMP_R16, IDX_BIT6			; ['0', ... , '9'] ?
C:0005fe c002      	rjmp		char_to_hex_incremental_a_f	; Non
         
          char_to_hex_incremental_0_9:					; Oui
C:0005ff 5300      	subi		REG_TEMP_R16, '0'
C:000600 c002      	rjmp		char_to_hex_incremental_add
         
          char_to_hex_incremental_a_f:
C:000601 7d0f      	cbr		REG_TEMP_R16, MSK_BIT5			; Lowercase -> Uppercase ('a' (0x61) -> 'A' (0x41))
C:000602 5307      	subi		REG_TEMP_R16, ('A' - 0xa)		; 'A' -> 0xa, ..., 'F' -> 0xf
         
          char_to_hex_incremental_add:
C:000603 700f      	andi		REG_TEMP_R16, 0x0f				; Filtre Bits<3,0> (precaution ;-)
C:000604 2ba0      	or			REG_X_LSB, REG_TEMP_R16			; X |= REG_TEMP_R16
         
         	; Discrimination...
C:000605 9100 00fc 	lds		REG_TEMP_R16, G_TEST_FLAGS
C:000607 fd02      	sbrc		REG_TEMP_R16, FLG_TEST_COMMAND_MORE_IDX
C:000608 c005      	rjmp		char_to_hex_incremental_more_2
         
C:000609 93a0 00ff 	sts		G_TEST_VALUE_LSB, REG_X_LSB
C:00060b 93b0 00fe 	sts		G_TEST_VALUE_MSB, REG_X_MSB
C:00060d c004      	rjmp		char_to_hex_incremental_end
         
          char_to_hex_incremental_more_2:
C:00060e 93a0 0101 	sts		G_TEST_VALUE_LSB_MORE, REG_X_LSB
C:000610 93b0 0100 	sts		G_TEST_VALUE_MSB_MORE, REG_X_MSB
         	; Fin: Discrimination...
         
          char_to_hex_incremental_end:
         
C:000612 911f      	pop		REG_TEMP_R17
C:000613 910f      	pop		REG_TEMP_R16
C:000614 9508      	ret
         ; ---------
         
         ; ---------
         ; Raz de 'G_TEST_VALUES_ZONE'
         ; ---------
          raz_value_into_zone:
C:000615 93df      	push		REG_Y_MSB
C:000616 93cf      	push		REG_Y_LSB
C:000617 930f      	push		REG_TEMP_R16
C:000618 931f      	push		REG_TEMP_R17
         
C:000619 2700      	clr		REG_TEMP_R16
C:00061a 9300 0104 	sts		G_TEST_VALUES_IDX_WRK, REG_TEMP_R16
         
C:00061c e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE)
C:00061d e0c6      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE)
         
C:00061e e200      	ldi		REG_TEMP_R16, 32
C:00061f 2711      	clr		REG_TEMP_R17
         
          raz_value_into_zone_loop:
C:000620 9319      	st			Y+, REG_TEMP_R17
C:000621 9319      	st			Y+, REG_TEMP_R17
         
C:000622 950a      	dec		REG_TEMP_R16
C:000623 f7e1      	brne		raz_value_into_zone_loop
         
C:000624 911f      	pop		REG_TEMP_R17
C:000625 910f      	pop		REG_TEMP_R16
C:000626 91cf      	pop		REG_Y_LSB
C:000627 91df      	pop		REG_Y_MSB
         
C:000628 9508      	ret
         ; ---------
         
         ; Recopie de 'G_TEST_VALUE_MSB_MORE:G_TEST_VALUE_LSB_MORE' a 'G_TEST_VALUES_ZONE'
         ; ---------
          add_value_into_zone:
C:000629 93bf      	push		REG_X_MSB
C:00062a 93af      	push		REG_X_LSB
C:00062b 93df      	push		REG_Y_MSB
C:00062c 93cf      	push		REG_Y_LSB
C:00062d 930f      	push		REG_TEMP_R16
C:00062e 931f      	push		REG_TEMP_R17
         
C:00062f 9100 0104 	lds		REG_TEMP_R16, G_TEST_VALUES_IDX_WRK
C:000631 e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE)
C:000632 e0c6      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE)
C:000633 2711      	clr		REG_TEMP_R17
C:000634 0fc0      	add		REG_Y_LSB, REG_TEMP_R16
C:000635 1fd1      	adc		REG_Y_MSB, REG_TEMP_R17
         
C:000636 91b0 0100 	lds		REG_X_MSB, G_TEST_VALUE_MSB_MORE
C:000638 91a0 0101 	lds		REG_X_LSB, G_TEST_VALUE_LSB_MORE
         
C:00063a 83a8      	std		Y+0, REG_X_LSB			; LSB en tete
C:00063b 83b9      	std		Y+1, REG_X_MSB
         
C:00063c 9503      	inc		REG_TEMP_R16			; Next word
C:00063d 9503      	inc		REG_TEMP_R16
C:00063e 9300 0104 	sts		G_TEST_VALUES_IDX_WRK, REG_TEMP_R16
         
         	; Raz donnee
C:000640 2700      	clr		REG_TEMP_R16
C:000641 9300 0100 	sts		G_TEST_VALUE_MSB_MORE, REG_TEMP_R16
C:000643 9300 0101 	sts		G_TEST_VALUE_LSB_MORE, REG_TEMP_R16
         
C:000645 911f      	pop		REG_TEMP_R17
C:000646 910f      	pop		REG_TEMP_R16
C:000647 91cf      	pop		REG_Y_LSB
C:000648 91df      	pop		REG_Y_MSB
C:000649 91af      	pop		REG_X_LSB
C:00064a 91bf      	pop		REG_X_MSB
         
C:00064b 9508      	ret
         ; ---------
         
          text_crc8_maxim_label:
          .db	"[CRC8-MAXIM ", CHAR_NULL, CHAR_NULL
C:00064C 5B435243382D4D4158494D200000
         
         ; End of file
         
          
          #endif
         
          .include		"ATtiny85_uOS_Print.asm"
         ; "$Id: ATtiny85_uOS_Print.asm,v 1.11 2025/12/02 13:27:20 administrateur Exp $"
         
          .include		"ATtiny85_uOS_Print.h"
         ; "$Id: ATtiny85_uOS_Print.h,v 1.2 2025/12/01 17:36:27 administrateur Exp $
         
          #define  CHAR_LF					0x0A		; Line Feed ('\n')
          #define  CHAR_CR					0x0D		; Carriage Return ('\r')
          #define  CHAR_NULL				0x00		; '\0'
         
          .dseg
D:000146    G_HEADER_TYPE_PLATINE:		.byte		1		; Type de la platine lu de l'EEPROM
D:000147    G_HEADER_INDEX_PLATINE:		.byte		1		; Index de la platine lu de l'EEPROM
         
         ; End of file
         
          
         
          .cseg
         ; ---------
         ; Allumage fugitif Led RED Externe si erreur
         ; => L'effacement des 2 'FLG_0_UART_RX_BYTE_START_ERROR' et 'FLG_0_UART_RX_BYTE_STOP_ERROR'
         ;    est effectue sur la reception d'un nouveau caratere sans erreur ;-)
         ;    => L'allumage peut durer au dela de la valeur d'initialisation du timer 'TIMER_ERROR'
         ;       et donc ne pas presenter d'autres erreurs a definir
         ;       => Choix: Effacement sur time-out de 'TIMER_CONNECT'
         ;
         ; => L'effacement des 2 'FLG_1_UART_FIFO_RX_FULL' et 'FLG_1_UART_FIFO_TX_FULL'
         ;    est effectue des lors que la FIFO/Rx ou Tx n'est plus "vue" comme pleine
         ;    => Des carateres peuvent avoir ete perdus dans l'empilement dans la FIFO
         ;
          presentation_error:
C:000653 fd86      	sbrc		REG_FLAGS_0, FLG_0_UART_RX_BYTE_START_ERROR_IDX
C:000654 c00d      	rjmp		presentation_error_reinit
C:000655 fd87      	sbrc		REG_FLAGS_0, FLG_0_UART_RX_BYTE_STOP_ERROR_IDX
C:000656 c00b      	rjmp		presentation_error_reinit
C:000657 fd91      	sbrc		REG_FLAGS_1, FLG_1_UART_FIFO_RX_FULL_IDX
C:000658 c009      	rjmp		presentation_error_reinit
C:000659 fd95      	sbrc		REG_FLAGS_1, FLG_1_UART_FIFO_TX_FULL_IDX
C:00065a c007      	rjmp		presentation_error_reinit
         
          #ifndef USE_MINIMALIST
C:00065b 9100 00fc 	lds		REG_TEMP_R16, G_TEST_FLAGS			; Prise des flags 'G_TEST_FLAGS'
         
C:00065d fd04      	sbrc		REG_TEMP_R16, FLG_TEST_COMMAND_ERROR_IDX
C:00065e c003      	rjmp		presentation_error_reinit
         
C:00065f fd06      	sbrc		REG_TEMP_R16, FLG_TEST_EEPROM_ERROR_IDX
C:000660 c001      	rjmp		presentation_error_reinit
          #endif
         
C:000661 c00e      	rjmp		presentation_error_rtn
         
          presentation_error_reinit:
         	; Reinitialisation timer 'TIMER_ERROR' tant que erreur(s) presente(s)
C:000662 e011      	ldi		REG_TEMP_R17, TIMER_ERROR
C:000663 ec28      	ldi		REG_TEMP_R18, (200 % 256)
C:000664 e030      	ldi		REG_TEMP_R19, (200 / 256)
C:000665 dbec      	rcall		restart_timer
         
          #ifndef USE_MINIMALIST
         	; Effacement de certaines erreurs non fugitives
C:000666 9100 00fc 	lds		REG_TEMP_R16, G_TEST_FLAGS 
C:000668 7e0f      	cbr		REG_TEMP_R16, FLG_TEST_COMMAND_ERROR_MSK
C:000669 9300 00fc 	sts		G_TEST_FLAGS, REG_TEMP_R16
          #endif
         
C:00066b 94f8      	cli
C:00066c   +  	setLedRedOn
C:00066c 6890      sbr		REG_FLAGS_1, FLG_1_LED_RED_ON_MSK	

C:00066d 7e7f      cbr		REG_PORTB_OUT, MSK_BIT_LED_RED
C:00066e bb78      out		PORTB, REG_PORTB_OUT					

C:00066f 9478      	sei
         
          presentation_error_rtn:
C:000670 9508      	ret
         ; ---------
         
         ; ---------
         ; Conversion en minuscule si 'text_convert_hex_to_min_ascii_table' utilisee
         ; Conversion en majuscule si 'text_convert_hex_to_maj_ascii_table' utilisee
         ; ---------
          convert_nibble_to_ascii:
C:000671 700f      	andi		REG_TEMP_R16, 0x0f
C:000672 e0fd      	ldi		REG_Z_MSB, high(text_convert_hex_to_min_ascii_table << 1)
C:000673 ede6      	ldi		REG_Z_LSB, low(text_convert_hex_to_min_ascii_table << 1)
C:000674 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:000675 2700      	clr		REG_TEMP_R16
C:000676 1ff0      	adc		REG_Z_MSB, REG_TEMP_R16
C:000677 9104      	lpm		REG_TEMP_R16, Z
         
          convert_nibble_to_ascii_rtn:
C:000678 9508      	ret
         ; ---------
         
         ; ---------
         ; Mise dans la FIFO/Tx d'un byte converti en 2 hex-char
         ;
         ; Usage:
         ;      ldi		REG_TEMP_R16, <value>
         ;      rcall   convert_and_put_fifo_tx
         ; ---------
          convert_and_put_fifo_tx:
C:000679 930f      	push		REG_TEMP_R16		; Sauvegarde de la valeur a convertir et ecrire
         
C:00067a 9502      	swap		REG_TEMP_R16		; Copie Bits<7-4> dans Bits<3-0>
C:00067b dff5      	rcall		convert_nibble_to_ascii
C:00067c dcf2      	rcall    push_1_char_in_fifo_tx
         
C:00067d 910f      	pop		REG_TEMP_R16		; Reprise de la valeur a convertir et ecrire
         
C:00067e dff2      	rcall		convert_nibble_to_ascii
C:00067f dcef      	rcall    push_1_char_in_fifo_tx
         
C:000680 9508      	ret
         ; ---------
         
          presentation_connexion:
C:000681 ff90      	sbrs		REG_FLAGS_1, FLG_1_UART_FIFO_RX_NOT_EMPTY_IDX
C:000682 c00c      	rjmp		presentation_connexion_fifo_rx_empty
         
          presentation_connexion_fifo_rx_not_empty:
         	; FIFO/Rx non vide
         	; Test si 'Non Connecte' ?
         	; => Si Oui: Changement chenillard
C:000683 fd93      	sbrc		REG_FLAGS_1, FLG_1_CONNECTED_IDX
C:000684 c005      	rjmp		presentation_connexion_reinit_timer
         
         	; Changement chenillard
C:000685 ef0e      	ldi		REG_TEMP_R16, 0xFE
C:000686 9300 0064 	sts		G_CHENILLARD_MSB, REG_TEMP_R16
C:000688 9300 0065 	sts		G_CHENILLARD_LSB, REG_TEMP_R16
         
          presentation_connexion_reinit_timer:
         	; Reinitialisation timer 'TIMER_ERROR' tant que FIFO/Rx non vide
C:00068a e010      	ldi		REG_TEMP_R17, TIMER_CONNECT
C:00068b eb28      	ldi		REG_TEMP_R18, (3000 % 256)
C:00068c e03b      	ldi		REG_TEMP_R19, (3000 / 256)
C:00068d dbc4      	rcall		restart_timer
         
         	; Passage en mode 'Connecte' pour une presentation Led GREEN --\__/-----
C:00068e 6098      	sbr		REG_FLAGS_1, FLG_1_CONNECTED_MSK
         	;rjmp		presentation_connexion_rtn
         
          presentation_connexion_fifo_rx_empty:
         	; Passage en mode 'Non Connecte' a l'expiration du timer 'TIMER_CONNECT'
         
          presentation_connexion_rtn:
C:00068f 9508      	ret
         ; ---------
         
         ; ---------
          uos_print_line_feed_skip:
          print_line_feed_skip:
C:000690 fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:000691 9508      	ret
         
          uos_print_line_feed:
          print_line_feed:
C:000692 93ff      	push		REG_Z_MSB
C:000693 93ef      	push		REG_Z_LSB
         
C:000694 e0fd      	ldi		REG_Z_MSB, ((text_line_feed << 1) / 256)
C:000695 ede4      	ldi		REG_Z_LSB, ((text_line_feed << 1) % 256)
C:000696 dcc9      	rcall		push_text_in_fifo_tx
         
C:000697 91ef      	pop		REG_Z_LSB
C:000698 91ff      	pop		REG_Z_MSB
C:000699 9508      	ret
         ; ---------
         
         ; ---------
          uos_print_1_byte_hexa_skip:
          print_1_byte_hexa_skip:
C:00069a fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:00069b 9508      	ret
         
          uos_print_1_byte_hexa:
          print_1_byte_hexa:
C:00069c 93ff      	push		REG_Z_MSB
C:00069d 93ef      	push		REG_Z_LSB
         
         	; Emission en hexa du contenu de 'REG_X_LSB'
C:00069e e0fd      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:00069f ecea      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:0006a0 dcbf      	rcall		push_text_in_fifo_tx
         
C:0006a1 2f0a      	mov		REG_TEMP_R16, REG_X_LSB
C:0006a2 dfd6      	rcall		convert_and_put_fifo_tx
         
C:0006a3 e0fd      	ldi		REG_Z_MSB, ((text_hexa_value_end << 1) / 256)
C:0006a4 ecee      	ldi		REG_Z_LSB, ((text_hexa_value_end << 1) % 256)
C:0006a5 dcba      	rcall		push_text_in_fifo_tx
         
C:0006a6 91ef      	pop		REG_Z_LSB
C:0006a7 91ff      	pop		REG_Z_MSB
C:0006a8 9508      	ret
         ; ---------
         
         ; ---------
          uos_print_2_bytes_hexa_skip:
          print_2_bytes_hexa_skip:
C:0006a9 fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:0006aa 9508      	ret
         
          uos_print_2_bytes_hexa:
          print_2_bytes_hexa:
C:0006ab 93ff      	push		REG_Z_MSB
C:0006ac 93ef      	push		REG_Z_LSB
         
         	; Emission en hexa du contenu de 'REG_X_MSB:REG_X_LSB'
C:0006ad e0fd      	ldi		REG_Z_MSB, ((text_hexa_value << 1) / 256)
C:0006ae ecea      	ldi		REG_Z_LSB, ((text_hexa_value << 1) % 256)
C:0006af dcb0      	rcall		push_text_in_fifo_tx
         
C:0006b0 2f0b      	mov		REG_TEMP_R16, REG_X_MSB
C:0006b1 dfc7      	rcall		convert_and_put_fifo_tx
         
C:0006b2 2f0a      	mov		REG_TEMP_R16, REG_X_LSB
C:0006b3 dfc5      	rcall		convert_and_put_fifo_tx
         
C:0006b4 e0fd      	ldi		REG_Z_MSB, ((text_hexa_value_end << 1) / 256)
C:0006b5 ecee      	ldi		REG_Z_LSB, ((text_hexa_value_end << 1) % 256)
C:0006b6 dca9      	rcall		push_text_in_fifo_tx
         
C:0006b7 91ef      	pop		REG_Z_LSB
C:0006b8 91ff      	pop		REG_Z_MSB
C:0006b9 9508      	ret
         ; ---------
         
         ; ---------
         ; Marquage traces
         ; ---------
          uos_print_mark_skip:
          print_mark_skip:
C:0006ba fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:0006bb 9508      	ret
         
          print_mark:
C:0006bc 930f      	push		REG_TEMP_R16
C:0006bd e003      	ldi		REG_TEMP_R16, 3
         
          print_mark_loop:
C:0006be 930f      	push		REG_TEMP_R16
C:0006bf 3002      	cpi		REG_TEMP_R16, 2
C:0006c0 f411      	brne		print_mark_loop_a
C:0006c1 2f01      	mov		REG_TEMP_R16, REG_TEMP_R17
C:0006c2 c001      	rjmp		print_mark_loop_b
         
          print_mark_loop_a:
C:0006c3 e20d      	ldi		REG_TEMP_R16, '-'
         
          print_mark_loop_b:
C:0006c4 dcaa      	rcall		push_1_char_in_fifo_tx
C:0006c5 910f      	pop		REG_TEMP_R16
C:0006c6 950a      	dec		REG_TEMP_R16
C:0006c7 f7b1      	brne		print_mark_loop
         
C:0006c8 dfc9      	rcall		print_line_feed
         
C:0006c9 910f      	pop		REG_TEMP_R16
         
C:0006ca 9508      	ret
         ; ---------
         
         ; ---------
         ; Print du registre X
         ; ---------
          uos_print_x_reg_skip:
          print_x_reg_skip:
C:0006cb fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:0006cc 9508      	ret
         
          uos_print_x_reg:
          print_x_reg:
C:0006cd 93ff      	push		REG_Z_MSB
C:0006ce 93ef      	push		REG_Z_LSB
         
C:0006cf dfdb      	rcall		print_2_bytes_hexa
         
C:0006d0 91ef      	pop		REG_Z_LSB
C:0006d1 91ff      	pop		REG_Z_MSB
C:0006d2 9508      	ret
         ; ---------
         
         ; ---------
         ; Print du registre Y
         ; ---------
          uos_print_y_reg_skip:
          print_y_reg_skip:
C:0006d3 fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:0006d4 9508      	ret
         
          uos_print_y_reg:
          print_y_reg:
C:0006d5 93bf      	push		REG_X_MSB
C:0006d6 93af      	push		REG_X_LSB
         
C:0006d7 01de      	movw		REG_X_LSB, REG_Y_LSB
C:0006d8 dff4      	rcall		print_x_reg
         
C:0006d9 91af      	pop		REG_X_LSB
C:0006da 91bf      	pop		REG_X_MSB
C:0006db 9508      	ret
         ; ---------
         
         ; ---------
         ; Print du registre Z
         ; ---------
          uos_print_z_reg_skip:
          print_z_reg_skip:
C:0006dc fd85      	sbrc		REG_FLAGS_0, FLG_0_PRINT_SKIP_IDX		; Pas de trace si 'FLG_0_PRINT_SKIP' affirme
C:0006dd 9508      	ret
         
          uos_print_z_reg:
          print_z_reg:
C:0006de 93bf      	push		REG_X_MSB
C:0006df 93af      	push		REG_X_LSB
         
C:0006e0 01df      	movw		REG_X_LSB, REG_Z_LSB
C:0006e1 dfeb      	rcall		print_x_reg
         
C:0006e2 91af      	pop		REG_X_LSB
C:0006e3 91bf      	pop		REG_X_MSB
C:0006e4 9508      	ret
         ; ---------
         
          text_hexa_value:
          .db	"[0x", CHAR_NULL
C:0006E5 5B307800
         
          text_hexa_value_end:
          .db	"]", CHAR_NULL
C:0006E7 5D00
         
          text_hexa_value_lf_end:
          .db	"]", CHAR_LF, CHAR_NULL, CHAR_NULL
C:0006E8 5D0A0000
         
          text_line_feed:
          .db	CHAR_LF, CHAR_NULL
C:0006EA 0A00
         
          #if 0		; Provision pour une conversion en majuscule
          #endif
         
          text_convert_hex_to_min_ascii_table:
          .db	"0123456789abcdef"
C:0006EB 30313233343536373839616263646566
         
         ; End of file
         
          
         
          #ifndef USE_DS18B20
          #endif
         
         ; End of file
         
          
          .include		"ATtiny85_uOS+DS18B20.h"
         ; "$Id: ATtiny85_uOS+DS18B20.h,v 1.12 2025/12/03 17:46:55 administrateur Exp $"
         
          #define	USE_DS18B20_TRACE				0
         
         ; Support de 4 capteurs ('DS18B20_NBR_ROM_TO_DETECT' inferieur ou egal a 'DS18B20_NBR_ROM_GESTION')
          #define	DS18B20_NBR_ROM_TO_DETECT	4
         
          #define	DS18B20_NBR_ROM_GESTION		8		; Gestion interne des ROM a concurence de 8 max (NE PAS MODIFIER)
         
          #define	IDX_BIT_1_WIRE					IDX_BIT2
          #define	NBR_BITS_TO_SHIFT				8
         
          #define	DS18B20_TIMER_1_SEC			6		; Timer pour les mesures des temperatures et les emissions de trames
         
          #define	CHAR_TYPE_COMMAND_C_MAJ		'C'
          #define	CHAR_TYPE_COMMAND_T_MAJ		'T'
         
         ; Definitions et Variables pour la gestion des DS18B20
          #define	FLG_DS18B20_CONV_T_MSK		MSK_BIT0
          #define	FLG_DS18B20_TEMP_MSK			MSK_BIT1
          #define	FLG_DS18B20_FRAMES_MSK		MSK_BIT2		; Trames en lieu et place des 'G_DS18B20_ALR_ROM_N'
          #define	FLG_DS18B20_TRACE_MSK		MSK_BIT3		; Trace Enable (1) /Disable (0) (0 by default)
          #define	FLG_TEST_CONFIG_ERROR_MSK	MSK_BIT7
         
          #define	FLG_DS18B20_CONV_T_IDX		IDX_BIT0
          #define	FLG_DS18B20_TEMP_IDX			IDX_BIT1
          #define	FLG_DS18B20_FRAMES_IDX		IDX_BIT2		; Trames en lieu et place des 'G_DS18B20_ALR_ROM_N'
          #define	FLG_DS18B20_TRACE_IDX		IDX_BIT3		; Trace Enable (1) /Disable (0) (0 by default)
          #define	FLG_TEST_CONFIG_ERROR_IDX	IDX_BIT7
         
          #define	EEPROM_ADDR_NBR_DS18B20_TO_DETECT			15
          #define	EEPROM_ADDR_PRIMES								16
         
          .dseg
         
D:000148    G_DS18B20_FLAGS:					.byte		1
         
D:000149    G_HEADER_NUM_FRAME_MSB:			.byte		1		; Numero de la trame emise par la platine (MSB)
D:00014a    G_HEADER_NUM_FRAME_LSB:			.byte		1		; et (LSB)
D:00014b    G_HEADER_TIMESTAMP_MSB:			.byte		1		; Timestamp en Sec. de l'emission de la trame complete (MSB)
D:00014c    G_HEADER_TIMESTAMP_MID:			.byte		1		; + (MID)
D:00014d    G_HEADER_TIMESTAMP_LSB:			.byte		1		; et (LSB)
D:00014e    G_HEADER_NBR_CAPTEURS:			.byte		1		; Nombre de capteurs
         
D:00014f    G_DS18B20_BYTES_SEND:			.byte		16		; Bytes a emettre sur le 1-Wire
D:00015f    G_DS18B20_BYTES_RESP:			.byte		16		; Bytes recus sur le 1-Wire
D:00016f    G_DS18B20_BYTES_ROM:				.byte		8		; ROM extrait de la recherche
         
D:000177    G_BUS_1_WIRE_FLAGS:				.byte		1
         
D:000178    G_DS18B20_IN_ALARM:				.byte		1
D:000179    G_DS18B20_FAMILLE:				.byte		1
D:00017a    G_DS18B20_COUNTER:				.byte		1
D:00017b    G_DS18B20_COUNTER_INIT:			.byte		1
D:00017c    G_DS18B20_NBR_BITS_RETRY:		.byte		1		; Numero de la passe ((1 << n) - 1) <= au nbr de bits inconnus
D:00017d    G_DS18B20_PATTERN:				.byte		1		; Pattern a tester
D:00017e    G_DS18B20_NBR_BITS_0_1:			.byte		1		; Nbr de bits inconnus (retour de 0x00) a balayer
D:00017f    G_DS18B20_NBR_BITS_0_1_MAX: 	.byte		1		; Nbr de bits inconnus maximal (pour verification @ pattern a tester
D:000180    G_DS18B20_NBR_ROM_FOUND:		.byte		1		; Nbr de ROM trouve
D:000181    G_DS18B20_NBR_ROM_MAX:			.byte		1		; Nbr de ROM maximal supporte (lu depuis l'EEPROM)
D:000182    G_DS18B20_ROM_IDX_WRK:			.byte		1		; Index dans la table des ROM a rechercher / trouve
D:000183    G_DS18B20_ROM_IDX:				.byte		1		; Index du ROM "matche" dans la plage [0, 1, 2, etc.]
         
         ; Reservation pour 'DS18B20_NBR_ROM_TO_DETECT' capteurs (ROM)
D:000184    G_DS18B20_ROM_0:					.byte		(DS18B20_NBR_ROM_TO_DETECT * 8)	; Reservation pour 'DS18B20_NBR_ROM_TO_DETECT' ROM
         
         ; Position des donnees '<NAME>' dans 'G_DS18B20_BYTES_RESP' a recopier @ FRAME_IDX_<NAME>
         ; ie. "0xB9 10 7F FF 7F C9 16 01  36"
         ;              Resol    Tl Th Tch Tcl
         ;
          #define	RESP_IDX_TC_LSB			8
          #define	RESP_IDX_TC_MSB			7
          #define	RESP_IDX_TL					5
          #define	RESP_IDX_TH					6
          #define	RESP_IDX_RESOL_CONV 		2
         
         ; Definitions des positions dans la trame
          #define	FRAME_IDX_TYPE_PLATINE		15		; Type de la platine lu de l'EEPROM
          #define	FRAME_IDX_INDEX_PLATINE		14		; Index de la platine lu de l'EEPROM
          #define	FRAME_IDX_NUM_FRAME_MSB		13		; Numero de la trame emise par cette platine (MSB)
          #define	FRAME_IDX_NUM_FRAME_LSB		12		; et (LSB)
          #define	FRAME_IDX_TIMESTAMP_MSB		11		; Timestamp en Sec. de l'emission de la trame complete (MSB)
          #define	FRAME_IDX_TIMESTAMP_MID		10		; et (LSB)
          #define	FRAME_IDX_TIMESTAMP_LSB		9		; et (LSB)
          #define	FRAME_IDX_NBR_CAPTEURS		8		; Nombre de capteurs
         
          #define	FRAME_IDX_IDX					7		; Index du capteur de temperature (1 byte)
          #define	FRAME_IDX_FAMILLE				6		; Famille du capteur (1 byte)
          #define	FRAME_IDX_TC_MSB   			5		; Temperature courante Tc (2 bytes)
          #define	FRAME_IDX_TC_LSB				4
          #define	FRAME_IDX_TH					3		; Temperature de seuil Th (1 byte)
          #define	FRAME_IDX_TL					2		; Temperature de seuil Tl (1 byte)
          #define	FRAME_IDX_ALR_RES_CONV		1		; Alarme + Resolution de la conversion analogique (1 byte)
          #define	FRAME_IDX_CRC8					0		; CRC8 des 7 bytes precedents (1 byte)
         
          #define	FRAME_LENGTH_CAPTEUR			(FRAME_IDX_IDX + 1)		; Longueur d'une trame capteur
         ; Fin: Definitions des positions dans la trame
         
         ; Variables pour la gestion des DS18B20 (commande 'alarm search' DS18B20_CMD_SEARCH_ALARM)
         ; => Memes principes que pour la commande DS18B20_CMD_SEARCH_ROM
D:0001a4    G_DS18B20_ALR_NBR_BITS_RETRY:		.byte		1		; Numero de la passe ((1 << n) - 1) <= au nbr de bits inconnus
D:0001a5    G_DS18B20_ALR_PATTERN:				.byte		1		; Pattern a tester
D:0001a6    G_DS18B20_ALR_NBR_BITS_0_1:		.byte		1		; Nombre de bits inconnus (retour de 0x00) a balayer)
D:0001a7    G_DS18B20_ALR_NBR_BITS_0_1_MAX:	.byte		1		; Nombre de bits inconnus maximal (pour verification @ pattern a tester
D:0001a8    G_DS18B20_ALR_NBR_ROM:				.byte		1		; Nombre de ROM trouve
D:0001a9    G_DS18B20_ALR_NBR_ROM_MAX:			.byte		1		; Nombre de ROM maximal supporte (lu depuis l'EEPROM)
D:0001aa    G_DS18B20_ALR_ROM_IDX_WRK:			.byte		1		; Index dans la table des ROM a rechercher / trouve
         
         ; Reservation pour 2 capteurs en alarme dans la version "minimaliste"
         ; => Sinon reservation pour 4 capteurs en alarme
D:0001ab    G_DS18B20_ALR_ROM_0:					.byte		(DS18B20_NBR_ROM_TO_DETECT * 8)	; Reservation pour 'DS18B20_NBR_ROM_TO_DETECT' ALR
         
         ; Reservation pour le header
D:0001cb    G_DS18B20_FRAME_HEADER:				.byte		6
         
         ; Reservation de 1 byte pour accueillir le CRC8-MAXIM de l'ensemble de la trame
         ; Warning: 7 bytes seront concatenes a la trame:
         ;          - Index et type de la platine (2 bytes)
         ;          - Numero de la trame emise par cette platine (2 bytes)
         ;          - Timestamp en Sec. de l'emission de la trame complete (3 bytes)
         ;          - Nombre de capteurs (1 byte)
         ;
          #define	G_FRAME_ALL_INFOS			G_DS18B20_ALR_ROM_0
         
         ; Reservation pour 'DS18B20_NBR_ROM_TO_DETECT' capteurs (ALR)
          #define	G_DS18B20_FRAME_0			(G_DS18B20_ALR_ROM_0 + 1)
         
         ; End of file
         
          
         
          .cseg
         
         ; ---------
         ; Initialisation contextes
         ; ---------
          ds18b20_begin:
         	; Prompt d'accueil
C:0006f3 e1f3      	ldi		REG_Z_MSB, ((text_prompt_ds18b20 << 1) / 256)
C:0006f4 eee4      	ldi		REG_Z_LSB, ((text_prompt_ds18b20 << 1) % 256)
C:0006f5 dc6a      	rcall		uos_push_text_in_fifo_tx
         
C:0006f6 d002      	rcall		ds18b20_init	; Duree de cadencement lue de l'EEPROM @ Id Platine
C:0006f7 d02f      	rcall		ds18b20_exec	; 1st appel a l'initialisation
         
C:0006f8 9508      	ret
         ; ---------
         
         ; ---------
         ; Preparation du code a exporter dans le fichier 'DS18B20.asm' inclus dans le projet
         ; - Recherche sur le bus des ROMs a concurence de 8 maximum
         ; - Conversion pour la detection de depassement des seuils d'alarme Tl et Th
         ;   et pour prise des temperatures Tc
         ; - Recherche des ROMs en alarme @ aus seuils Tl et Th
         ; - Prise des temperatures Tc
         ; - Emission de la trame constituee des parties:
         ;   - Header
         ;   - Informations pour chaque capteur trouve
         ;   - CRC8 de la trame complete
         ; ---------
          ds18b20_init:
         	; Lecture du nombre premier associe a l'Id de la platine
         	; pour une emission de la trame a un temps fonction de l'Id
C:0006f9 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_PRIMES);
C:0006fa e1a0      	ldi		REG_X_LSB, low(EEPROM_ADDR_PRIMES);
C:0006fb 9100 0147 	lds		REG_TEMP_R16, G_HEADER_INDEX_PLATINE
C:0006fd 700f      	andi		REG_TEMP_R16, 0x0f
C:0006fe 0fa0      	add		REG_X_LSB, REG_TEMP_R16
C:0006ff 2700      	clr		REG_TEMP_R16
C:000700 1fb0      	adc		REG_X_MSB, REG_TEMP_R16
         
C:000701 dc9f      	rcall		eeprom_read_byte
         
         	; Test si valeur incorrecte (0x00 ou 0xff)
         	; => Pas de maj de 'G_DS18B20_COUNTER_xxx'
         	;    => En consequence, pas de cadencement ;-)
C:000702 2300      	tst		REG_TEMP_R16
C:000703 f111      	breq		ds18b20_init_end
         
C:000704 3f0f      	cpi		REG_TEMP_R16, 0xff
C:000705 f101      	breq		ds18b20_init_end
         	; Fin: Test si valeur incorrecte (0x00 ou 0xff)
         
C:000706 9300 017b 	sts		G_DS18B20_COUNTER_INIT, REG_TEMP_R16
         
         	; Amorce avec une 2nd lecture des DS18B20 au bout de 5 Sec
         	; car la 1st retourne la valeur par defaut cad 85 degrees
         	; => Les suivantes se feront au rithme de 'G_DS18B20_COUNTER_INIT' Sec. ;-)
C:000708 e015      	ldi		REG_TEMP_R17, 5
C:000709 9310 017a 	sts		G_DS18B20_COUNTER, REG_TEMP_R17
         
         	; Traces de developpement
         	; Exemple:
         	; -e-
         	; [0x00][0x05] -> [Id] Platine][G_DS18B20_COUNTER_INIT]
         	; => 'G_DS18B20_COUNTER_INIT' lu de l'eeprom
         
C:00070b e615      	ldi		REG_TEMP_R17, 'e'
C:00070c dfad      	rcall		uos_print_mark_skip
C:00070d 91a0 0147 	lds		REG_X_LSB, G_HEADER_INDEX_PLATINE
C:00070f df8c      	rcall		uos_print_1_byte_hexa
C:000710 91a0 017b 	lds		REG_X_LSB, G_DS18B20_COUNTER_INIT
C:000712 df89      	rcall		uos_print_1_byte_hexa
         	; Fin: Traces de developpement
         
         	; Armement timer 'DS18B20_TIMER_1_SEC' pour les mesures de temperatures
         	; et le cadencement des emissions des trames...
C:000713 e016      	ldi      REG_TEMP_R17, DS18B20_TIMER_1_SEC
C:000714 ee28      	ldi      REG_TEMP_R18, (1000 % 256)
C:000715 e033      	ldi      REG_TEMP_R19, (1000 / 256)
C:000716 db2a      	rcall    start_timer
         
         	; Lecture depuis l'EEPROM du nombre de DS18B20 a detecter et a gerer
         	;       => Valeur a tester dan la plage [1, 2, ..., DS18B20_NBR_ROM_TO_DETECT]
         	;          => Sinon forcer a 1 capteur a detecter
C:000717 e004      	ldi		REG_TEMP_R16, DS18B20_NBR_ROM_TO_DETECT
         
C:000718 e0b0      	ldi		REG_X_MSB, high(EEPROM_ADDR_NBR_DS18B20_TO_DETECT);
C:000719 e0af      	ldi		REG_X_LSB, low(EEPROM_ADDR_NBR_DS18B20_TO_DETECT);
         
C:00071a dc86      	rcall		eeprom_read_byte
         
         	; Test dans la plage [1, 2, ..., DS18B20_NBR_ROM_TO_DETECT]
C:00071b 2300      	tst		REG_TEMP_R16
C:00071c f011      	breq		ds18b20_init_force_nbr_detect							; Si valeur 0 lue -> Pas de test dans la plage -> forcage
         
C:00071d 3005      	cpi		REG_TEMP_R16, (DS18B20_NBR_ROM_TO_DETECT + 1)	; Test dans la plage [1, ..., DS18B20_NBR_ROM_TO_DETECT]
C:00071e f008      	brlo		ds18b20_init_cont_d
         
          ds18b20_init_force_nbr_detect:
C:00071f e001      	ldi		REG_TEMP_R16, 1											; 1 DS18B20 a detecter si pas dans la plage
         
          ds18b20_init_cont_d:
C:000720 9300 0181 	sts		G_DS18B20_NBR_ROM_MAX, REG_TEMP_R16
         	; Fin: Lecture depuis l'EEPROM du nombre de DS18B20 a detecter et a gerer
         
         	; Traces de developpement
C:000722 91a0 0181 	lds		REG_X_LSB, G_DS18B20_NBR_ROM_MAX
C:000724 df77      	rcall		uos_print_1_byte_hexa
C:000725 df6c      	rcall		uos_print_line_feed
         	; Fin: Traces de developpement
         
          ds18b20_init_end:
C:000726 9508      	ret
         ; ---------
         
         ; ---------
         ; Realise les fonctionnements:
         ; - Recherche sur le bus des ROMs
         ; - 1st pass: Conversion des temperatures + Recherche des capteurs en alarme
         ; - 2nd pass: Prise des temperatures
         ; - Emission de la trame complete...
         ; ---------
          ds18b20_exec:
         	; Autorisation traces si 'G_DS18B20_FLAGS<FLG_DS18B20_TRACE>' a 1
C:000727 9100 0148 	lds		REG_TEMP_R16, G_DS18B20_FLAGS
C:000729 ff03      	sbrs		REG_TEMP_R16, FLG_DS18B20_TRACE_IDX
C:00072a 6280      	sbr		REG_FLAGS_0, FLG_0_PRINT_SKIP_MSK
         
         	; Recherche sur le bus des ROMs
C:00072b e713      	ldi		REG_TEMP_R17, 's'
C:00072c df8d      	rcall		uos_print_mark_skip
         
C:00072d d464      	rcall		ds18b20_search_rom
         	; Fin: Recherche sur le bus des ROMs
         
         	; 1st pass: Conversion des temperatures + Recherche des capteurs en alarme
         	; 2nd pass: Prise des temperatures
C:00072e 2711      	clr		REG_TEMP_R17
C:00072f 6011      	sbr		REG_TEMP_R17, FLG_DS18B20_CONV_T_MSK
C:000730 7f1d      	cbr		REG_TEMP_R17, FLG_DS18B20_TEMP_MSK
C:000731 6014      	sbr		REG_TEMP_R17, FLG_DS18B20_FRAMES_MSK
C:000732 9310 0177 	sts		G_BUS_1_WIRE_FLAGS, REG_TEMP_R17
         
          ds18b20_exec_pass:
         	; Conversion pour chaque ROM detecte #N [0, 1, 2, etc.]
C:000734 2700      	clr		REG_TEMP_R16
         
          ds18b20_exec_loop:
         	; Recuperation du ROM #N detecte
C:000735 d19d      	rcall		ds18b20_get_rom_detected_bypass	
C:000736 f506      	brtc		ds18b20_exec_conversion_end
         
C:000737 930f      	push		REG_TEMP_R16			; Sauvegarde #N
         
         	; Reset capteur #N
C:000738 e712      	ldi		REG_TEMP_R17, 'r'
C:000739 df80      	rcall		uos_print_mark_skip
C:00073a d058      	rcall		ds18b20_reset
         
         	; Copy ROM @ 'REG_TEMP_R17' into 'G_DS18B20_BYTES_SEND'
C:00073b e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_SEND)
C:00073c e4cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_SEND)
C:00073d e018      	ldi		REG_TEMP_R17, DS18B20_NBR_ROM_GESTION
         
          ds18b20_exec_loop_2:
C:00073e 912d      	ld			REG_TEMP_R18, X+
C:00073f 9329      	st			Y+, REG_TEMP_R18
C:000740 951a      	dec		REG_TEMP_R17
C:000741 f7e1      	brne		ds18b20_exec_loop_2
         	; End: Copy ROM @ 'REG_TEMP_R17' into 'G_DS18B20_BYTES_SEND'
         
C:000742 e61d      	ldi		REG_TEMP_R17, 'm'
C:000743 df76      	rcall		uos_print_mark_skip
C:000744 d422      	rcall		ds18b20_match_rom
         
C:000745 9110 0177 	lds		REG_TEMP_R17, G_BUS_1_WIRE_FLAGS
C:000747 fd10      	sbrc		REG_TEMP_R17, FLG_DS18B20_CONV_T_IDX
C:000748 c003      	rjmp		ds18b20_conversion
         
C:000749 fd11      	sbrc		REG_TEMP_R17, FLG_DS18B20_TEMP_IDX
C:00074a c005      	rjmp		ds18b20_temp
         
C:00074b c007      	rjmp		ds18b20_exec_cont_d
         
          ds18b20_conversion:
C:00074c e613      	ldi		REG_TEMP_R17, 'c'
C:00074d df6c      	rcall		uos_print_mark_skip
C:00074e d3e8      	rcall		ds18b20_convert_t
C:00074f c003      	rjmp		ds18b20_exec_cont_d
         
          ds18b20_temp:
C:000750 e714      	ldi		REG_TEMP_R17, 't'
C:000751 df68      	rcall		uos_print_mark_skip
C:000752 d3ee      	rcall		ds18b20_read_scratchpad
         	;rjmp		ds18b20_exec_cont_d
         
          ds18b20_exec_cont_d:
C:000753 dc37      	rcall		fifo_tx_to_send_sync
         
C:000754 910f      	pop		REG_TEMP_R16			; Restauration #N
C:000755 9503      	inc		REG_TEMP_R16			; #N suivant
C:000756 cfde      	rjmp		ds18b20_exec_loop
         	; Fin: Conversion pour chaque ROM detecte
         
          ds18b20_exec_conversion_end:
         	; Test si tous les 'G_DS18B20_NBR_ROM_FOUND' ont ete balayes
C:000757 9110 0180 	lds		REG_TEMP_R17, G_DS18B20_NBR_ROM_FOUND
C:000759 2311      	tst		REG_TEMP_R17
C:00075a f099      	breq		ds18b20_exec_build_frame		; Construction de la trame a emettre
         
C:00075b 1301      	cpse		REG_TEMP_R16, REG_TEMP_R17		; Fin si erreur de comparaison
C:00075c c01d      	rjmp		ds18b20_exec_end
         
         	; Recherche des capteurs en alarme si fin de la conversion
C:00075d 9110 0177 	lds		REG_TEMP_R17, G_BUS_1_WIRE_FLAGS
C:00075f fd10      	sbrc		REG_TEMP_R17, FLG_DS18B20_CONV_T_IDX
C:000760 c004      	rjmp		ds18b20_exec_search_alarm
         
C:000761 7f1d      	cbr		REG_TEMP_R17, FLG_DS18B20_TEMP_MSK
C:000762 9310 0177 	sts		G_BUS_1_WIRE_FLAGS, REG_TEMP_R17
C:000764 c009      	rjmp		ds18b20_exec_build_frame
         
          ds18b20_exec_search_alarm:
C:000765 7f1e      	cbr		REG_TEMP_R17, FLG_DS18B20_CONV_T_MSK
C:000766 6012      	sbr		REG_TEMP_R17, FLG_DS18B20_TEMP_MSK
C:000767 9310 0177 	sts		G_BUS_1_WIRE_FLAGS, REG_TEMP_R17
         
C:000769 e611      	ldi		REG_TEMP_R17, 'a'
C:00076a df4f      	rcall		uos_print_mark_skip
C:00076b d4c7      	rcall		ds18b20_search_alarm
         
         	; Effacement des emplacements 'G_DS18B20_ALR_ROM_N' pour acceuillir les trames
C:00076c d0c4      	rcall		ds18b20_clear_alr
         
C:00076d cfc6      	rjmp		ds18b20_exec_pass
         
          ds18b20_exec_build_frame:
C:00076e e616      	ldi		REG_TEMP_R17, 'f'
C:00076f df4a      	rcall		uos_print_mark_skip
         
         	; Complements d'informations de la trame complete a emettre
C:000770 d1fb      	rcall		buid_frame_complement
         
         	; Preparation prochaine emission
C:000771 91d0 0149 	lds		REG_Y_MSB, G_HEADER_NUM_FRAME_MSB
C:000773 91c0 014a 	lds		REG_Y_LSB, G_HEADER_NUM_FRAME_LSB
C:000775 9621      	adiw		REG_Y_LSB, 1
C:000776 93d0 0149 	sts		G_HEADER_NUM_FRAME_MSB, REG_Y_MSB
C:000778 93c0 014a 	sts		G_HEADER_NUM_FRAME_LSB, REG_Y_LSB
         
          ds18b20_exec_end:
         	; Reactivation trace
C:00077a 7d8f      	cbr		REG_FLAGS_0, FLG_0_PRINT_SKIP_MSK
         
         	; Emission de la trame complete
C:00077b d232      	rcall		ds18b20_send_frame
         
C:00077c 9508      	ret
         ; ---------
         
         ; ---------
         ; Raz des 16 bytes [G_DS18B20_BYTES_RESP, ..., (G_DS18B20_BYTES_RESP + 15)]
         ;  et des 16 bytes [G_DS18B20_BYTES_SEND, ..., (G_DS18B20_BYTES_SEND + 15)]
         ; ---------
          ds18b20_clear:
         ; ---------
C:00077d e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_RESP)
C:00077e e5cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_RESP)
C:00077f e120      	ldi		REG_TEMP_R18, 16
C:000780 2700      	clr		REG_TEMP_R16
         
          ds18b20_clear_loop:
C:000781 9309      	st			Y+, REG_TEMP_R16
C:000782 952a      	dec		REG_TEMP_R18
C:000783 f7e9      	brne		ds18b20_clear_loop
         
C:000784 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_SEND)
C:000785 e4cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_SEND)
C:000786 e120      	ldi		REG_TEMP_R18, 16
C:000787 2700      	clr		REG_TEMP_R16
         
          ds18b20_clear_loop_2:
C:000788 9309      	st			Y+, REG_TEMP_R16
C:000789 952a      	dec		REG_TEMP_R18
C:00078a f7e9      	brne		ds18b20_clear_loop_2
         
C:00078b e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_ROM)
C:00078c e6cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_ROM)
C:00078d e028      	ldi		REG_TEMP_R18, DS18B20_NBR_ROM_GESTION
C:00078e 2700      	clr		REG_TEMP_R16
         
          ds18b20_clear_loop_3:
C:00078f 9309      	st			Y+, REG_TEMP_R16
C:000790 952a      	dec		REG_TEMP_R18
C:000791 f7e9      	brne		ds18b20_clear_loop_3
         
C:000792 9508      	ret
         ; ---------
         
         ; ---------
         ; ds18b20_reset: Generation de la pulse RESET --\__/---- de 1mS
         ; ---------
         ; La norme specifie > 480uS
         ;
         ; Remarque: L'execution est ininterruptible
         ;           => TODO: Amelioration peut eviter d'etre "sourd" sur la recpetion Rx
         ; ---------
          ds18b20_reset:
C:000793 dfe9      	rcall		ds18b20_clear							; Raz des zone d'emission et reception
         
C:000794 94f8      	cli
         
C:000795 9ac3      	sbi		PORTB, IDX_BIT_LED_GREEN			; Extinction Led GREEN
C:000796 98c2      	cbi		PORTB, IDX_BIT_1_WIRE
         
C:000797 e011      	ldi		REG_TEMP_R17, 1						; Spare for awaiting > 255mS
         
          ds18b20_reset_loop_1:
C:000798 e604      	ldi		REG_TEMP_R16, 100						; Wait 1mS
         
          ds18b20_reset_loop_2:
C:000799 d915      	rcall		uos_delay_10uS
C:00079a 950a      	dec		REG_TEMP_R16
C:00079b f7e9      	brne		ds18b20_reset_loop_2
         
C:00079c 951a      	dec		REG_TEMP_R17
C:00079d f7d1      	brne		ds18b20_reset_loop_1
         
C:00079e 9ac2      	sbi		PORTB, IDX_BIT_1_WIRE
         
         	; Presence detect ?
C:00079f 98ba      	cbi		DDRB, IDX_BIT_1_WIRE					; <PORTB<2> en entree
C:0007a0 d36b      	rcall		delay_65uS
         
C:0007a1 e310      	ldi		REG_TEMP_R17, '0'
C:0007a2 99b2      	sbic		PINB, IDX_BIT_1_WIRE
C:0007a3 e311      	ldi		REG_TEMP_R17, '1'						; ... et non <PORTB<2> a 1
         
C:0007a4 e624      	ldi		REG_TEMP_R18, 100						; Wait 1mS
         
          ds18b20_reset_loop_3:
C:0007a5 d909      	rcall		uos_delay_10uS
C:0007a6 952a      	dec		REG_TEMP_R18
C:0007a7 f7e9      	brne		ds18b20_reset_loop_3
         
C:0007a8 9aba      	sbi		DDRB, IDX_BIT_1_WIRE					; <PORTB<2> en sortie
         
C:0007a9 e500      	ldi		REG_TEMP_R16, 'P'
C:0007aa dbc2      	rcall		push_1_char_in_fifo_tx_skip
         	
C:0007ab 2f01      	mov		REG_TEMP_R16, REG_TEMP_R17
C:0007ac dbc0      	rcall		push_1_char_in_fifo_tx_skip
C:0007ad dee2      	rcall		uos_print_line_feed_skip
         	; End: Presence detect ?
         
C:0007ae 9478      	sei
C:0007af 9508      	ret
         ; ---------
         
         ; ---------
          ds18b20_print_response:
C:0007b0 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_RESP)
C:0007b1 e5cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_RESP)
         
          ds18b20_print_response_loop:
C:0007b2 91b9      	ld			REG_X_MSB, Y+
C:0007b3 91a9      	ld			REG_X_LSB, Y+
C:0007b4 def4      	rcall		uos_print_2_bytes_hexa_skip
         
C:0007b5 952a      	dec		REG_TEMP_R18
C:0007b6 f7d9      	brne		ds18b20_print_response_loop
         
C:0007b7 ded8      	rcall		uos_print_line_feed_skip
C:0007b8 9508      	ret
         ; ---------
         
         ; ---------
          ds18b20_print_rom_send:
C:0007b9 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_SEND)
C:0007ba e4cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_SEND)
         
C:0007bb e024      	ldi		REG_TEMP_R18, 4
         
          ds18b20_print_rom_send_loop:
C:0007bc 91b9      	ld			REG_X_MSB, Y+
C:0007bd 91a9      	ld			REG_X_LSB, Y+
C:0007be deea      	rcall		uos_print_2_bytes_hexa_skip
         
C:0007bf 952a      	dec		REG_TEMP_R18
C:0007c0 f7d9      	brne		ds18b20_print_rom_send_loop
         
C:0007c1 dece      	rcall		uos_print_line_feed_skip
         
C:0007c2 9508      	ret
         ; ---------
         
         ; ---------
          ds18b20_print_rom:
C:0007c3 e502      	ldi		REG_TEMP_R16, 'R'
C:0007c4 dba8      	rcall		push_1_char_in_fifo_tx_skip
         
C:0007c5 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_ROM)
C:0007c6 e6cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_ROM)
         
C:0007c7 e024      	ldi		REG_TEMP_R18, 4
         
          ds18b20_print_rom_loop:
C:0007c8 91b9      	ld			REG_X_MSB, Y+
C:0007c9 91a9      	ld			REG_X_LSB, Y+
C:0007ca dede      	rcall		uos_print_2_bytes_hexa_skip
         
C:0007cb 952a      	dec		REG_TEMP_R18
C:0007cc f7d9      	brne		ds18b20_print_rom_loop
         
C:0007cd dec2      	rcall		uos_print_line_feed_skip
         
C:0007ce 9508      	ret
         ; ---------
         
         ; ---------
         ; Clear of ROM table in 'G_DS18B20_BYTES_ROM' to 'G_DS18B20_ROM_0', ...
         ; ---------
          ds18b20_clear_rom:
C:0007cf e0f1      	ldi		REG_Z_MSB, high(G_DS18B20_ROM_0)
C:0007d0 e8e4      	ldi		REG_Z_LSB, low(G_DS18B20_ROM_0)
         
C:0007d1 2700      	clr		REG_TEMP_R16
         
         	; Balayage des 8 x 8 bytes des ROM a rechercher
C:0007d2 e420      	ldi		REG_TEMP_R18, (8 * 8)
         
          ds18b20_clear_rom_loop:
C:0007d3 9301      	st			Z+, REG_TEMP_R16
         
C:0007d4 952a      	dec		REG_TEMP_R18
C:0007d5 f7e9      	brne		ds18b20_clear_rom_loop
         
C:0007d6 9508      	ret
         ; ---------
         
         ; ---------
         ; Copy of ROM found in 'G_DS18B20_BYTES_ROM' to 'G_DS18B20_ROM_0' @ 'G_DS18B20_ROM_IDX'
         ; ---------
          ds18b20_copy_rom:
C:0007d7 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_ROM)
C:0007d8 e6cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_ROM)
         
C:0007d9 9100 0182 	lds		REG_TEMP_R16, G_DS18B20_ROM_IDX_WRK
C:0007db e0f1      	ldi		REG_Z_MSB, high(G_DS18B20_ROM_0)
C:0007dc e8e4      	ldi		REG_Z_LSB, low(G_DS18B20_ROM_0)
C:0007dd 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:0007de 2711      	clr		REG_TEMP_R17
C:0007df 1ff1      	adc		REG_Z_MSB, REG_TEMP_R17
         
         	; Preparation prochaine copie
C:0007e0 e028      	ldi		REG_TEMP_R18, DS18B20_NBR_ROM_GESTION
C:0007e1 0f02      	add		REG_TEMP_R16, REG_TEMP_R18
C:0007e2 9300 0182 	sts		G_DS18B20_ROM_IDX_WRK, REG_TEMP_R16
         
          ds18b20_copy_rom_loop:
C:0007e4 9109      	ld			REG_TEMP_R16, Y+
C:0007e5 9301      	st			Z+, REG_TEMP_R16
         
C:0007e6 952a      	dec		REG_TEMP_R18
C:0007e7 f7e1      	brne		ds18b20_copy_rom_loop
         
C:0007e8 9508      	ret
         ; ---------
         
         ; ---------
         ; Compare of ROM found in 'G_DS18B20_BYTES_ROM' with all from ['G_DS18B20_ROM_0', ..., 'G_DS18B20_ROM_7']
         ;
         ; Remarque: Seul le test du CRC8 est effectue
         ;           On suppose qu'il n'y pas 2 ROM differents avec le meme CRC8 valide
         ;
         ; => Retour:
         ;    - 0xff si "Non trouve"
         ;    - L'index [0, 8, 16, ...] si "trouve"
         ; ---------
          ds18b20_compare_rom:
C:0007e9 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_ROM_0)
C:0007ea e8c4      	ldi		REG_Y_LSB, low(G_DS18B20_ROM_0)
         
C:0007eb ef08      	ldi		REG_TEMP_R16, -8		; Index du CRC du n-ieme ROM (0, 8, 16, etc.)
         
          ds18b20_compare_rom_loop:
C:0007ec 5f08      	subi		REG_TEMP_R16, -8		; 'REG_TEMP_R16' += 8
         
         	; Reinit 'Y' car 'REG_TEMP_R16' l'adresse a tester est ('Y' + 'REG_TEMP_R16')
C:0007ed e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_ROM_0)
C:0007ee e8c4      	ldi		REG_Y_LSB, low(G_DS18B20_ROM_0)
         
C:0007ef 0fc0      	add		REG_Y_LSB, REG_TEMP_R16
C:0007f0 2711      	clr		REG_TEMP_R17
C:0007f1 1fd1      	adc		REG_Y_MSB, REG_TEMP_R17
         
C:0007f2 9120 0176 	lds		REG_TEMP_R18, (G_DS18B20_BYTES_ROM + 7)
C:0007f4 813f      	ldd		REG_TEMP_R19, Y+7
C:0007f5 1323      	cpse		REG_TEMP_R18, REG_TEMP_R19			; Famille differente ?
C:0007f6 c012      	rjmp		ds18b20_compare_rom_not_found		; Non
         
C:0007f7 9320 0179 	sts		G_DS18B20_FAMILLE, REG_TEMP_R18	; Update for build frame
         
C:0007f9 9120 016f 	lds		REG_TEMP_R18, G_DS18B20_BYTES_ROM
C:0007fb 8138      	ld			REG_TEMP_R19, Y
C:0007fc 1323      	cpse		REG_TEMP_R18, REG_TEMP_R19			; CRC different ?
C:0007fd c00b      	rjmp		ds18b20_compare_rom_not_found		; Non
         
          ds18b20_compare_rom_found:
C:0007fe 930f      	push		REG_TEMP_R16
C:0007ff 2fa0      	mov		REG_X_LSB, REG_TEMP_R16
C:000800 de99      	rcall		uos_print_1_byte_hexa_skip
         
C:000801 2fbd      	mov		REG_X_MSB, REG_Y_MSB
C:000802 2fac      	mov		REG_X_LSB, REG_Y_LSB
C:000803 dea5      	rcall		uos_print_2_bytes_hexa_skip
         
C:000804 e406      	ldi		REG_TEMP_R16, 'F'
C:000805 db67      	rcall		push_1_char_in_fifo_tx_skip
C:000806 de89      	rcall		uos_print_line_feed_skip
C:000807 910f      	pop		REG_TEMP_R16
         
C:000808 c027      	rjmp		ds18b20_compare_rom_ret
         
          ds18b20_compare_rom_not_found:
         	; Test du CRC8 pour un nouveau ROM non trouve
C:000809 930f      	push		REG_TEMP_R16
C:00080a 93df      	push		REG_Y_MSB
C:00080b 93cf      	push		REG_Y_LSB
C:00080c e008      	ldi		REG_TEMP_R16, NBR_BITS_TO_SHIFT			; 8 bytes pour le calcul sur les ROM
C:00080d e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_ROM)	; Adresse de 'G_DS18B20_BYTES_ROM'
C:00080e e6cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_ROM)
         
C:00080f 94e8      	clt															; Test du CRC8 avec non prise en compte du 1st byte
C:000810 d086      	rcall		ds18b20_crc8_bypass
         
C:000811 9468      	set															; A priori, CRC8 recu egal a celui attendu ...
C:000812 9100 0068 	lds		REG_TEMP_R16, G_CALC_CRC8
C:000814 9110 016f 	lds		REG_TEMP_R17, G_DS18B20_BYTES_ROM
C:000816 1301      	cpse		REG_TEMP_R16, REG_TEMP_R17
C:000817 94e8      	clt															; ... et non CRC8 recu different de celui attendu
         
C:000818 91cf      	pop		REG_Y_LSB
C:000819 91df      	pop		REG_Y_MSB
C:00081a 910f      	pop		REG_TEMP_R16
         
C:00081b f02e      	brts		ds18b20_compare_rom_crc8_ok		; CRC8 calcule et egal a celui recu ?
         
          ds18b20_compare_rom_crc8_ko:						; Non
C:00081c e40b      	ldi		REG_TEMP_R16, 'K'
C:00081d db4f      	rcall		push_1_char_in_fifo_tx_skip
C:00081e de71      	rcall		uos_print_line_feed_skip
         
C:00081f e000      	ldi		REG_TEMP_R16, 0						; Force a ROM trouve (retour avec 'REG_TEMP_R16' != 0 ;-)
C:000820 c00f      	rjmp		ds18b20_compare_rom_ret
         
          ds18b20_compare_rom_crc8_ok:						; Oui
         	; Fin: Test du CRC8 pour un nouveau ROM non trouve
         
          ds18b20_compare_rom_not_found_save:
C:000821 930f      	push		REG_TEMP_R16
C:000822 2fbd      	mov		REG_X_MSB, REG_Y_MSB
C:000823 2fac      	mov		REG_X_LSB, REG_Y_LSB
C:000824 de84      	rcall		uos_print_2_bytes_hexa_skip
         
C:000825 e606      	ldi		REG_TEMP_R16, 'f'
C:000826 db46      	rcall		push_1_char_in_fifo_tx_skip
C:000827 de68      	rcall		uos_print_line_feed_skip
C:000828 910f      	pop		REG_TEMP_R16
         
         	; Test de depassement de l'index 'REG_TEMP_R16'
C:000829 9110 0182 	lds		REG_TEMP_R17, G_DS18B20_ROM_IDX_WRK
C:00082b 1701      	cp			REG_TEMP_R16, REG_TEMP_R17
C:00082c f00a      	brmi		ds18b20_compare_rom_loop_cont_d
C:00082d c001      	rjmp		ds18b20_compare_rom_loop_end
         
          ds18b20_compare_rom_loop_cont_d:
C:00082e cfbd      	rjmp		ds18b20_compare_rom_loop
         
          ds18b20_compare_rom_loop_end:
C:00082f ef0f      	ldi		REG_TEMP_R16, 0xff
         
          ds18b20_compare_rom_ret:
C:000830 9508      	ret
         ; ---------
         
         ; ---------
         ; Gestion des alarmes
         ; ---------
         ; ds18b20_clear_alr:
         ; ds18b20_alr_copy_rom:
         ; ds18b20_compare_alr_rom:
         ; ds18b20_search_alarm:    Recherche des capteurs en "alarme"
         ; ---------
         ; Clear of ROM table 'G_DS18B20_ALR_ROM_0', ...
         ; ---------
          ds18b20_clear_alr:
C:000831 e0f1      	ldi		REG_Z_MSB, high(G_DS18B20_ALR_ROM_0)
C:000832 eaeb      	ldi		REG_Z_LSB, low(G_DS18B20_ALR_ROM_0)
         
C:000833 2700      	clr		REG_TEMP_R16
         
         	; Balayage des 8 x 8 bytes des ROM a rechercher
C:000834 e420      	ldi		REG_TEMP_R18, (8 * 8)
         
          ds18b20_clear_alr_loop:
C:000835 9301      	st			Z+, REG_TEMP_R16
         
C:000836 952a      	dec		REG_TEMP_R18
C:000837 f7e9      	brne		ds18b20_clear_alr_loop
         
C:000838 9508      	ret
         ; ---------
         
         ; ---------
         ; Copy of ROM found in 'G_DS18B20_BYTES_ROM' to 'G_DS18B20_ALR_ROM_0' @ 'G_DS18B20_ALR_ROM_IDX'
         ; => Code identique a 'ds18b20_copy_rom' sur les variables 'G_DS18B20_ALR_ROM_X'
         ;    a la place de 'G_DS18B20_XXX'
         ; ---------
          ds18b20_alr_copy_rom:
C:000839 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_ROM)
C:00083a e6cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_ROM)
         
C:00083b 9100 01aa 	lds		REG_TEMP_R16, G_DS18B20_ALR_ROM_IDX_WRK
C:00083d e0f1      	ldi		REG_Z_MSB, high(G_DS18B20_ALR_ROM_0)
C:00083e eaeb      	ldi		REG_Z_LSB, low(G_DS18B20_ALR_ROM_0)
C:00083f 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:000840 2711      	clr		REG_TEMP_R17
C:000841 1ff1      	adc		REG_Z_MSB, REG_TEMP_R17
         
         	; Preparation prochaine copie
C:000842 e028      	ldi		REG_TEMP_R18, DS18B20_NBR_ROM_GESTION
C:000843 0f02      	add		REG_TEMP_R16, REG_TEMP_R18
C:000844 9300 01aa 	sts		G_DS18B20_ALR_ROM_IDX_WRK, REG_TEMP_R16
         
          ds18b20_alr_copy_rom_loop:
C:000846 9109      	ld			REG_TEMP_R16, Y+
C:000847 9301      	st			Z+, REG_TEMP_R16
         
C:000848 952a      	dec		REG_TEMP_R18
C:000849 f7e1      	brne		ds18b20_alr_copy_rom_loop
         
C:00084a 9508      	ret
         ; ---------
         
         ; ---------
         ; Compare of ROM found in 'G_DS18B20_BYTES_ROM' with all from ['G_DS18B20_ALR_ROM_0', ..., 'G_DS18B20_ALR_ROM_7']
         ;
         ; Remarque: Seul le test du CRC8 est effectue 
         ;           On suppose qu'il n'y pas 2 ROM differents avec le meme CRC8 valide
         ;
         ; => Retour:
         ;    - 0xff si "Non trouve"
         ;    - L'index [0, 8, 16, ...] si "trouve"
         ; ---------
          ds18b20_compare_alr_rom:
C:00084b e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_ALR_ROM_0)
C:00084c eacb      	ldi		REG_Y_LSB, low(G_DS18B20_ALR_ROM_0)
         
C:00084d ef08      	ldi		REG_TEMP_R16, -8		; Index du CRC du n-ieme ROM (0, 8, 16, etc.)
         
          ds18b20_compare_alr_rom_loop:
C:00084e 5f08      	subi		REG_TEMP_R16, -8		; 'REG_TEMP_R16' += 8
         
         	; Reinit 'Y' car 'REG_TEMP_R16' l'adresse a tester est ('Y' + 'REG_TEMP_R16')
C:00084f e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_ALR_ROM_0)
C:000850 eacb      	ldi		REG_Y_LSB, low(G_DS18B20_ALR_ROM_0)
         
C:000851 0fc0      	add		REG_Y_LSB, REG_TEMP_R16
C:000852 2711      	clr		REG_TEMP_R17
C:000853 1fd1      	adc		REG_Y_MSB, REG_TEMP_R17
         
C:000854 9120 0176 	lds		REG_TEMP_R18, (G_DS18B20_BYTES_ROM + 7)
C:000856 813f      	ldd		REG_TEMP_R19, Y+7
C:000857 1323      	cpse		REG_TEMP_R18, REG_TEMP_R19			; Famille differente ?
C:000858 c010      	rjmp		ds18b20_compare_alr_rom_not_found		; Non
         
C:000859 9120 016f 	lds		REG_TEMP_R18, G_DS18B20_BYTES_ROM
C:00085b 8138      	ld			REG_TEMP_R19, Y
C:00085c 1323      	cpse		REG_TEMP_R18, REG_TEMP_R19			; CRC different ?
C:00085d c00b      	rjmp		ds18b20_compare_alr_rom_not_found		; Non
         
          ds18b20_compare_alr_rom_found:
C:00085e 930f      	push		REG_TEMP_R16
C:00085f 2fa0      	mov		REG_X_LSB, REG_TEMP_R16
C:000860 de39      	rcall		uos_print_1_byte_hexa_skip
         
C:000861 2fbd      	mov		REG_X_MSB, REG_Y_MSB
C:000862 2fac      	mov		REG_X_LSB, REG_Y_LSB
C:000863 de45      	rcall		uos_print_2_bytes_hexa_skip
         
C:000864 e406      	ldi		REG_TEMP_R16, 'F'
C:000865 db07      	rcall		push_1_char_in_fifo_tx_skip
C:000866 de29      	rcall		uos_print_line_feed_skip
C:000867 910f      	pop		REG_TEMP_R16
         
C:000868 c027      	rjmp		ds18b20_compare_alr_rom_ret
         
          ds18b20_compare_alr_rom_not_found:
         	; Test du CRC8 pour un nouveau ROM non trouve
C:000869 930f      	push		REG_TEMP_R16
C:00086a 93df      	push		REG_Y_MSB
C:00086b 93cf      	push		REG_Y_LSB
C:00086c e008      	ldi		REG_TEMP_R16, NBR_BITS_TO_SHIFT			; 8 bytes pour le calcul sur les ROM
C:00086d e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_ROM)	; Adresse de 'G_DS18B20_BYTES_ROM'
C:00086e e6cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_ROM)
         
C:00086f 94e8      	clt															; Test du CRC8 avec non prise en compte du 1st byte
C:000870 d026      	rcall		ds18b20_crc8_bypass
         
C:000871 9468      	set															; A priori, CRC8 recu egal a celui attendu ...
C:000872 9100 0068 	lds		REG_TEMP_R16, G_CALC_CRC8
C:000874 9110 016f 	lds		REG_TEMP_R17, G_DS18B20_BYTES_ROM
C:000876 1301      	cpse		REG_TEMP_R16, REG_TEMP_R17
C:000877 94e8      	clt															; ... et non CRC8 recu different de celui attendu
         
C:000878 91cf      	pop		REG_Y_LSB
C:000879 91df      	pop		REG_Y_MSB
C:00087a 910f      	pop		REG_TEMP_R16
         
C:00087b f02e      	brts		ds18b20_compare_alr_rom_crc8_ok		; CRC8 calcule et egal a celui recu ?
         
          ds18b20_compare_alr_rom_crc8_ko:						; Non
C:00087c e40b      	ldi		REG_TEMP_R16, 'K'
C:00087d daef      	rcall		push_1_char_in_fifo_tx_skip
C:00087e de11      	rcall		uos_print_line_feed_skip
         
C:00087f e000      	ldi		REG_TEMP_R16, 0						; Force a ROM trouve (retour avec 'REG_TEMP_R16' != 0 ;-)
C:000880 c00f      	rjmp		ds18b20_compare_alr_rom_ret
         
          ds18b20_compare_alr_rom_crc8_ok:						; Oui
         	; Fin: Test du CRC8 pour un nouveau ROM non trouve
         
          ds18b20_compare_alr_rom_not_found_save:
C:000881 930f      	push		REG_TEMP_R16
C:000882 2fbd      	mov		REG_X_MSB, REG_Y_MSB
C:000883 2fac      	mov		REG_X_LSB, REG_Y_LSB
C:000884 de24      	rcall		uos_print_2_bytes_hexa_skip
         
C:000885 e606      	ldi		REG_TEMP_R16, 'f'
C:000886 dae6      	rcall		push_1_char_in_fifo_tx_skip
C:000887 de08      	rcall		uos_print_line_feed_skip
C:000888 910f      	pop		REG_TEMP_R16
         
         	; Test de depassement de l'index 'REG_TEMP_R16'
C:000889 9110 01aa 	lds		REG_TEMP_R17, G_DS18B20_ALR_ROM_IDX_WRK
C:00088b 1701      	cp			REG_TEMP_R16, REG_TEMP_R17
C:00088c f00a      	brmi		ds18b20_compare_alr_rom_loop_cont_d
C:00088d c001      	rjmp		ds18b20_compare_alr_rom_loop_end
         
          ds18b20_compare_alr_rom_loop_cont_d:
C:00088e cfbf      	rjmp		ds18b20_compare_alr_rom_loop
         
          ds18b20_compare_alr_rom_loop_end:
C:00088f ef0f      	ldi		REG_TEMP_R16, 0xff
         
          ds18b20_compare_alr_rom_ret:
C:000890 9508      	ret
         ; ---------
         ; Fin: Gestion des alarmes
         ; ---------
         
         ; ---------
         ; CRC8-MAXIM
         ; ---------
         ; ds18b20_crc8_calc:   Calcul du CRC8
         ; ds18b20_crc8_test:   Test du CRC8
         ; ds18b20_crc8_bypass: Test du CRC8 avec non prise en compte du 1st byte
         ; ---------
         ; Input:
         ;   - Y:            Adresse du 1st byte
         ;   - REG_TEMP_R16: Nombre de bytes
         ;     => ('Y' + REG_TEMP_R16): Adresse qui suit le dernier byte a lire
         ;
         ;   - Bit Toggle 'T' a 0 pour une non prise en compte du 1st byte
         ;     => Le CRC8 calcule doit etre compare a celui recu
         ;
         ;   - Bit Toggle 'T' a 1 pour une prise en compte du 1st byte
         ;     => Le CRC8 calcule doit etre a 0
         ;
         ; Code en Langage C:
         ;   - 'i__byte': Byte en entree avec le Bit 0 a prendre en compte
         ;                => Bit 0 issu de 8 decalages a droite
         ;
         ;   - 'crc':     CRC8 incremental initialise a 0x00
         ;   - CRC8_POLYNOMIAL = CRC8_POLYNOMIAL = 0x8C pour le CRC8-MAXIM
         ;
         ;     unsigned char carry = ((crc ^ i__byte) & 0x01);
         ;
         ;     crc >>= 1;
         ;     crc ^= (carry ? CRC8_POLYNOMIAL: 0x00);
         ;
         ; ---------
          ds18b20_crc8_calc:
C:000891 94e8      	clt
C:000892 c001      	rjmp		ds18b20_crc8	
         
          ds18b20_crc8_test:
C:000893 9468      	set
         	;rjmp		ds18b20_crc8
         
          ds18b20_crc8:
C:000894 e009      	ldi		REG_TEMP_R16, 9	; 9 bytes pour le calcul sur les reponses
C:000895 e0d1      	ldi		REG_Y_MSB, 0x01	; Adresse de 'G_DS18B20_BYTES_RESP'
C:000896 e6c0      	ldi		REG_Y_LSB, 0x60
         
          ds18b20_crc8_bypass:
C:000897 930f      	push		REG_TEMP_R16
C:000898 931f      	push		REG_TEMP_R17
C:000899 932f      	push		REG_TEMP_R18
C:00089a 933f      	push		REG_TEMP_R19
C:00089b 93bf      	push		REG_X_MSB
C:00089c 93af      	push		REG_X_LSB
C:00089d 93df      	push		REG_Y_MSB
C:00089e 93cf      	push		REG_Y_LSB
C:00089f 93ff      	push		REG_Z_MSB
C:0008a0 93ef      	push		REG_Z_LSB
         
C:0008a1 0fc0      	add		REG_Y_LSB, REG_TEMP_R16
C:0008a2 2711      	clr		REG_TEMP_R17
C:0008a3 1fd1      	adc		REG_Y_MSB, REG_TEMP_R17		; 'Y' pointe sur l'addrese qui suit le dernier byte
         
C:0008a4 2f20      	mov		REG_TEMP_R18, REG_TEMP_R16	; Parcours sans le 1st byte qui contient
         
C:0008a5 f00e      	brts		ds18b20_crc8_more		; 'T'=0: Calcul CRC8 pour comparaison 'T'=1: CRC8 a 0 si Ok
C:0008a6 952a      	dec		REG_TEMP_R18
         
          ds18b20_crc8_more:
C:0008a7 2733      	clr		REG_TEMP_R19								; CRC8 calcule
C:0008a8 9330 0068 	sts		G_CALC_CRC8, REG_TEMP_R19
         
          ds18b20_crc8_loop_bytes:
C:0008aa 9130 0068 	lds		REG_TEMP_R19, G_CALC_CRC8				; Reprise du dernier CRC8 calcule
C:0008ac 911a      	ld			REG_TEMP_R17, -Y
         
C:0008ad 2fa1      	mov		REG_X_LSB, REG_TEMP_R17
C:0008ae ddeb      	rcall		uos_print_1_byte_hexa_skip
         	
C:0008af 932f      	push		REG_TEMP_R18
         
C:0008b0 e028      	ldi		REG_TEMP_R18, NBR_BITS_TO_SHIFT
         
          ds18b20_crc8_loop_bit:
C:0008b1 2f03      	mov		REG_TEMP_R16, REG_TEMP_R19	; 'REG_TEMP_R19' contient le CRC8 calcule
C:0008b2 2701      	eor		REG_TEMP_R16, REG_TEMP_R17	; 'REG_TEMP_R17' contient le byte a inserer dans le polynome
C:0008b3 7001      	andi		REG_TEMP_R16, 0x01			; carry = ((crc ^ i__byte) & 0x01);
         
C:0008b4 94e8      	clt											; 'T' determine le report de la carry	
C:0008b5 f009      	breq		ds18b20_crc8_a
C:0008b6 9468      	set
         
          ds18b20_crc8_a:
C:0008b7 9536      	lsr		REG_TEMP_R19					; crc >>= 1;
C:0008b8 f416      	brtc		ds18b20_crc8_b
         
C:0008b9 e80c      	ldi		REG_TEMP_R16, CRC8_POLYNOMIAL
C:0008ba 2730      	eor		REG_TEMP_R19, REG_TEMP_R16					; crc ^= (carry ? CRC8_POLYNOMIAL: 0x00);
         
          ds18b20_crc8_b:
C:0008bb 9330 0068 	sts		G_CALC_CRC8, REG_TEMP_R19
         
C:0008bd 9516      	lsr		REG_TEMP_R17									; i__byte >>= 1
         
C:0008be 952a      	dec		REG_TEMP_R18
C:0008bf f789      	brne		ds18b20_crc8_loop_bit
         
C:0008c0 912f      	pop		REG_TEMP_R18
C:0008c1 952a      	dec		REG_TEMP_R18
C:0008c2 f739      	brne		ds18b20_crc8_loop_bytes		; Non prise en compte du 1st byte qui est le CRC8 recu ;-)
         
C:0008c3 e403      	ldi		REG_TEMP_R16, 'C'
C:0008c4 daa8      	rcall		push_1_char_in_fifo_tx_skip
C:0008c5 2fa3      	mov		REG_X_LSB, REG_TEMP_R19
C:0008c6 ddd3      	rcall		uos_print_1_byte_hexa_skip
C:0008c7 ddc8      	rcall		uos_print_line_feed_skip
         
C:0008c8 91ef      	pop		REG_Z_LSB
C:0008c9 91ff      	pop		REG_Z_MSB
C:0008ca 91cf      	pop		REG_Y_LSB
C:0008cb 91df      	pop		REG_Y_MSB
C:0008cc 91af      	pop		REG_X_LSB
C:0008cd 91bf      	pop		REG_X_MSB
C:0008ce 913f      	pop		REG_TEMP_R19
C:0008cf 912f      	pop		REG_TEMP_R18
C:0008d0 911f      	pop		REG_TEMP_R17
C:0008d1 910f      	pop		REG_TEMP_R16
         
C:0008d2 9508      	ret
         ; ---------
         ; Fin: CRC8-MAXIM
         ; ---------
         
         ; ---------
         ; Valeur du ROM #N detecte
         ;
         ; Input:
         ;   - 'REG_TEMP_R16' dans la plage [0, 1, 2, ..., ('G_DS18B20_NBR_ROM_FOUND' - 1)]
         ;
         ; Retour:
         ;   - Bit Toggle 'T' a 0 pour non detecte (N >= 'G_DS18B20_NBR_ROM')
         ;   - Bit Toggle 'T' a 1 pour detecte
         ;     => 'X' contient l'adresse du ROM #N ('G_DS18B20_ROM_0', 'G_DS18B20_ROM_1', etc.)
         ;
          #if 0
          #endif
         
          ds18b20_get_rom_detected_bypass:
C:0008d3 930f      	push		REG_TEMP_R16
C:0008d4 2300      	tst		REG_TEMP_R16								; N >= 0 ?
C:0008d5 f092      	brmi		ds18b20_get_rom_detected_ko			; Saut si N < 0
         
C:0008d6 9110 0180 	lds		REG_TEMP_R17, G_DS18B20_NBR_ROM_FOUND	; Oui
C:0008d8 1701      	cp			REG_TEMP_R16, REG_TEMP_R17				; N < 'G_DS18B20_NBR_ROM_FOUND' ?
C:0008d9 f472      	brpl		ds18b20_get_rom_detected_ko			; Saut si N >= 'G_DS18B20_NBR_ROM_FOUND'
         
          ds18b20_get_rom_detected_ok:							; Oui (0 <= N < 'G_DS18B20_NBR_ROM_FOUND')
C:0008da e0b1      	ldi		REG_X_MSB, high(G_DS18B20_ROM_0)
C:0008db e8a4      	ldi		REG_X_LSB, low(G_DS18B20_ROM_0)
         
C:0008dc 0f00      	lsl		REG_TEMP_R16								; Table de ROM definis sur 8 bytes
C:0008dd 0f00      	lsl		REG_TEMP_R16								; => 'REG_TEMP_R16' *= 8
C:0008de 0f00      	lsl		REG_TEMP_R16
         
C:0008df 0fa0      	add		REG_X_LSB, REG_TEMP_R16
C:0008e0 2711      	clr		REG_TEMP_R17
C:0008e1 1fb1      	adc		REG_X_MSB, REG_TEMP_R17
         
C:0008e2 e40f      	ldi		REG_TEMP_R16, 'O'
          #if USE_DS18B20_TRACE
          #else
C:0008e3 da89      	rcall		push_1_char_in_fifo_tx_skip
          #endif
C:0008e4 ddc4      	rcall		uos_print_2_bytes_hexa_skip
C:0008e5 ddaa      	rcall		uos_print_line_feed_skip
         
C:0008e6 9468      	set														; Detecte
C:0008e7 c008      	rjmp		ds18b20_get_rom_detected_ret
         
          ds18b20_get_rom_detected_ko:
C:0008e8 930f      	push		REG_TEMP_R16
C:0008e9 e40b      	ldi		REG_TEMP_R16, 'K'
C:0008ea da82      	rcall		push_1_char_in_fifo_tx_skip
C:0008eb 910f      	pop		REG_TEMP_R16
C:0008ec 2fa0      	mov		REG_X_LSB, REG_TEMP_R16
C:0008ed ddac      	rcall		uos_print_1_byte_hexa_skip
C:0008ee dda1      	rcall		uos_print_line_feed_skip
         
C:0008ef 94e8      	clt														; Non detecte
         
          ds18b20_get_rom_detected_ret:
C:0008f0 910f      	pop		REG_TEMP_R16
C:0008f1 9508      	ret
         ; ---------
         
         ; ---------
         ; Prise de l'index du ROM passe en argument dans la table ['G_DS18B20_ROM_0', ..., 'G_DS18B20_ROM_7']
         ;
         ; - Input:
         ;    - -REG_X_MSB:REG_X_LSB': Adresse du 1st byte du ROM a rechercher
         ;
         ; - Retour dans 'REG_TEMP_R16':
         ;    - 0xff si "Non trouve"
         ;
         ;    - L'index [0, 1, 2, ...] si "trouve" a l'identique sur les 8 octets constituant le ROM
         ; ---------
          ds18b20_get_rom_idx:
C:0008f2 931f      	push		REG_TEMP_R17
C:0008f3 932f      	push		REG_TEMP_R18
C:0008f4 93df      	push		REG_Y_MSB
C:0008f5 93cf      	push		REG_Y_LSB
         
C:0008f6 9110 0180 	lds		REG_TEMP_R17, G_DS18B20_NBR_ROM_FOUND
C:0008f8 2311      	tst		REG_TEMP_R17
C:0008f9 f0a1      	breq		ds18b20_get_rom_idx_not_found
         
C:0008fa e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_ROM_0)
C:0008fb e8c4      	ldi		REG_Y_LSB, low(G_DS18B20_ROM_0)
         
C:0008fc 2700      	clr		REG_TEMP_R16						
         
          ds18b20_get_rom_idx_loop:
C:0008fd 93bf      	push		REG_X_MSB							; Sauvegarde de l'adresse du ROM a tester
C:0008fe 93af      	push		REG_X_LSB
C:0008ff e028      	ldi		REG_TEMP_R18, NBR_BITS_TO_SHIFT		; Comparaison sur les 8 bytes
C:000900 9468      	set												; A priori bytes identiques
         
          ds18b20_get_rom_idx_loop_2:
C:000901 900d      	ld			REG_R0, X+
C:000902 9019      	ld			REG_R1, Y+
C:000903 1001      	cpse		REG_R0, REG_R1
C:000904 94e8      	clt												; Byte(s) different(s) => Continue
         
C:000905 952a      	dec		REG_TEMP_R18
C:000906 f7d1      	brne		ds18b20_get_rom_idx_loop_2
         
C:000907 91af      	pop		REG_X_LSB							; Reprise de l'adresse du ROM a tester
C:000908 91bf      	pop		REG_X_MSB
         
C:000909 f40e      	brtc		ds18b20_get_rom_idx_cont_d		; Les 8 bytes sont identiques ?
C:00090a c018      	rjmp		ds18b20_get_rom_idx_found		; Oui => Fin avec l'index dans 'REG_TEMP_R16'
         
          ds18b20_get_rom_idx_cont_d:					; Non => Continue
C:00090b 9503      	inc		REG_TEMP_R16
C:00090c 951a      	dec		REG_TEMP_R17
C:00090d f779      	brne		ds18b20_get_rom_idx_loop
         
         	;rjmp		ds18b20_get_rom_idx_not_found
         
          ds18b20_get_rom_idx_not_found:
C:00090e ef0f      	ldi		REG_TEMP_R16, 0xff
         
C:00090f 93bf      	push		REG_X_MSB
C:000910 93af      	push		REG_X_LSB
C:000911 93bf      	push		REG_X_MSB
C:000912 93af      	push		REG_X_LSB
C:000913 930f      	push		REG_TEMP_R16
C:000914 e30f      	ldi		REG_TEMP_R16, '?'
C:000915 da57      	rcall		push_1_char_in_fifo_tx_skip
C:000916 91af      	pop		REG_X_LSB
C:000917 dd82      	rcall		uos_print_1_byte_hexa_skip
C:000918 91af      	pop		REG_X_LSB
C:000919 91bf      	pop		REG_X_MSB
C:00091a dd8e      	rcall		uos_print_2_bytes_hexa_skip
C:00091b 2fbd      	mov		REG_X_MSB, REG_Y_MSB
C:00091c 2fac      	mov		REG_X_LSB, REG_Y_LSB
C:00091d dd8b      	rcall		uos_print_2_bytes_hexa_skip
C:00091e dd71      	rcall		uos_print_line_feed_skip
C:00091f 91af      	pop		REG_X_LSB
C:000920 91bf      	pop		REG_X_MSB
         
C:000921 ef0f      	ldi		REG_TEMP_R16, 0xff
C:000922 c008      	rjmp		ds18b20_get_rom_idx_ret
         
          ds18b20_get_rom_idx_found:
C:000923 930f      	push		REG_TEMP_R16
C:000924 930f      	push		REG_TEMP_R16
C:000925 e402      	ldi		REG_TEMP_R16, 'B'
C:000926 da46      	rcall		push_1_char_in_fifo_tx_skip
C:000927 91af      	pop		REG_X_LSB
C:000928 dd71      	rcall		uos_print_1_byte_hexa_skip
C:000929 dd66      	rcall		uos_print_line_feed_skip
C:00092a 910f      	pop		REG_TEMP_R16
         
          ds18b20_get_rom_idx_ret:
C:00092b 91cf      	pop		REG_Y_LSB
C:00092c 91df      	pop		REG_Y_MSB
C:00092d 912f      	pop		REG_TEMP_R18
C:00092e 911f      	pop		REG_TEMP_R17
         
C:00092f 9508      	ret
         ; ---------
         
         ; ---------
         ; Construction des trames a emettre pour chaque capteur
         ; => Les informations issues de 'ds18b20_read_scratchpad' sont deja disponibles
         ; => Les trames sont ecrites aux emplacements ['G_DS18B20_ALR_ROM_0', 'G_DS18B20_ALR_ROM_1', etc.]
         ; ---------
          build_frame_infos:
C:000930 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_RESP)
C:000931 e5cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_RESP)
C:000932 e0f1      	ldi		REG_Z_MSB, high(G_DS18B20_FRAME_0)
C:000933 eaec      	ldi		REG_Z_LSB, low(G_DS18B20_FRAME_0)
C:000934 9110 0183 	lds		REG_TEMP_R17, G_DS18B20_ROM_IDX
         
         	; Inversion pour l'emission du 1st capteur en premier
         	; #0 -> 'G_DS18B20_NBR_ROM_FOUND', #1 -> ('G_DS18B20_NBR_ROM_FOUND' - 1), etc.
C:000936 9100 0180 	lds		REG_TEMP_R16, G_DS18B20_NBR_ROM_FOUND
C:000938 1b01      	sub		REG_TEMP_R16, REG_TEMP_R17	
C:000939 5001      	subi		REG_TEMP_R16, 1
C:00093a 0f00      	lsl		REG_TEMP_R16
C:00093b 0f00      	lsl		REG_TEMP_R16
C:00093c 0f00      	lsl		REG_TEMP_R16
C:00093d 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:00093e 2700      	clr		REG_TEMP_R16
C:00093f 1ff0      	adc		REG_Z_MSB, REG_TEMP_R16
         
C:000940 9100 0179 	lds		REG_TEMP_R16, G_DS18B20_FAMILLE
C:000942 8306      	std		Z + FRAME_IDX_FAMILLE, REG_TEMP_R16
         
C:000943 9100 0183 	lds		REG_TEMP_R16, G_DS18B20_ROM_IDX
C:000945 8307      	std		Z + FRAME_IDX_IDX, REG_TEMP_R16
         
C:000946 8508      	ldd		REG_TEMP_R16, Y + RESP_IDX_TC_LSB
C:000947 8304      	std		Z + FRAME_IDX_TC_LSB, REG_TEMP_R16
         
C:000948 810f      	ldd		REG_TEMP_R16, Y + RESP_IDX_TC_MSB
C:000949 8305      	std		Z + FRAME_IDX_TC_MSB, REG_TEMP_R16
         
C:00094a 810d      	ldd		REG_TEMP_R16, Y + RESP_IDX_TL
C:00094b 8302      	std		Z + FRAME_IDX_TL, REG_TEMP_R16
         
C:00094c 810e      	ldd		REG_TEMP_R16, Y + RESP_IDX_TH
C:00094d 8303      	std		Z + FRAME_IDX_TH, REG_TEMP_R16
         
C:00094e 810a      	ldd		REG_TEMP_R16, Y + RESP_IDX_RESOL_CONV
C:00094f 9502      	swap		REG_TEMP_R16				; Resolution dans REG_TEMP_R16<2,1>
C:000950 9506      	lsr		REG_TEMP_R16				; Resolution dans REG_TEMP_R16<1,0>
C:000951 7003      	andi		REG_TEMP_R16, 0x03		; Isolement de la resolution
         
         	; Add  Etat du capteur en alarme ou non (bit #7 de 'FRAME_IDX_ALR_RES_CONV')
C:000952 93ff      	push		REG_Z_MSB
C:000953 93ef      	push		REG_Z_LSB
         
C:000954 e1f4      	ldi		REG_Z_MSB, ((text_msk_table << 1) / 256)
C:000955 e1e0      	ldi		REG_Z_LSB, ((text_msk_table << 1) % 256)
C:000956 9110 0183 	lds		REG_TEMP_R17, G_DS18B20_ROM_IDX
C:000958 0fe1      	add		REG_Z_LSB, REG_TEMP_R17
C:000959 2711      	clr		REG_TEMP_R17
C:00095a 1ff1      	adc		REG_Z_MSB, REG_TEMP_R17
C:00095b 9114      	lpm		REG_TEMP_R17, Z
C:00095c 9120 0178 	lds		REG_TEMP_R18, G_DS18B20_IN_ALARM
C:00095e 2312      	and		REG_TEMP_R17, REG_TEMP_R18
C:00095f f009      	breq		build_frame_infos_no_alarm
C:000960 6800      	sbr		REG_TEMP_R16, MSK_BIT7	; Etat d'alarme du Capteur dans REG_TEMP_R16<7>
         
          build_frame_infos_no_alarm:
C:000961 91ef      	pop		REG_Z_LSB
C:000962 91ff      	pop		REG_Z_MSB
C:000963 8301      	std		Z + FRAME_IDX_ALR_RES_CONV, REG_TEMP_R16
         	; End: Add  Etat du capteur en alarme ou non (bit #7 de 'FRAME_IDX_ALR_RES_CONV')
         
         	; Calcul du CRC8
C:000964 e008      	ldi		REG_TEMP_R16, NBR_BITS_TO_SHIFT			; CRC8 sur les 7 bytes qui suivent 'Z + FRAME_IDX_CRC8'
C:000965 01ef      	movw		REG_Y_LSB, REG_Z_LSB
C:000966 94e8      	clt
C:000967 df2f      	rcall		ds18b20_crc8_bypass
C:000968 9100 0068 	lds		REG_TEMP_R16, G_CALC_CRC8
C:00096a 8300      	std		Z + FRAME_IDX_CRC8, REG_TEMP_R16
         	; Fin: Calcul du CRC8
         
C:00096b 9508      	ret
         ; ---------
         
         ; ---------
          buid_frame_complement:
         	; Positionnement sur le 1st byte qui suit le dernier byte de la trame capteur
C:00096c e0f1      	ldi		REG_Z_MSB, high(G_DS18B20_FRAME_0)
C:00096d eaec      	ldi		REG_Z_LSB, low(G_DS18B20_FRAME_0)
C:00096e 9100 0180 	lds		REG_TEMP_R16, G_DS18B20_NBR_ROM_FOUND
C:000970 9300 014e 	sts		G_HEADER_NBR_CAPTEURS, REG_TEMP_R16		; Nombre de capteurs
C:000972 0f00      	lsl		REG_TEMP_R16									; Raccourci car 'FRAME_LENGTH_CAPTEUR' == 8
C:000973 0f00      	lsl		REG_TEMP_R16
C:000974 0f00      	lsl		REG_TEMP_R16
C:000975 2f10      	mov		REG_TEMP_R17, REG_TEMP_R16					; Nbr de bytes sans le CRC8 et le Header
         
C:000976 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:000977 2700      	clr		REG_TEMP_R16
C:000978 1ff0      	adc		REG_Z_MSB, REG_TEMP_R16
C:000979 9738      	sbiw		REG_Z_LSB, FRAME_LENGTH_CAPTEUR
         
C:00097a 9100 014e 	lds		REG_TEMP_R16, G_HEADER_NBR_CAPTEURS
C:00097c 8700      	std		Z + FRAME_IDX_NBR_CAPTEURS, REG_TEMP_R16
         
C:00097d 9100 014b 	lds		REG_TEMP_R16, G_HEADER_TIMESTAMP_MSB
C:00097f 8703      	std		Z + FRAME_IDX_TIMESTAMP_MSB, REG_TEMP_R16
C:000980 9100 014c 	lds		REG_TEMP_R16, G_HEADER_TIMESTAMP_MID
C:000982 8702      	std		Z + FRAME_IDX_TIMESTAMP_MID, REG_TEMP_R16
C:000983 9100 014d 	lds		REG_TEMP_R16, G_HEADER_TIMESTAMP_LSB
C:000985 8701      	std		Z + FRAME_IDX_TIMESTAMP_LSB, REG_TEMP_R16
         
C:000986 9100 0149 	lds		REG_TEMP_R16, G_HEADER_NUM_FRAME_MSB
C:000988 8705      	std		Z + FRAME_IDX_NUM_FRAME_MSB, REG_TEMP_R16
C:000989 9100 014a 	lds		REG_TEMP_R16, G_HEADER_NUM_FRAME_LSB
C:00098b 8704      	std		Z + FRAME_IDX_NUM_FRAME_LSB, REG_TEMP_R16
         
C:00098c 9100 0147 	lds		REG_TEMP_R16, G_HEADER_INDEX_PLATINE
C:00098e 8706      	std		Z + FRAME_IDX_INDEX_PLATINE, REG_TEMP_R16
C:00098f 9100 0146 	lds		REG_TEMP_R16, G_HEADER_TYPE_PLATINE
C:000991 8707      	std		Z + FRAME_IDX_TYPE_PLATINE, REG_TEMP_R16
         
         	; Calcul du CRC8 de la trame complete
C:000992 5f17      	subi		REG_TEMP_R17, -(1 + 8)			; Reprise du nombre de bytes avec le CRC8 et le Header
         
         	; Calcul du CRC8 sur tous les bytes sauf le 1st
C:000993 e0d1      	ldi		REG_Y_MSB, high(G_FRAME_ALL_INFOS)
C:000994 eacb      	ldi		REG_Y_LSB, low(G_FRAME_ALL_INFOS)
C:000995 2f01      	mov		REG_TEMP_R16, REG_TEMP_R17
C:000996 94e8      	clt
C:000997 deff      	rcall		ds18b20_crc8_bypass
C:000998 9100 0068 	lds		REG_TEMP_R16, G_CALC_CRC8
C:00099a 9300 01ab 	sts		G_FRAME_ALL_INFOS, REG_TEMP_R16
         	; Fin: Calcul du CRC8 sur tous les bytes sauf le 1st
         
C:00099c 2fa1      	mov		REG_X_LSB, REG_TEMP_R17
C:00099d dcfc      	rcall		uos_print_1_byte_hexa_skip
C:00099e 01de      	movw		REG_X_LSB, REG_Y_LSB
C:00099f dd09      	rcall		uos_print_2_bytes_hexa_skip
C:0009a0 dcef      	rcall		uos_print_line_feed_skip
         
         	; Calcul du CRC8 sur tous les bytes avec le 1st
         	; => Le CRC8 "total" doit etre etre egal a 0 car inclu ledit CRC8 ;-)
C:0009a1 e0d1      	ldi		REG_Y_MSB, high(G_FRAME_ALL_INFOS)
C:0009a2 eacb      	ldi		REG_Y_LSB, low(G_FRAME_ALL_INFOS)
C:0009a3 2f01      	mov		REG_TEMP_R16, REG_TEMP_R17
C:0009a4 9468      	set
C:0009a5 def1      	rcall		ds18b20_crc8_bypass
C:0009a6 9100 0068 	lds		REG_TEMP_R16, G_CALC_CRC8
         	; Fin: Calcul du CRC8 sur tous les bytes avec le 1st
         
C:0009a8 2fa1      	mov		REG_X_LSB, REG_TEMP_R17
C:0009a9 dcf0      	rcall		uos_print_1_byte_hexa_skip
C:0009aa 01de      	movw		REG_X_LSB, REG_Y_LSB
C:0009ab dcfd      	rcall		uos_print_2_bytes_hexa_skip
C:0009ac dce3      	rcall		uos_print_line_feed_skip
         	; Fin: Calcul du CRC8 sur tous les bytes avec le 1st
         	; Fin: Calcul du CRC8 de la trame complete
         
C:0009ad 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission de la trame complete
         ; ---------
          ds18b20_send_frame:
         	; Positionnement sur le 1st byte qui suit le dernier byte de la trame capteur
C:0009ae 9120 014e 	lds		REG_TEMP_R18, G_HEADER_NBR_CAPTEURS		; Nombre de capteurs
C:0009b0 0f22      	lsl		REG_TEMP_R18									; Raccourci car 'FRAME_LENGTH_CAPTEUR' == 8
C:0009b1 0f22      	lsl		REG_TEMP_R18
C:0009b2 0f22      	lsl		REG_TEMP_R18
C:0009b3 5f27      	subi		REG_TEMP_R18, -(1 + 8)						; Nombre de bytes avec le CRC8 et le Header
         
C:0009b4 e0d1      	ldi		REG_Y_MSB, high(G_FRAME_ALL_INFOS)
C:0009b5 eacb      	ldi		REG_Y_LSB, low(G_FRAME_ALL_INFOS)
C:0009b6 0fc2      	add		REG_Y_LSB, REG_TEMP_R18
C:0009b7 2700      	clr		REG_TEMP_R16
C:0009b8 1fd0      	adc		REG_Y_MSB, REG_TEMP_R16
         
          #if USE_DS18B20_TRACE
          #endif
         
         	; Emission de la trame
C:0009b9 e204      	ldi		REG_TEMP_R16, '$'
C:0009ba d9b2      	rcall		uos_push_1_char_in_fifo_tx_skip
         
          ds18b20_send_frame_loop:
C:0009bb 910a      	ld			REG_TEMP_R16, -Y
C:0009bc dcbc      	rcall		convert_and_put_fifo_tx
         
C:0009bd 952a      	dec		REG_TEMP_R18
C:0009be f7e1      	brne		ds18b20_send_frame_loop
         
C:0009bf dcd0      	rcall		uos_print_line_feed_skip
C:0009c0 d9ca      	rcall		fifo_tx_to_send_sync
         	; Fin: Emission de la trame
         
C:0009c1 9508      	ret
         ; ---------
         
         ; ---------
         ; Configuration des DS18B20
         ; ---------
         
          #ifndef USE_MINIMALIST
         ; ---------
         ; Conversion pour le DS18B20
         ;
         ; Input: 'REG_X_MSB:REG_X_LSB'
         ;
         ; Output: - Si valeur coherente (T == 1) -> 'REG_X_LSB'
         ;         - Sinon               (T == 0) -> 'REG_X_LSB' indefini
         ; ---------
          convert_val_for_ds18b20:
C:0009c2 d01a      	rcall		convert_2_bytes_hexa_to_dec
         
C:0009c3 91b0 0102 	lds		REG_X_MSB, G_TEST_VALUE_DEC_MSB
C:0009c5 91a0 0103 	lds		REG_X_LSB, G_TEST_VALUE_DEC_LSB
C:0009c7 dce1      	rcall		uos_print_2_bytes_hexa_skip
C:0009c8 dcc7      	rcall		uos_print_line_feed_skip
         
         	; Test dans la plage [0, 1, ..., 99, 100, 101, ..., 155]
         	;                                    L-- Negatives (0, -1, -2, ..., -55)
         	;                                    => (256 - (Value - 100)) = ((356 - Value) % 256) -> [0, -1, -2, ..., -55]
         	;                     L-- Positives (0, 1, 2, ..;, 99)                                -> [0, +1, +2, ..., +99]
         	;
C:0009c9 e010      	ldi		REG_TEMP_R17, 0
C:0009ca e90c      	ldi		REG_TEMP_R16, (155 + 1)
C:0009cb 17a0      	cp			REG_X_LSB, REG_TEMP_R16
C:0009cc 07b1      	cpc		REG_X_MSB, REG_TEMP_R17
C:0009cd f46a      	brpl		convert_val_for_ds18b20_ko
         
         	; Test si valeur negative a configurer ?
C:0009ce e010      	ldi		REG_TEMP_R17, 0
C:0009cf e604      	ldi		REG_TEMP_R16, 100
C:0009d0 17a0      	cp			REG_X_LSB, REG_TEMP_R16
C:0009d1 07b1      	cpc		REG_X_MSB, REG_TEMP_R17
C:0009d2 f412      	brpl		convert_val_for_ds18b20_val_neg
         
          convert_val_for_ds18b20_val_pos:
C:0009d3 018d      	movw		REG_TEMP_R16, REG_X_LSB
C:0009d4 c003      	rjmp		convert_val_for_ds18b20_value
         
          convert_val_for_ds18b20_val_neg:
C:0009d5 e011      	ldi		REG_TEMP_R17, 0x01		; 356 = 0x164
C:0009d6 e604      	ldi		REG_TEMP_R16, 0x64
C:0009d7 1b0a      	sub		REG_TEMP_R16, REG_X_LSB	; ((356 - Value) % 256)
         
          convert_val_for_ds18b20_value:
C:0009d8 2fa0      	mov		REG_X_LSB, REG_TEMP_R16
C:0009d9 94e8      	clt
C:0009da c001      	rjmp		convert_val_for_ds18b20_rtn
         
          convert_val_for_ds18b20_ko:
C:0009db 9468      	set
         
          convert_val_for_ds18b20_rtn:
C:0009dc 9508      	ret
         ; ---------
         
         ; ---------
         ; Conversion des 2 bytes 'REG_X_MSB:REG_X_LSB' en decimal dans 'G_TEST_VALUE_DEC_MSB:G_TEST_VALUE_DEC_LSB'
         ; ---------
          convert_2_bytes_hexa_to_dec:
C:0009dd 930f      	push		REG_TEMP_R16
         
C:0009de 2f0b      	mov		REG_TEMP_R16, REG_X_MSB
C:0009df 9502      	swap		REG_TEMP_R16
C:0009e0 700f      	andi		REG_TEMP_R16, 0x0F					; Isolement de '0xHH..:....'
C:0009e1 5d00      	subi		REG_TEMP_R16, -'0'					; Conversion en ASCII ['0', ..., '9']
C:0009e2 dbe5      	rcall		char_to_dec_incremental
         
C:0009e3 2f0b      	mov		REG_TEMP_R16, REG_X_MSB
C:0009e4 700f      	andi		REG_TEMP_R16, 0x0F					; Isolement de '0x..HH:....'
C:0009e5 5d00      	subi		REG_TEMP_R16, -'0'					; Conversion en ASCII ['0', ..., '9']
C:0009e6 dbe1      	rcall		char_to_dec_incremental
         
C:0009e7 2f0a      	mov		REG_TEMP_R16, REG_X_LSB
C:0009e8 9502      	swap		REG_TEMP_R16
C:0009e9 700f      	andi		REG_TEMP_R16, 0x0F					; Isolement de '0x....:HH..'
C:0009ea 5d00      	subi		REG_TEMP_R16, -'0'					; Conversion en ASCII ['0', ..., '9']
C:0009eb dbdc      	rcall		char_to_dec_incremental
         
C:0009ec 2f0a      	mov		REG_TEMP_R16, REG_X_LSB
C:0009ed 700f      	andi		REG_TEMP_R16, 0x0F					; Isolement de '0x....:..HH'
C:0009ee 5d00      	subi		REG_TEMP_R16, -'0'					; Conversion en ASCII ['0', ..., '9']
C:0009ef dbd8      	rcall		char_to_dec_incremental
         
C:0009f0 910f      	pop		REG_TEMP_R16
C:0009f1 9508      	ret
         ; ---------
          #endif
         
          text_prompt_ds18b20:
          .db	"### ATtiny85_uOS+DS18B20 $Revision: 1.18 $", CHAR_LF, CHAR_NULL
C:0009F2 23232320415474696E7938355F754F532B4453313842323020245265766973696F6E3A20312E313820240A00
         
          text_msk_table:
          .db	MSK_BIT0, MSK_BIT1, MSK_BIT2, MSK_BIT3
C:000A08 01020408
          .db	MSK_BIT4, MSK_BIT5, MSK_BIT6, MSK_BIT7
C:000A0A 10204080
         
         ;end:
         
          .include		"ATtiny85_uOS+DS18B20_Timers.asm"
         ; "$Id: ATtiny85_uOS+DS18B20_Timers.asm,v 1.5 2025/12/02 14:30:54 administrateur Exp $"
         
          .cseg
         
         ; Extensions d'execution de uOS pour DS18B20
         ; -------
          exec_timer_ds18b20:
C:000a0c 91b0 014c 	lds      REG_X_MSB, G_HEADER_TIMESTAMP_MID
C:000a0e 91a0 014d 	lds      REG_X_LSB, G_HEADER_TIMESTAMP_LSB
C:000a10 9611      	adiw     REG_X_LSB, 1
C:000a11 93b0 014c 	sts      G_HEADER_TIMESTAMP_MID, REG_X_MSB
C:000a13 93a0 014d 	sts      G_HEADER_TIMESTAMP_LSB, REG_X_LSB
         
C:000a15 f429      	brne		exec_timer_ds18b20_more
         
C:000a16 9110 014b 	lds		REG_TEMP_R17, G_HEADER_TIMESTAMP_MSB
C:000a18 9513      	inc		REG_TEMP_R17
C:000a19 9310 014b 	sts		G_HEADER_TIMESTAMP_MSB, REG_TEMP_R17
         
         	; Cadencement de l'emission des trames DS18B20
          exec_timer_ds18b20_more:
C:000a1b 9110 017a 	lds		REG_TEMP_R17, G_DS18B20_COUNTER
C:000a1d 2311      	tst		REG_TEMP_R17
C:000a1e f049      	breq		exec_timer_ds18b20_cont_d					; Pas de traitement si 'G_DS18B20_COUNTER' trouve a 0
         
C:000a1f 951a      	dec		REG_TEMP_R17
C:000a20 9310 017a 	sts		G_DS18B20_COUNTER, REG_TEMP_R17			; New value of counter
C:000a22 f429      	brne		exec_timer_ds18b20_cont_d					; Awaiting counter equal to 0
         
C:000a23 9110 017b 	lds		REG_TEMP_R17, G_DS18B20_COUNTER_INIT	; Reinit value of counter
C:000a25 9310 017a 	sts		G_DS18B20_COUNTER, REG_TEMP_R17
         
         	; Execution de la decouverte des capteurs DS18B20 + emission de la trame
C:000a27 dcff      	rcall		ds18b20_exec
         
         	; Fin: Cadencement de l'emission des trames DS18B20
         
          exec_timer_ds18b20_cont_d:
C:000a28 e016      	ldi		REG_TEMP_R17, DS18B20_TIMER_1_SEC
C:000a29 ee28      	ldi		REG_TEMP_R18, (1000 % 256)
C:000a2a e033      	ldi		REG_TEMP_R19, (1000 / 256)
C:000a2b 940e 0241 	call		start_timer
         
C:000a2d 9508      	ret
         ; ---------
         
         ; End of file
         
          
         
          #ifndef USE_MINIMALIST
          .include		"ATtiny85_uOS+DS18B20_Commands.asm"
         ; "$Id: ATtiny85_uOS+DS18B20_Commands.asm,v 1.9 2025/12/03 14:53:40 administrateur Exp $"
         
         ; Prolongation des commandes non supportees par uOS
         
          .cseg
         
         ; ---------
          exec_command_ds18b20:
C:000a2e 3403      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_C_MAJ
C:000a2f f409      	brne		exec_command_ds18b20_test_t_maj
C:000a30 c004      	rjmp		exec_command_type_C
         
          exec_command_ds18b20_test_t_maj:
C:000a31 3504      	cpi		REG_TEMP_R16, CHAR_TYPE_COMMAND_T_MAJ
C:000a32 f409      	brne		exec_command_ds18b20_ko
C:000a33 c081      	rjmp		exec_command_type_T
         
          exec_command_ds18b20_ko:
C:000a34 c9f7      	rjmp    uos_print_command_ko        ; Commande non reconnue
         ; ---------
         
         ; ---------
         ; Execution de la commande 'C'
         ;
         ; Configuration des seuils d'alarme et de la resolution pour un capteur donne
         ; ou tous les capteurs reconnus sur le bud 1-Wire
         ;
         ; Usages:
         ; - "<C1+<seuil_tl>+<seuil_th>+<resolution>"
         ;
         ; avec:
         ; - <seuil_tl> et <seuil_th> dans la plage [0, 1, ..., 99] pour une temperature positive
         ;                            egale a [0, 1, ..., 99] degres C
         ;                         et dans la plage [101, 102, ..., 155] pour une temperature negative
         ;                            egale a [-1, -2, ..., -55] degres C
         ;
         ; Remarque: 0 et 100 correspondant a 0 C
         ;
         ; Exemples:
         ; - "<C1+18+23+2" -> Configuration du capteur #1
         ; - "<C0+19+22+3" -> Configuration de tous les capteurs
         ; ---------
          exec_command_type_C:
         	; Autorisation traces si 'G_DS18B20_FLAGS<FLG_DS18B20_TRACE>' a 1
C:000a35 9100 0148 	lds      REG_TEMP_R16, G_DS18B20_FLAGS
C:000a37 ff03      	sbrs     REG_TEMP_R16, FLG_DS18B20_TRACE_IDX
C:000a38 6280      	sbr      REG_FLAGS_0, FLG_0_PRINT_SKIP_MSK
         
         	; Prise des parametre de la commande
         	; => ie. "<C2+15+24+2" (#Id capteur + Tl + Th + Resolution)
C:000a39 d013      	rcall		exec_command_type_C_get_params
         
         	; Print des conversions valides ou invalides
C:000a3a f016      	brts		exec_command_type_C_ko
         
          exec_command_type_C_ok:
C:000a3b d9eb      	rcall		uos_print_command_ok
C:000a3c c001      	rjmp		exec_command_type_C_print
         
          exec_command_type_C_ko:
C:000a3d d9ee      	rcall		uos_print_command_ko
         
          exec_command_type_C_print:
C:000a3e 91a0 01ab 	lds		REG_X_LSB, (G_FRAME_ALL_INFOS + 0)
C:000a40 dc5b      	rcall		uos_print_1_byte_hexa
C:000a41 91a0 01ac 	lds		REG_X_LSB, (G_FRAME_ALL_INFOS + 1)
C:000a43 dc58      	rcall		uos_print_1_byte_hexa
C:000a44 91a0 01ad 	lds		REG_X_LSB, (G_FRAME_ALL_INFOS + 2)
C:000a46 dc55      	rcall		uos_print_1_byte_hexa
C:000a47 91a0 01ae 	lds		REG_X_LSB, (G_FRAME_ALL_INFOS + 3)
C:000a49 dc52      	rcall		uos_print_1_byte_hexa
C:000a4a dc47      	rcall		uos_print_line_feed
         
         	; Reactivation des traces
C:000a4b 7d8f      	cbr		REG_FLAGS_0, FLG_0_PRINT_SKIP_MSK
         
C:000a4c 9508      	ret
         ; ---------
         
         ; ---------
          exec_command_type_C_get_params:
         ; ---------
         	; Effacement des conversions des parametres
C:000a4d 2700      	clr		REG_TEMP_R16
C:000a4e 9300 01ab 	sts		(G_FRAME_ALL_INFOS + 0), REG_TEMP_R16		; #Id du capteur
C:000a50 9300 01ac 	sts		(G_FRAME_ALL_INFOS + 1), REG_TEMP_R16		; 1st parametre (Tl)
C:000a52 9300 01ad 	sts		(G_FRAME_ALL_INFOS + 2), REG_TEMP_R16		; 2nd parametre (Th)
C:000a54 9300 01ae 	sts		(G_FRAME_ALL_INFOS + 3), REG_TEMP_R16		; 3rd parametre (Resolution)
         	
         	; #Id du capteur [0, 1, ..., 0xff]
C:000a56 27bb         clr      REG_X_MSB
C:000a57 91a0 00ff    lds      REG_X_LSB, G_TEST_VALUE_LSB
         
         	; Test de l'Id capteur avec comme convention:
         	; - Si 'G_DS18B20_NBR_ROM_FOUND' == 0 -> Erreur
         	; - Si 'REG_X_LSB' == 0 -> Adressage des capteurs #0, #1, #2, ..., #(G_DS18B20_NBR_ROM_FOUND - 1)
         	; - Si 'REG_X_LSB' dans la plage [1, 2, ..., G_DS18B20_NBR_ROM_FOUND] -> Adressage du capteur #'REG_X_LSB'
         	; - Sinon -> Erreur	
C:000a59 9100 0180 	lds		REG_TEMP_R16, G_DS18B20_NBR_ROM_FOUND
C:000a5b 2300      	tst		REG_TEMP_R16
C:000a5c f1a1      	breq		exec_command_type_C_not_valid
         
C:000a5d 23aa      	tst		REG_X_LSB
C:000a5e f029      	breq		exec_command_type_C_all_capteur		; Balayage des 'G_DS18B20_NBR_ROM' capteurs
         
C:000a5f 170a      	cp			REG_TEMP_R16, REG_X_LSB					; REG_X_LSB dans la plage [1, 2, ..., G_DS18B20_NBR_ROM_FOUND]
C:000a60 2700      	clr		REG_TEMP_R16
C:000a61 070b      	cpc		REG_TEMP_R16, REG_X_MSB
C:000a62 f452      	brpl		exec_command_type_C_this_capteur
         
C:000a63 c02d      	rjmp		exec_command_type_C_not_valid			; #Id hors plage @ 'G_DS18B20_NBR_ROM_FOUND'
         
          exec_command_type_C_all_capteur:
C:000a64 9120 0180 	lds		REG_TEMP_R18, G_DS18B20_NBR_ROM_FOUND
         
          exec_command_type_C_all_capteur_loop:
C:000a66 932f      	push		REG_TEMP_R18
         
C:000a67 2fa2      	mov		REG_X_LSB, REG_TEMP_R18
C:000a68 d004      	rcall		exec_command_type_C_this_capteur
         
C:000a69 912f      	pop		REG_TEMP_R18
C:000a6a 952a      	dec		REG_TEMP_R18
C:000a6b f7d1      	brne		exec_command_type_C_all_capteur_loop	
         
C:000a6c c032      	rjmp		exec_command_type_C_end
         
          exec_command_type_C_this_capteur:
C:000a6d 95aa      	dec		REG_X_LSB									; Formatage #Id dans la plage [0, 1, ..., (G_DS18B20_NBR_ROM_FOUND - 1)]
C:000a6e 93a0 01ab 	sts		(G_FRAME_ALL_INFOS + 0), REG_X_LSB
         
C:000a70 e413         ldi      REG_TEMP_R17, 'C'
C:000a71 dc48         rcall    uos_print_mark_skip
C:000a72 dc36         rcall    uos_print_2_bytes_hexa_skip
C:000a73 dc1c         rcall    uos_print_line_feed_skip
         
         	; 1st parametre (Tl)
C:000a74 e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE)
C:000a75 e0c6      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE)
C:000a76 d029      	rcall		exec_command_type_C_convert_param
C:000a77 f0ce      	brts		exec_command_type_C_not_valid
         
C:000a78 93a0 01ac 	sts		(G_FRAME_ALL_INFOS + 1), REG_X_LSB
         
         	; 2nd parametre (Th)
C:000a7a e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE + 2)
C:000a7b e0c8      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE + 2)
C:000a7c d023      	rcall		exec_command_type_C_convert_param
C:000a7d f09e      	brts		exec_command_type_C_not_valid
         
C:000a7e 93a0 01ad 	sts		(G_FRAME_ALL_INFOS + 2), REG_X_LSB
         
         	; 3rd parametre (Resolution)
C:000a80 e0d1      	ldi		REG_Y_MSB, high(G_TEST_VALUES_ZONE + 4)
C:000a81 e0ca      	ldi		REG_Y_LSB, low(G_TEST_VALUES_ZONE + 4)
C:000a82 81a8      	ldd		REG_X_LSB, Y+0
         
C:000a83 dc16         rcall    uos_print_1_byte_hexa_skip
C:000a84 dc0b         rcall    uos_print_line_feed_skip
         
C:000a85 30a4      	cpi		REG_X_LSB, (3 + 1)		; [0, 1, 2, 3] admis
C:000a86 f452      	brpl		exec_command_type_C_not_valid
         
C:000a87 95a2      	swap		REG_X_LSB					; Mise au format pour le 'scratchpad'
C:000a88 0faa      	lsl		REG_X_LSB
C:000a89 61af      	ori		REG_X_LSB, 0x1f
C:000a8a 93a0 01ae 	sts		(G_FRAME_ALL_INFOS + 3), REG_X_LSB
         
C:000a8c e41f      	ldi		REG_TEMP_R17, 'O'
C:000a8d dc2c      	rcall		uos_print_mark_skip
         
C:000a8e d252      	rcall		ds18b20_write_scratchpad_x
         
C:000a8f d25c      	rcall		ds18b20_copy_scratchpad_x
         
C:000a90 c00e      	rjmp		exec_command_type_C_end
         
          exec_command_type_C_not_valid:
C:000a91 ef0f      	ldi		REG_TEMP_R16, 0xff
C:000a92 9300 01ab 	sts		(G_FRAME_ALL_INFOS + 0), REG_TEMP_R16
C:000a94 9300 01ac 	sts		(G_FRAME_ALL_INFOS + 1), REG_TEMP_R16
C:000a96 9300 01ad 	sts		(G_FRAME_ALL_INFOS + 2), REG_TEMP_R16
C:000a98 9300 01ae 	sts		(G_FRAME_ALL_INFOS + 3), REG_TEMP_R16
         
C:000a9a 9100 00fc 	lds		REG_TEMP_R16, G_TEST_FLAGS
C:000a9c 6800      	sbr		REG_TEMP_R16, FLG_TEST_CONFIG_ERROR_MSK
C:000a9d 9300 00fc 	sts		G_TEST_FLAGS, REG_TEMP_R16
         
          exec_command_type_C_end:
C:000a9f 9508      	ret
         ; ---------
         
         ; ---------
          exec_command_type_C_convert_param:
         ; ---------
C:000aa0 2700      	clr		REG_TEMP_R16
C:000aa1 9300 0102 	sts		G_TEST_VALUE_DEC_MSB, REG_TEMP_R16		; Raz resultat decimal
C:000aa3 9300 0103 	sts		G_TEST_VALUE_DEC_LSB, REG_TEMP_R16
         
C:000aa5 81a8      	ldd		REG_X_LSB, Y+0
C:000aa6 81b9      	ldd		REG_X_MSB, Y+1
C:000aa7 dc01         rcall    uos_print_2_bytes_hexa_skip
         
C:000aa8 df19      	rcall		convert_val_for_ds18b20
C:000aa9 f00e      	brts		exec_command_type_C_wrong
C:000aaa c004      	rjmp		exec_command_type_C_valid
         
          exec_command_type_C_wrong:
C:000aab e41b      	ldi		REG_TEMP_R17, 'K'
C:000aac dc0d      	rcall		uos_print_mark_skip
C:000aad 9468      	set									; Car 'T' est modifie par 'uart_fifo_tx_write'
C:000aae c005      	rjmp		exec_command_type_C_more
         
          exec_command_type_C_valid:
C:000aaf e41f      	ldi		REG_TEMP_R17, 'O'
C:000ab0 dc09      	rcall		uos_print_mark_skip
C:000ab1 dbe8      	rcall		uos_print_1_byte_hexa_skip
C:000ab2 dbdd      	rcall		uos_print_line_feed_skip
C:000ab3 94e8      	clt									; Car 'T' est modifie par 'uart_fifo_tx_write'
         
          exec_command_type_C_more:
C:000ab4 9508      	ret
         ; ---------
         
         ; ---------
         ; Activation / deactivation traces de developpement
         ; ---------
          exec_command_type_T:
         	; Prise du parametre de la commande
         	; => ie. "<T0" ou "<T1" (ou != 0)
         
C:000ab5 27bb         clr      REG_X_MSB
C:000ab6 91a0 00ff    lds      REG_X_LSB, G_TEST_VALUE_LSB
C:000ab8 23aa      	tst		REG_X_LSB
         
C:000ab9 f431      	brne		exec_command_type_T_enable_traces
         
          exec_command_type_T_disable_traces:
C:000aba 9100 0148 	lds		REG_TEMP_R16, G_DS18B20_FLAGS
C:000abc 7f07      	cbr		REG_TEMP_R16, FLG_DS18B20_TRACE_MSK
C:000abd 9300 0148 	sts		G_DS18B20_FLAGS, REG_TEMP_R16
C:000abf c008      	rjmp		exec_command_type_T_ok
         
          exec_command_type_T_enable_traces:
C:000ac0 9100 0148 	lds		REG_TEMP_R16, G_DS18B20_FLAGS
C:000ac2 6008      	sbr		REG_TEMP_R16, FLG_DS18B20_TRACE_MSK
C:000ac3 9300 0148 	sts		G_DS18B20_FLAGS, REG_TEMP_R16
C:000ac5 c002      	rjmp		exec_command_type_T_ok
         
          exec_command_type_T_ko:
C:000ac6 d965      	rcall		uos_print_command_ko
C:000ac7 c001      	rjmp		exec_command_type_T_rtn
         
          exec_command_type_T_ok:
C:000ac8 d95e      	rcall		uos_print_command_ok
         
          exec_command_type_T_rtn:
C:000ac9 9508      	ret
         ; ----------
         
         ; End of file
         
          
          #endif
         
          .include		"ATtiny85_uOS+DS18B20_1_Wire.asm"
         ; "$Id: ATtiny85_uOS+DS18B20_1_Wire.asm,v 1.9 2025/12/03 07:29:24 administrateur Exp $"
         
         ; ---------
         ; ds18b20_write_8_bits_command
         ; ---------
         ; Emission d'une commande de 8 bits contenue dans 'REG_TEMP_R16'
         ; => LSB en tete
         ; ---------
          ds18b20_write_8_bits_command:
C:000aca e028      	ldi		REG_TEMP_R18, NBR_BITS_TO_SHIFT
         
          ds18b20_write_8_bits_command_loop:
C:000acb 9507      	ror		REG_TEMP_R16
C:000acc d00d      	rcall		ds18b20_write_bit
         
C:000acd 952a      	dec		REG_TEMP_R18
C:000ace f7e1      	brne		ds18b20_write_8_bits_command_loop
         
C:000acf 9508      	ret
         ; ---------
         
         ; ---------
         ; ds18b20_read_response_72_bits:
         ; ds18b20_read_response_64_bits:
         ; ---------
         ; Lecture de la reponse sur 64 bits disponible dans [G_DS18B20_BYTES_RESP, ..., (G_DS18B20_BYTES_RESP + 7)]
         ; Lecture de la reponse sur 72 bits disponible dans [G_DS18B20_BYTES_RESP, ..., (G_DS18B20_BYTES_RESP + 8)]
         ; ---------
          ds18b20_read_response_72_bits:
C:000ad0 e039      	ldi		REG_TEMP_R19, (72 / 8)
C:000ad1 e428      	ldi		REG_TEMP_R18, 72
C:000ad2 c002      	rjmp		ds18b20_read_response_x_bits_loop
         
          ds18b20_read_response_64_bits:
C:000ad3 e038      	ldi		REG_TEMP_R19, (64 / 8)
C:000ad4 e420      	ldi		REG_TEMP_R18, 64
         
          ds18b20_read_response_x_bits_loop:
C:000ad5 d011      	rcall		ds18b20_read_bit
         
C:000ad6 d01e      	rcall		ds18b20_shift_right_resp
         
C:000ad7 952a      	dec		REG_TEMP_R18
C:000ad8 f7e1      	brne		ds18b20_read_response_x_bits_loop
         
C:000ad9 9508      	ret
         ; ---------
         
         ; ---------
         ; Emission d'un bit contenu dans la Carry:
         ; - L'emission d'un bit a 0 consiste a presenter une pulse --\_____/---
         ;   avec un etat bas d'une duree superieure a 60uS (65uS implemente)
         ; - L'emission d'un bit a 1 consiste a presenter une pulse --\__/---
         ;   avec un etat bas d'une duree > 1 uS et < 15uS (10uS implemente)
         ; - L'etat haut est maintenu jusqu'a une duree de 70uS 
         ; ---------
          ds18b20_write_bit:
C:000ada f030      	brcs		ds18b20_write_bit_1
         
          ds18b20_write_bit_0:							; Pulse --\____/--
C:000adb 9ac3      	sbi		PORTB, IDX_BIT_LED_GREEN	; Extinction Led GREEN
C:000adc 98c2      	cbi		PORTB, IDX_BIT_1_WIRE
         
C:000add d02e      	rcall		delay_65uS
         
C:000ade 9ac2      	sbi		PORTB, IDX_BIT_1_WIRE
         
C:000adf d038      	rcall		delay_5uS
C:000ae0 c005      	rjmp		ds18b20_write_bit_end
         
          ds18b20_write_bit_1:							; Pulse --\_/-----
C:000ae1 98c2      	cbi		PORTB, IDX_BIT_1_WIRE
         
C:000ae2 940e 00af 	call		uos_delay_10uS
         
C:000ae4 9ac2      	sbi		PORTB, IDX_BIT_1_WIRE
         
C:000ae5 d027      	rcall		delay_60uS
         
          ds18b20_write_bit_end:
C:000ae6 9508      	ret
         ; ---------
         
         ; ---------
         ; La reception d'un bit retourne dans la Carry:
         ; - Mise a l'etat bas durant 5uS (la norme specifie > 1uS et < 15uS)
         ; - Attendre 10 uS avant la lecture de l'entree presentee par un esclave
         ; - Lecture a 0 ou 1 de l'entree
         ; ---------
         ; Lecture d'un bit disponible dans la Carry
         ;
         ; Chronograme
         ; - DDRB<2>:  ..../---------\_______/----------
         ; - PORTB<2>: ----\___/----------read----------
         ;                  3uS       10uS       55uS
         ;
         ; Pseudo Code:
         ;
         ;       DIRECT_MODE_OUTPUT(reg, mask);
         ;       DIRECT_WRITE_LOW(reg, mask);
         ;       delayMicroseconds(3);
         ;       DIRECT_MODE_INPUT(reg, mask);   // let pin float, pull up will raise
         ;       delayMicroseconds(10);
         ;       r = DIRECT_READ(reg, mask);
         ;       delayMicroseconds(55);
         ;     
         ; ---------
          ds18b20_read_bit:
C:000ae7 9aba      	sbi		DDRB, IDX_BIT_1_WIRE			; <PORTB<2> en sortie
         
         	; Pulse --\_/---- durant 3uS
C:000ae8 9ac3      	sbi		PORTB, IDX_BIT_LED_GREEN	; Extinction Led GREEN
C:000ae9 98c2      	cbi		PORTB, IDX_BIT_1_WIRE
         
C:000aea d02d      	rcall		delay_5uS
         
C:000aeb 9ac2      	sbi		PORTB, IDX_BIT_1_WIRE
         
C:000aec 98ba      	cbi		DDRB, IDX_BIT_1_WIRE			; <PORTB<2> en entree
         
C:000aed 940e 00af 	call		uos_delay_10uS					; Attente de 10uS avant de lire le port
         
         	; Lecture au temps (t0 + 15uS)
C:000aef 9488      	clc											; <PORTB<2> a priori a 0 ...
C:000af0 99b2      	sbic		PINB, IDX_BIT_1_WIRE
C:000af1 9408      	sec											; ... et non <PORTB<2> a 1
         
         	;rcall		delay_65uS						; Attente de 65uS avant de sortir (total: 73uS)
C:000af2 d01b      	rcall		delay_55uS						; Attente de 55uS avant de sortir (total: 70uS)
         
C:000af3 9aba      	sbi		DDRB, IDX_BIT_1_WIRE			; <PORTB<2> en sortie avant de sortir
         
C:000af4 9508      	ret
         ; ---------
         
         ; ---------
         ; Propagation de la Carry et decalage d'un bit a droite
         ; sur les 'REG_TEMP_R19' bytes a partir de 'G_DS18B20_BYTES_RESP'
         ; ou a partir de 'G_DS18B20_BYTES_ROM'
         ; ---------
          ds18b20_shift_right_resp:
         ; ---------
C:000af5 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_RESP)
C:000af6 e5cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_RESP)
C:000af7 c002      	rjmp		ds18b20_shift_right
         
          ds18b20_shift_right_rom:
C:000af8 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_ROM)
C:000af9 e6cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_ROM)
         	;rjmp		ds18b20_shift_right
         
          ds18b20_shift_right:
         
C:000afa 933f      	push		REG_TEMP_R19
         
          ds18b20_shift_right_resp_loop:
          #if USE_DS18B20_TRACE
          #endif
         
C:000afb 8108      	ld			REG_TEMP_R16, Y
         
          #if USE_DS18B20_TRACE
          #endif
         
C:000afc 9507      	ror		REG_TEMP_R16
C:000afd 9309      	st			Y+, REG_TEMP_R16	
         
C:000afe 953a      	dec		REG_TEMP_R19
C:000aff f7d9      	brne		ds18b20_shift_right_resp_loop
         
C:000b00 913f      	pop		REG_TEMP_R19
C:000b01 9508      	ret
         ; ---------
         
         ; ---------
         ; Propagation de la Carry et decalage d'un bit a droite
         ; sur les 'REG_TEMP_R19' bytes a partir de 'G_DS18B20_BYTES_SEND'
         ; ---------
          ds18b20_shift_right_send:
         ; ---------
C:000b02 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_SEND)
C:000b03 e4cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_SEND)
         
C:000b04 933f      	push		REG_TEMP_R19
         
          ds18b20_shift_right_send_loop:
C:000b05 8108      	ld			REG_TEMP_R16, Y
         
C:000b06 9507      	ror		REG_TEMP_R16
C:000b07 9309      	st			Y+, REG_TEMP_R16	
         
C:000b08 953a      	dec		REG_TEMP_R19
C:000b09 f7d9      	brne		ds18b20_shift_right_send_loop
         
C:000b0a 913f      	pop		REG_TEMP_R19
C:000b0b 9508      	ret
         ; ---------
         
         ; ---------
         ; Routines d'attente
         ;
         ; Remarque: Les routines d'attente de 1uS et 10uS sont implementees dans uOS
         ; ---------
          delay_65uS:
C:000b0c d00b      	rcall		delay_5uS
         
          delay_60uS:
C:000b0d d00a      	rcall		delay_5uS
         
          delay_55uS:
C:000b0e 940e 00af 	call		uos_delay_10uS
C:000b10 940e 00af 	call		uos_delay_10uS
C:000b12 940e 00af 	call		uos_delay_10uS
C:000b14 940e 00af 	call		uos_delay_10uS
C:000b16 940e 00af 	call		uos_delay_10uS
         
          delay_5uS:
C:000b18 940e 00aa 	call		uos_delay_1uS
C:000b1a 940e 00aa 	call		uos_delay_1uS
C:000b1c 940e 00aa 	call		uos_delay_1uS
C:000b1e 940e 00aa 	call		uos_delay_1uS
C:000b20 940e 00aa 	call		uos_delay_1uS
         
C:000b22 9508      	ret
         ; ---------
         
         ; End of file
         
          
          .include		"ATtiny85_DS18B20_1_Wire_Commands.asm"
         ; "$Id: ATtiny85_DS18B20_1_Wire_Commands.asm,v 1.12 2025/12/03 16:45:55 administrateur Exp $
         
          .include		"ATtiny85_DS18B20_1_Wire_Commands.h"
         ; "$Id: ATtiny85_DS18B20_1_Wire_Commands.h,v 1.1 2025/11/28 16:25:38 administrateur Exp $"
         
          #define	DS18B20_CMD_READ_ROM					0x33	; Lecture du registre ROM de 64 bits
          #define	DS18B20_CMD_MATCH_ROM				0x55	; Match du registre ROM de 64 bits
          #define	DS18B20_CMD_CONVERT_T				0x44	; Conversion de la temperature
          #define	DS18B20_CMD_COPY_SCRATCHPAD		0x48	; Recopie du Scratchpad dans l'EEPROM
          #define	DS18B20_CMD_WRITE_SCRATCHPAD		0x4E	; Ecriture de la Scratchpad
          #define	DS18B20_CMD_READ_POWER_SUPPLY		0xB4	; Lecture Power Mode
          #define	DS18B20_CMD_RECALL_EEPROM			0xB8	; Recopie de l'EEPROM dans le Scratchpad
          #define	DS18B20_CMD_READ_SCRATCHPAD		0xBE	; Lecture de la Scratchpad
         ;#define	DS18B20_CMD_SKIP_ROM					0xCC	; Skip du registre ROM de 64 bits
          #define	DS18B20_CMD_SEARCH_ALARM			0xEC	; Recherche du registre ROM sur le bus qui est en alarme
          #define	DS18B20_CMD_SEARCH_ROM				0xF0	; Recherche du registre ROM sur le bus
         
         ; End of file
         
          
         
         ; Gestion des commandes 1-Wire:
         ; * Commandes ROM standards
         ; - Read Rom [33h]
         ; - Match Rom [55H]
         ; - Search ROM [F0h]
         ;
         ; * Commandes specifiques au DS18B20
         ; - Convert T [44h]
         ; - Read Scratchpad [BEh]
         ; - Copy Scratchpad [48h]
         ; - Write Scratchpad [4Eh]
         ; - Alarm Search [ECh]
         ;
         
         ; ---------
         ; CMD_READ_ROM
         ; ---------
         ; Lecture du registre ROM de 64 bits disponible dans [G_DS18B20_BYTES_RESP, ..., (G_DS18B20_BYTES_RESP + 7)]
         ; ---------
          ds18b20_read_rom:
C:000b23 94f8      	cli
         
C:000b24 e303      	ldi		REG_TEMP_R16, DS18B20_CMD_READ_ROM
C:000b25 dfa4      	rcall		ds18b20_write_8_bits_command
C:000b26 dfac      	rcall		ds18b20_read_response_64_bits
         
C:000b27 e024      	ldi		REG_TEMP_R18, 4
C:000b28 dc87      	rcall		ds18b20_print_response
         
         	; Test du CRC8
C:000b29 e008      	ldi		REG_TEMP_R16, NBR_BITS_TO_SHIFT			; 8 bytes pour le calcul sur les ROM
C:000b2a e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_RESP)	; Adresse de 'G_DS18B20_BYTES_RESP'
C:000b2b e5cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_RESP)
         
C:000b2c 94e8      	clt															; Test du CRC8 avec non prise en compte du 1st byte
C:000b2d dd69      	rcall		ds18b20_crc8_bypass
         
C:000b2e 9468      	set															; A priori, CRC8 recu egal a celui attendu ...
C:000b2f 9100 0068 	lds		REG_TEMP_R16, G_CALC_CRC8
C:000b31 9110 015f 	lds		REG_TEMP_R17, G_DS18B20_BYTES_RESP
C:000b33 1301      	cpse		REG_TEMP_R16, REG_TEMP_R17
C:000b34 94e8      	clt															; ... et non CRC8 recu different de celui attendu
         	; Fin: Test du CRC8
         
C:000b35 9478      	sei
C:000b36 9508      	ret
         ; ---------
         
         ; ---------
         ; CMD_CONVERT_T
         ; ---------
         ; Conversion de la temperature disponible dans [G_DS18B20_BYTES_RESP, ..., (G_DS18B20_BYTES_RESP + 7)]
         ; ---------
          ds18b20_convert_t:
C:000b37 94f8      	cli
         
C:000b38 e404      	ldi		REG_TEMP_R16, DS18B20_CMD_CONVERT_T
C:000b39 df90      	rcall		ds18b20_write_8_bits_command
C:000b3a df95      	rcall		ds18b20_read_response_72_bits
         
C:000b3b e403      	ldi		REG_TEMP_R16, 'C'
C:000b3c d830      	rcall		uos_push_1_char_in_fifo_tx_skip
C:000b3d e025      	ldi		REG_TEMP_R18, 5
C:000b3e dc71      	rcall		ds18b20_print_response
         
C:000b3f 9478      	sei
C:000b40 9508      	ret
         ; ---------
         
         ; ---------
         ; CMD_READ_SCRATCHPAD
         ; ---------
         ; ---------
         ; Lecture de la Scratchpad disponible dans [G_DS18B20_BYTES_RESP, ..., (G_DS18B20_BYTES_RESP + 7)]
         ; ---------
          ds18b20_read_scratchpad:
C:000b41 94f8      	cli
         
C:000b42 eb0e      	ldi		REG_TEMP_R16, DS18B20_CMD_READ_SCRATCHPAD
C:000b43 df86      	rcall		ds18b20_write_8_bits_command
C:000b44 df8b      	rcall		ds18b20_read_response_72_bits
         
C:000b45 e504      	ldi		REG_TEMP_R16, 'T'
C:000b46 d826      	rcall		uos_push_1_char_in_fifo_tx_skip
C:000b47 e025      	ldi		REG_TEMP_R18, 5
C:000b48 dc67      	rcall		ds18b20_print_response
         
         	; Test du CRC8
C:000b49 e009      	ldi		REG_TEMP_R16, 9								; 9 bytes pour le calcul sur les valeurs lues
C:000b4a e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_RESP)	; Adresse de 'G_DS18B20_BYTES_RESP'
C:000b4b e5cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_RESP)
         
C:000b4c 94e8      	clt															; Test du CRC8 avec non prise en compte du 1st byte
C:000b4d dd49      	rcall		ds18b20_crc8_bypass
         
C:000b4e 9468      	set															; A priori, CRC8 recu egal a celui attendu ...
C:000b4f 9100 0068 	lds		REG_TEMP_R16, G_CALC_CRC8
C:000b51 9110 015f 	lds		REG_TEMP_R17, G_DS18B20_BYTES_RESP
C:000b53 1301      	cpse		REG_TEMP_R16, REG_TEMP_R17
C:000b54 94e8      	clt															; ... et non CRC8 recu different de celui attendu
         
C:000b55 f456      	brtc		ds18b20_read_scratchpad_ko
         	;rjmp		ds18b20_read_scratchpad_ok
         	; Fin: Test du CRC8
         
          ds18b20_read_scratchpad_ok:
         	; Construction de la trame 
C:000b56 9110 0177 	lds		REG_TEMP_R17, G_BUS_1_WIRE_FLAGS
C:000b58 fd12      	sbrc		REG_TEMP_R17, FLG_DS18B20_FRAMES_IDX
C:000b59 ddd6      	rcall		build_frame_infos
         
C:000b5a e40f      	ldi		REG_TEMP_R16, 'O'
C:000b5b d811      	rcall		uos_push_1_char_in_fifo_tx_skip
C:000b5c e60b      	ldi		REG_TEMP_R16, 'k'
C:000b5d d80f      	rcall		uos_push_1_char_in_fifo_tx_skip
C:000b5e db31      	rcall		uos_print_line_feed_skip
         
C:000b5f c005      	rjmp		ds18b20_read_scratchpad_end
         
          ds18b20_read_scratchpad_ko:
C:000b60 e40b      	ldi		REG_TEMP_R16, 'K'
C:000b61 d80b      	rcall		uos_push_1_char_in_fifo_tx_skip
C:000b62 e60f      	ldi		REG_TEMP_R16, 'o'
C:000b63 d809      	rcall		uos_push_1_char_in_fifo_tx_skip
C:000b64 db2b      	rcall		uos_print_line_feed_skip
         
         	;rjmp		ds18b20_read_scratchpad_end
         
          ds18b20_read_scratchpad_end:
C:000b65 9478      	sei
C:000b66 9508      	ret
         ; ---------
         
         ; ---------
         ; CMD_MATCH_ROM
         ; ---------
         ; Match d'un registre ROM de 64 bits depuis [G_DS18B20_BYTES_SEND, ..., (G_DS18B20_BYTES_SEND + 7)]
         ; => Test avec "0x53 08 22 53 97 80 B5 28 (1st capteur) 'ds18b20_match_rom_1'
         ;              "0x47 06 22 60 20 BB C8 28 (2nd capteur) 'ds18b20_match_rom_2'
         ;              "0x2B 06 22 60 43 40 56 28 (3rd capteur) 'ds18b20_match_rom_3'
         ; ---------
          ds18b20_match_rom:
         	; Emission de l'index du ROM #N
C:000b67 93bf      	push		REG_X_MSB
C:000b68 93af      	push		REG_X_LSB
         
         	; Get the index of ROM in alarm
C:000b69 e0b1      	ldi		REG_X_MSB, high(G_DS18B20_BYTES_SEND)
C:000b6a e4af      	ldi		REG_X_LSB, low(G_DS18B20_BYTES_SEND)
C:000b6b dd86      	rcall		ds18b20_get_rom_idx
         
         	; Update index of ROM for build frame
C:000b6c 9300 0183 	sts		G_DS18B20_ROM_IDX, REG_TEMP_R16
         
C:000b6e 930f      	push		REG_TEMP_R16
C:000b6f 930f      	push		REG_TEMP_R16
C:000b70 e40d      	ldi		REG_TEMP_R16, 'M'
C:000b71 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
C:000b73 91af      	pop		REG_X_LSB
C:000b74 db25      	rcall		uos_print_1_byte_hexa_skip
C:000b75 db1a      	rcall		uos_print_line_feed_skip
         
C:000b76 910f      	pop		REG_TEMP_R16
C:000b77 91af      	pop		REG_X_LSB
C:000b78 91bf      	pop		REG_X_MSB
         	; Fin: Emission du ROM #N
         
C:000b79 dc3f      	rcall		ds18b20_print_rom_send
         
         	; Attente du vidage de la FIFO/Tx
C:000b7a d810      	rcall		uos_fifo_tx_to_send_sync
         
C:000b7b 94f8      	cli
         
C:000b7c e505      	ldi		REG_TEMP_R16, DS18B20_CMD_MATCH_ROM
C:000b7d df4c      	rcall		ds18b20_write_8_bits_command
         
C:000b7e e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_SEND + 8)
C:000b7f e5c7      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_SEND + 8)
         
C:000b80 910a      	ld			REG_TEMP_R16, -Y
C:000b81 df48      	rcall		ds18b20_write_8_bits_command
C:000b82 910a      	ld			REG_TEMP_R16, -Y
C:000b83 df46      	rcall		ds18b20_write_8_bits_command
C:000b84 910a      	ld			REG_TEMP_R16, -Y
C:000b85 df44      	rcall		ds18b20_write_8_bits_command
C:000b86 910a      	ld			REG_TEMP_R16, -Y
C:000b87 df42      	rcall		ds18b20_write_8_bits_command
C:000b88 910a      	ld			REG_TEMP_R16, -Y
C:000b89 df40      	rcall		ds18b20_write_8_bits_command
C:000b8a 910a      	ld			REG_TEMP_R16, -Y
C:000b8b df3e      	rcall		ds18b20_write_8_bits_command
C:000b8c 910a      	ld			REG_TEMP_R16, -Y
C:000b8d df3c      	rcall		ds18b20_write_8_bits_command
C:000b8e 910a      	ld			REG_TEMP_R16, -Y
C:000b8f df3a      	rcall		ds18b20_write_8_bits_command
         
C:000b90 9478      	sei
         
C:000b91 9508      	ret
         ; ---------
         
         ; ---------
         ; CMD_SEARCH_ROM
         ; ---------
         ; ds18b20_search_rom: Recherche des registres ROM sur le bus
         ; ---------
         ; - Chaque passe consiste a remplacer chaque bit "inconnu" (retour 0x00 des 2 'ds18b20_read_bit')
         ;   par celui du pattern (G_DS18B20_PATTERN) initialise a 0x00 et qui sera incremente
         ;   a la fin de la passe a l'issue de laquelle un ROM a ete identifie avec ses 64 bits
         ;
         ; - Le ROM est conserve apres sa verification @ CRC
         ;
         ; - Exemple de ROM determines avec 'G_DS18B20_NBR_BITS_RETRY' egal a 8
         ;   car apres tests, il est constates qu'il y a au plus 3 bits inconnues a discriminer
         ;   => Justification de l'initialisation a '((1 << 3) - 1)'
         ;
         ; 0x4706226020BBC828 1st capteur DS18B20 avec le pattern initial b0000 0000 -> 2 bits inconnus
         ;                                                                b0000 0100
         ; 0xCB062260451C7328 2rd capteur DS18B20 avec le pattern initial b0000 0111 -> 2 bits inconnus
         ;                                                                b0000 0011
         ; 0x2B06226043405628 3rd capteur DS18B20 avec le pattern initial b0000 0110 -> 2 bits inconnus
         ;                                                                b0000 0010
         ; 0x530822539780B528 4th capteur DS18B20 avec le pattern initial b0000 0101 -> 3 bits inconnus
         ; 0xE4062260238BB928 5th capteur DS18B20 avec le pattern initial b0000 0001 -> 3 bits inconnus
         ;
         ; ---------
          ds18b20_search_rom:
         	; Initilisation pour x passes durant lesquelles un meme ROM peut etre trouve plusieurs fois
C:000b92 e007      	ldi		REG_TEMP_R16, ((1 << 3) - 1)				; 8 passes + Pattern initial b0000 0111
C:000b93 9300 017c 	sts		G_DS18B20_NBR_BITS_RETRY, REG_TEMP_R16
C:000b95 9300 017d 	sts		G_DS18B20_PATTERN, REG_TEMP_R16
         
C:000b97 2700      	clr		REG_TEMP_R16
C:000b98 9300 0180 	sts		G_DS18B20_NBR_ROM_FOUND, REG_TEMP_R16
C:000b9a 9300 0182 	sts		G_DS18B20_ROM_IDX_WRK, REG_TEMP_R16
C:000b9c 9300 017f 	sts		G_DS18B20_NBR_BITS_0_1_MAX, REG_TEMP_R16
         
         	; Effacement des ROM a rechercher
C:000b9e dc30      	rcall		ds18b20_clear_rom	
         
C:000b9f 9100 0008 	lds		REG_TEMP_R16, DS18B20_NBR_ROM_GESTION
C:000ba1 2300      	tst		REG_TEMP_R16
C:000ba2 f401      	brne		ds18b20_search_rom_cont_d
         
          ds18b20_search_rom_cont_d:
C:000ba3 2700      	clr		REG_TEMP_R16
C:000ba4 9300 017e 	sts		G_DS18B20_NBR_BITS_0_1, REG_TEMP_R16
         
C:000ba6 e500      	ldi		REG_TEMP_R16, 'P'
C:000ba7 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
C:000ba9 91a0 017d 	lds		REG_X_LSB, G_DS18B20_PATTERN
C:000bab daee      	rcall		uos_print_1_byte_hexa_skip
         
C:000bac dae3      	rcall		uos_print_line_feed_skip
C:000bad 940e 038b 	call		uos_fifo_tx_to_send_sync
         
         	; Reset
C:000baf dbe3      	rcall		ds18b20_reset
         
C:000bb0 94f8      	cli
         
C:000bb1 ef00      	ldi		REG_TEMP_R16, DS18B20_CMD_SEARCH_ROM
C:000bb2 df17      	rcall		ds18b20_write_8_bits_command
         
C:000bb3 e420      	ldi		REG_TEMP_R18, 64		; Searching the ROM register
         
          ds18b20_search_rom_loop:
C:000bb4 2711      	clr		REG_TEMP_R17
         
C:000bb5 df31      	rcall		ds18b20_read_bit
         
C:000bb6 f408      	brcc		ds18b20_search_rom_loop_a
C:000bb7 6011      	sbr		REG_TEMP_R17, MSK_BIT0
         
          ds18b20_search_rom_loop_a:
C:000bb8 e130      	ldi		REG_TEMP_R19, 16
C:000bb9 df3b      	rcall		ds18b20_shift_right_resp
         
C:000bba df2c      	rcall		ds18b20_read_bit
         
C:000bbb f408      	brcc		ds18b20_search_rom_loop_b
C:000bbc 6012      	sbr		REG_TEMP_R17, MSK_BIT1
         
          ds18b20_search_rom_loop_b:
C:000bbd e130      	ldi		REG_TEMP_R19, 16
C:000bbe df36      	rcall		ds18b20_shift_right_resp
         
C:000bbf 3010      	cpi		REG_TEMP_R17, 0x00		; Presence de '0' et de '1'
C:000bc0 f491      	brne		ds18b20_search_rom_loop_c
         
         	; Comptabilisation du nombre de bits inconnus
C:000bc1 9130 017e 	lds		REG_TEMP_R19, G_DS18B20_NBR_BITS_0_1
C:000bc3 9533      	inc		REG_TEMP_R19
C:000bc4 9330 017e 	sts		G_DS18B20_NBR_BITS_0_1, REG_TEMP_R19
         
C:000bc6 9140 017f 	lds		REG_TEMP_R20, G_DS18B20_NBR_BITS_0_1_MAX
C:000bc8 1734      	cp			REG_TEMP_R19, REG_TEMP_R20
C:000bc9 f012      	brmi		ds18b20_search_rom_loop_d
         
C:000bca 9330 017f 	sts		G_DS18B20_NBR_BITS_0_1_MAX, REG_TEMP_R19
         
          ds18b20_search_rom_loop_d:
         
         	; Ecriture de 'G_DS18B20_PATTERN<0>'
C:000bcc 9130 017d 	lds		REG_TEMP_R19, G_DS18B20_PATTERN
C:000bce 9536      	lsr		REG_TEMP_R19
C:000bcf 9330 017d 	sts		G_DS18B20_PATTERN, REG_TEMP_R19
         
C:000bd1 f440      	brcc		ds18b20_search_rom_loop_0
C:000bd2 c00c      	rjmp		ds18b20_search_rom_loop_1
         
          ds18b20_search_rom_loop_c:
C:000bd3 3012      	cpi		REG_TEMP_R17, 0x02		; Presence de '0' uniquement
C:000bd4 f029      	breq		ds18b20_search_rom_loop_0
         
C:000bd5 3011      	cpi		REG_TEMP_R17, 0x01		; Presence de '1' uniquement
C:000bd6 f041      	breq		ds18b20_search_rom_loop_1
         
C:000bd7 3013      	cpi		REG_TEMP_R17, 0x03		; No capteur
C:000bd8 f071      	breq		ds18b20_search_rom_no_device
C:000bd9 c018      	rjmp		ds18b20_search_rom_end
         
          ds18b20_search_rom_loop_0:
C:000bda 9488      	clc
C:000bdb e038      	ldi		REG_TEMP_R19, NBR_BITS_TO_SHIFT
C:000bdc df1b      	rcall		ds18b20_shift_right_rom
         
C:000bdd 9488      	clc
C:000bde c004      	rjmp		ds18b20_search_rom_loop_01
         
          ds18b20_search_rom_loop_1:
C:000bdf 9408      	sec
C:000be0 e038      	ldi		REG_TEMP_R19, NBR_BITS_TO_SHIFT
C:000be1 df16      	rcall		ds18b20_shift_right_rom
         
C:000be2 9408      	sec
         	;rjmp		ds18b20_search_rom_loop_01
         
          ds18b20_search_rom_loop_01:
         
C:000be3 def6      	rcall		ds18b20_write_bit	
         
C:000be4 952a      	dec		REG_TEMP_R18
C:000be5 f671      	brne		ds18b20_search_rom_loop
         
C:000be6 c00b      	rjmp		ds18b20_search_rom_end
         
          ds18b20_search_rom_no_device:
C:000be7 e40e      	ldi		REG_TEMP_R16, 'N'
C:000be8 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
         	;rjmp		ds18b20_search_rom_abort
         
          ds18b20_search_rom_abort:
C:000bea 9478      	sei
         
C:000beb e4a0      	ldi		REG_X_LSB, 64
C:000bec 1ba2      	sub		REG_X_LSB, REG_TEMP_R18
C:000bed daac      	rcall		uos_print_1_byte_hexa_skip
         
C:000bee 2fa1      	mov		REG_X_LSB, REG_TEMP_R17
C:000bef daaa      	rcall		uos_print_1_byte_hexa_skip
C:000bf0 da9f      	rcall		uos_print_line_feed_skip
         
C:000bf1 c02b      	rjmp		ds18b20_search_rom_rtn
         
          ds18b20_search_rom_end:
C:000bf2 9478      	sei
         
C:000bf3 e028      	ldi		REG_TEMP_R18, DS18B20_NBR_ROM_GESTION
C:000bf4 dbbb      	rcall		ds18b20_print_response
         
C:000bf5 e028      	ldi		REG_TEMP_R18, DS18B20_NBR_ROM_GESTION
C:000bf6 dbcc      	rcall		ds18b20_print_rom
         
         	; Copy of ROM found in 'G_DS18B20_BYTES_ROM' to 'G_DS18B20_ROM_0' @ 'G_DS18B20_ROM_IDX'
         	; => 'REG_TEMP_R16' contient le rang du CRC du ROM trouve ou 0xff si pas trouve
C:000bf7 dbf1      	rcall		ds18b20_compare_rom
         
C:000bf8 3f0f      	cpi		REG_TEMP_R16, 0xff
C:000bf9 f451      	brne		ds18b20_search_rom_found
         
C:000bfa dbdc      	rcall		ds18b20_copy_rom
         
C:000bfb 9100 0180 	lds		REG_TEMP_R16, G_DS18B20_NBR_ROM_FOUND
C:000bfd 9503      	inc		REG_TEMP_R16
C:000bfe 9300 0180 	sts		G_DS18B20_NBR_ROM_FOUND, REG_TEMP_R16
         
C:000c00 9110 0181 	lds		REG_TEMP_R17, G_DS18B20_NBR_ROM_MAX
C:000c02 1701      	cp			REG_TEMP_R16, REG_TEMP_R17
C:000c03 f4ca      	brpl		ds18b20_search_rom_rtn
         
          ds18b20_search_rom_found:
C:000c04 e40e      	ldi		REG_TEMP_R16, 'N'
C:000c05 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
C:000c07 91a0 017c 	lds		REG_X_LSB, G_DS18B20_NBR_BITS_RETRY
C:000c09 da90      	rcall		uos_print_1_byte_hexa_skip
         
C:000c0a e30f      	ldi		REG_TEMP_R16, '?'
C:000c0b 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
C:000c0d 91a0 017e 	lds		REG_X_LSB, G_DS18B20_NBR_BITS_0_1
C:000c0f da8a      	rcall		uos_print_1_byte_hexa_skip
         
C:000c10 da7f      	rcall		uos_print_line_feed_skip
         
C:000c11 940e 038b 	call		uos_fifo_tx_to_send_sync
         
C:000c13 9130 017c 	lds		REG_TEMP_R19, G_DS18B20_NBR_BITS_RETRY
C:000c15 953a      	dec		REG_TEMP_R19
C:000c16 9330 017c 	sts		G_DS18B20_NBR_BITS_RETRY, REG_TEMP_R19
C:000c18 3f3f      	cpi		REG_TEMP_R19, 0xFF
C:000c19 f019      	breq		ds18b20_search_rom_rtn		
         
C:000c1a 9330 017d 	sts		G_DS18B20_PATTERN, REG_TEMP_R19
         
C:000c1c cf86      	rjmp		ds18b20_search_rom_cont_d
         
          ds18b20_search_rom_rtn:
         
C:000c1d 9508      	ret
         ; ---------
         
         ; ---------
         ; CMD_WRITE_SCRATCHPAD
         ; ---------
          ds18b20_write_scratchpad:
C:000c1e 94f8      	cli
         
C:000c1f 932f      	push		REG_TEMP_R18
C:000c20 931f      	push		REG_TEMP_R17
C:000c21 930f      	push		REG_TEMP_R16
         
C:000c22 e40e      	ldi		REG_TEMP_R16, DS18B20_CMD_WRITE_SCRATCHPAD
C:000c23 dea6      	rcall		ds18b20_write_8_bits_command
         
C:000c24 910f      	pop		REG_TEMP_R16
C:000c25 dea4      	rcall		ds18b20_write_8_bits_command
         
C:000c26 911f      	pop		REG_TEMP_R17
C:000c27 2f01      	mov		REG_TEMP_R16, REG_TEMP_R17
C:000c28 dea1      	rcall		ds18b20_write_8_bits_command
         
C:000c29 912f      	pop		REG_TEMP_R18
C:000c2a 2f02      	mov		REG_TEMP_R16, REG_TEMP_R18
C:000c2b de9e      	rcall		ds18b20_write_8_bits_command
         
C:000c2c 9478      	sei
         
C:000c2d 9508      	ret
         ; ---------
         
         ; ---------
         ; CMD_COPY_SCRATCHPAD
         ; ---------
          ds18b20_copy_scratchpad:
C:000c2e 94f8      	cli
C:000c2f e408      	ldi		REG_TEMP_R16, DS18B20_CMD_COPY_SCRATCHPAD
C:000c30 de99      	rcall		ds18b20_write_8_bits_command
C:000c31 9478      	sei
         
C:000c32 9508      	ret
         ; ---------
         
         ; ---------
         ; CMD_SEARCH_ALARM
         ; ---------
         ; Recherche des capteurs en "alarme"; cad si la temperature mesuree
         ; est inferieure a TL ou superieure a TH configurees
         ; ---------
          ds18b20_search_alarm:
         	; Initilisation pour x passes durant lesquelles un meme ROM peut etre trouve plusieurs fois
C:000c33 e007      	ldi		REG_TEMP_R16, ((1 << 3) - 1)				; 8 passes + Pattern initial b0000 0111
C:000c34 9300 01a4 	sts		G_DS18B20_ALR_NBR_BITS_RETRY, REG_TEMP_R16
C:000c36 9300 01a5 	sts		G_DS18B20_ALR_PATTERN, REG_TEMP_R16
         
C:000c38 2700      	clr		REG_TEMP_R16
C:000c39 9300 01a8 	sts		G_DS18B20_ALR_NBR_ROM, REG_TEMP_R16
C:000c3b 9300 01aa 	sts		G_DS18B20_ALR_ROM_IDX_WRK, REG_TEMP_R16
C:000c3d 9300 01a7 	sts		G_DS18B20_ALR_NBR_BITS_0_1_MAX, REG_TEMP_R16
C:000c3f 9300 0178 	sts		G_DS18B20_IN_ALARM, REG_TEMP_R16
         
         	; Effacement des ROM a rechercher
C:000c41 dbef      	rcall		ds18b20_clear_alr	
         
C:000c42 9100 01a9 	lds		REG_TEMP_R16, G_DS18B20_ALR_NBR_ROM_MAX
C:000c44 2300      	tst		REG_TEMP_R16
C:000c45 f419      	brne		ds18b20_search_alr_cont_d
         
C:000c46 e008      	ldi		REG_TEMP_R16, DS18B20_NBR_ROM_GESTION
C:000c47 9300 01a9 	sts		G_DS18B20_ALR_NBR_ROM_MAX, REG_TEMP_R16
         
          ds18b20_search_alr_cont_d:
C:000c49 2700      	clr		REG_TEMP_R16
C:000c4a 9300 01a6 	sts		G_DS18B20_ALR_NBR_BITS_0_1, REG_TEMP_R16
         
C:000c4c e500      	ldi		REG_TEMP_R16, 'P'
C:000c4d 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
C:000c4f 91a0 01a5 	lds		REG_X_LSB, G_DS18B20_ALR_PATTERN
C:000c51 da48      	rcall		uos_print_1_byte_hexa_skip
         
C:000c52 da3d      	rcall		uos_print_line_feed_skip
C:000c53 940e 038b 	call		uos_fifo_tx_to_send_sync
         
         	; Reset
C:000c55 db3d      	rcall		ds18b20_reset
         
C:000c56 94f8      	cli
         
C:000c57 ee0c      	ldi		REG_TEMP_R16, DS18B20_CMD_SEARCH_ALARM
C:000c58 de71      	rcall		ds18b20_write_8_bits_command
         
C:000c59 e420      	ldi		REG_TEMP_R18, 64		; Searching the ROM register
         
          ds18b20_search_alr_loop:
C:000c5a 2711      	clr		REG_TEMP_R17
         
C:000c5b de8b      	rcall		ds18b20_read_bit
         
C:000c5c f408      	brcc		ds18b20_search_alr_loop_a
C:000c5d 6011      	sbr		REG_TEMP_R17, MSK_BIT0
         
          ds18b20_search_alr_loop_a:
C:000c5e e130      	ldi		REG_TEMP_R19, 16
C:000c5f de95      	rcall		ds18b20_shift_right_resp
         
C:000c60 de86      	rcall		ds18b20_read_bit
         
C:000c61 f408      	brcc		ds18b20_search_alr_loop_b
C:000c62 6012      	sbr		REG_TEMP_R17, MSK_BIT1
         
          ds18b20_search_alr_loop_b:
C:000c63 e130      	ldi		REG_TEMP_R19, 16
C:000c64 de90      	rcall		ds18b20_shift_right_resp
         
C:000c65 3010      	cpi		REG_TEMP_R17, 0x00		; Presence de '0' et de '1'
C:000c66 f491      	brne		ds18b20_search_alr_loop_c
         
         	; Comptabilisation du nombre de bits inconnus
C:000c67 9130 01a6 	lds		REG_TEMP_R19, G_DS18B20_ALR_NBR_BITS_0_1
C:000c69 9533      	inc		REG_TEMP_R19
C:000c6a 9330 01a6 	sts		G_DS18B20_ALR_NBR_BITS_0_1, REG_TEMP_R19
         
C:000c6c 9140 01a7 	lds		REG_TEMP_R20, G_DS18B20_ALR_NBR_BITS_0_1_MAX
C:000c6e 1734      	cp			REG_TEMP_R19, REG_TEMP_R20
C:000c6f f012      	brmi		ds18b20_search_alr_loop_d
         
C:000c70 9330 01a7 	sts		G_DS18B20_ALR_NBR_BITS_0_1_MAX, REG_TEMP_R19
         
          ds18b20_search_alr_loop_d:
         
         	; Ecriture de 'G_DS18B20_ALR_PATTERN<0>'
C:000c72 9130 01a5 	lds		REG_TEMP_R19, G_DS18B20_ALR_PATTERN
C:000c74 9536      	lsr		REG_TEMP_R19
C:000c75 9330 01a5 	sts		G_DS18B20_ALR_PATTERN, REG_TEMP_R19
         
C:000c77 f440      	brcc		ds18b20_search_alr_loop_0
C:000c78 c00c      	rjmp		ds18b20_search_alr_loop_1
         
          ds18b20_search_alr_loop_c:
C:000c79 3012      	cpi		REG_TEMP_R17, 0x02		; Presence de '0' uniquement
C:000c7a f029      	breq		ds18b20_search_alr_loop_0
         
C:000c7b 3011      	cpi		REG_TEMP_R17, 0x01		; Presence de '1' uniquement
C:000c7c f041      	breq		ds18b20_search_alr_loop_1
         
C:000c7d 3013      	cpi		REG_TEMP_R17, 0x03		; No capteur
C:000c7e f071      	breq		ds18b20_search_alr_no_device
C:000c7f c018      	rjmp		ds18b20_search_alr_end
         
          ds18b20_search_alr_loop_0:
C:000c80 9488      	clc
C:000c81 e038      	ldi		REG_TEMP_R19, NBR_BITS_TO_SHIFT
C:000c82 de75      	rcall		ds18b20_shift_right_rom
         
C:000c83 9488      	clc
C:000c84 c004      	rjmp		ds18b20_search_alr_loop_01
         
          ds18b20_search_alr_loop_1:
C:000c85 9408      	sec
C:000c86 e038      	ldi		REG_TEMP_R19, NBR_BITS_TO_SHIFT
C:000c87 de70      	rcall		ds18b20_shift_right_rom
         
C:000c88 9408      	sec
         	;rjmp		ds18b20_search_alr_loop_01
         
          ds18b20_search_alr_loop_01:
         
C:000c89 de50      	rcall		ds18b20_write_bit	
         
C:000c8a 952a      	dec		REG_TEMP_R18
C:000c8b f671      	brne		ds18b20_search_alr_loop
         
C:000c8c c00b      	rjmp		ds18b20_search_alr_end
         
          ds18b20_search_alr_no_device:
C:000c8d e40e      	ldi		REG_TEMP_R16, 'N'
C:000c8e 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
         	;rjmp		ds18b20_search_alr_abort
         
          ds18b20_search_alr_abort:
C:000c90 9478      	sei
         
C:000c91 e4a0      	ldi		REG_X_LSB, 64
C:000c92 1ba2      	sub		REG_X_LSB, REG_TEMP_R18
C:000c93 da06      	rcall		uos_print_1_byte_hexa_skip
         
C:000c94 2fa1      	mov		REG_X_LSB, REG_TEMP_R17
C:000c95 da04      	rcall		uos_print_1_byte_hexa_skip
C:000c96 d9f9      	rcall		uos_print_line_feed_skip
         
C:000c97 c048      	rjmp		ds18b20_search_alr_rtn
         
          ds18b20_search_alr_end:
C:000c98 9478      	sei
         
C:000c99 e028      	ldi		REG_TEMP_R18, DS18B20_NBR_ROM_GESTION
C:000c9a db15      	rcall		ds18b20_print_response
         
C:000c9b e028      	ldi		REG_TEMP_R18, DS18B20_NBR_ROM_GESTION
C:000c9c db26      	rcall		ds18b20_print_rom
         
         	; Copy of ROM found in 'G_DS18B20_BYTES_ROM' to 'G_DS18B20_ALR_ROM_0' @ 'G_DS18B20_ALR_ROM_IDX'
         	; => 'REG_TEMP_R16' contient le rang du CRC du ROM trouve ou 0xff si pas trouve
C:000c9d dbad      	rcall		ds18b20_compare_alr_rom
         
C:000c9e 3f0f      	cpi		REG_TEMP_R16, 0xff
C:000c9f f539      	brne		ds18b20_search_alr_found
         
         	; Emission de l'index du ROM #N en alarme
C:000ca0 93bf      	push		REG_X_MSB
C:000ca1 93af      	push		REG_X_LSB
         
         	; Get the index of ROM in alarm
C:000ca2 e0b1      	ldi		REG_X_MSB, high(G_DS18B20_BYTES_ROM)
C:000ca3 e6af      	ldi		REG_X_LSB, low(G_DS18B20_BYTES_ROM)
C:000ca4 dc4d      	rcall		ds18b20_get_rom_idx
         
C:000ca5 930f      	push		REG_TEMP_R16
C:000ca6 930f      	push		REG_TEMP_R16
C:000ca7 e203      	ldi		REG_TEMP_R16, '#'
C:000ca8 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
C:000caa 91af      	pop		REG_X_LSB
C:000cab d9ee      	rcall		uos_print_1_byte_hexa_skip
C:000cac d9e3      	rcall		uos_print_line_feed_skip
         
C:000cad 910f      	pop		REG_TEMP_R16
C:000cae 91af      	pop		REG_X_LSB
C:000caf 91bf      	pop		REG_X_MSB
         	; Fin: Emission du ROM #N en alarme
         
         	; Cas ou le capteur #N n'est pas trouve dans la table des ROM detectes
         	; => Abort a la 1st occurence
C:000cb0 3f0f      	cpi		REG_TEMP_R16, 0xff
C:000cb1 f171      	breq		ds18b20_search_alr_rtn
         
         	; Update 'G_DS18B20_IN_ALARM' @ 'REG_TEMP_R16'
C:000cb2 e1f4      	ldi		REG_Z_MSB, ((text_msk_table << 1) / 256)
C:000cb3 e1e0      	ldi		REG_Z_LSB, ((text_msk_table << 1) % 256)
C:000cb4 0fe0      	add		REG_Z_LSB, REG_TEMP_R16
C:000cb5 2711      	clr		REG_TEMP_R17
C:000cb6 1ff1      	adc		REG_Z_MSB, REG_TEMP_R17
C:000cb7 9124      	lpm		REG_TEMP_R18, Z
C:000cb8 9110 0178 	lds		REG_TEMP_R17, G_DS18B20_IN_ALARM
C:000cba 2b12      	or			REG_TEMP_R17, REG_TEMP_R18
C:000cbb 9310 0178 	sts		G_DS18B20_IN_ALARM, REG_TEMP_R17
         	; End: Update 'G_DS18B20_IN_ALARM' @ 'REG_TEMP_R16'
         
C:000cbd db7b      	rcall		ds18b20_alr_copy_rom
         
C:000cbe 9100 01a8 	lds		REG_TEMP_R16, G_DS18B20_ALR_NBR_ROM
C:000cc0 9503      	inc		REG_TEMP_R16
C:000cc1 9300 01a8 	sts		G_DS18B20_ALR_NBR_ROM, REG_TEMP_R16
         
C:000cc3 9110 01a9 	lds		REG_TEMP_R17, G_DS18B20_ALR_NBR_ROM_MAX
C:000cc5 1701      	cp			REG_TEMP_R16, REG_TEMP_R17
C:000cc6 f4ca      	brpl		ds18b20_search_alr_rtn
         
          ds18b20_search_alr_found:
C:000cc7 e40e      	ldi		REG_TEMP_R16, 'N'
C:000cc8 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
C:000cca 91a0 01a4 	lds		REG_X_LSB, G_DS18B20_ALR_NBR_BITS_RETRY
C:000ccc d9cd      	rcall		uos_print_1_byte_hexa_skip
         
C:000ccd e30f      	ldi		REG_TEMP_R16, '?'
C:000cce 940e 036d 	call		uos_push_1_char_in_fifo_tx_skip
C:000cd0 91a0 01a6 	lds		REG_X_LSB, G_DS18B20_ALR_NBR_BITS_0_1
C:000cd2 d9c7      	rcall		uos_print_1_byte_hexa_skip
         
C:000cd3 d9bc      	rcall		uos_print_line_feed_skip
         
C:000cd4 940e 038b 	call		uos_fifo_tx_to_send_sync
         
C:000cd6 9130 01a4 	lds		REG_TEMP_R19, G_DS18B20_ALR_NBR_BITS_RETRY
C:000cd8 953a      	dec		REG_TEMP_R19
C:000cd9 9330 01a4 	sts		G_DS18B20_ALR_NBR_BITS_RETRY, REG_TEMP_R19
C:000cdb 3f3f      	cpi		REG_TEMP_R19, 0xFF
C:000cdc f019      	breq		ds18b20_search_alr_rtn		
         
C:000cdd 9330 01a5 	sts		G_DS18B20_ALR_PATTERN, REG_TEMP_R19
         
C:000cdf cf69      	rjmp		ds18b20_search_alr_cont_d
         
          ds18b20_search_alr_rtn:
C:000ce0 9508      	ret
         ; ---------
         
         ; ---------
         ; Gestion du "scratchpad"
         ; ---------
         ; Code DS18B20 pour l'ecriture du 'scratchpad' #x et dans l'eeprom
         ; ---------
          ds18b20_write_scratchpad_x:
C:000ce1 dab1      	rcall		ds18b20_reset
         
C:000ce2 9100 01ab 	lds		REG_TEMP_R16, (G_FRAME_ALL_INFOS + 0)		; Recuperation de l'Id du capteur
C:000ce4 d00c      	rcall		ds18b20_match_rom_x
         
C:000ce5 9110 01ac 	lds		REG_TEMP_R17, (G_FRAME_ALL_INFOS + 1)		; Recuperation Tl
C:000ce7 9100 01ad 	lds		REG_TEMP_R16, (G_FRAME_ALL_INFOS + 2)		; Recuperation Th
C:000ce9 9120 01ae 	lds		REG_TEMP_R18, (G_FRAME_ALL_INFOS + 3)		; Recuperation Resolution
         
C:000ceb cf32      	rjmp		ds18b20_write_scratchpad
         ; ---------
         
         ; ---------
          ds18b20_copy_scratchpad_x:
C:000cec daa6      	rcall		ds18b20_reset
         
C:000ced 9100 01ab 	lds		REG_TEMP_R16, (G_FRAME_ALL_INFOS + 0)		; Recuperation de l'Id du capteur
C:000cef d001      	rcall		ds18b20_match_rom_x
         
C:000cf0 cf3d      	rjmp		ds18b20_copy_scratchpad
         ; ---------
         ; Fin: Gestion du "scratchpad"
         ; ---------
         
         ; ---------
          ds18b20_match_rom_x:
C:000cf1 e0d1      	ldi		REG_Y_MSB, high(G_DS18B20_BYTES_SEND)
C:000cf2 e4cf      	ldi		REG_Y_LSB, low(G_DS18B20_BYTES_SEND)
         
C:000cf3 dbdf      	rcall		ds18b20_get_rom_detected_bypass	
C:000cf4 f436      	brtc		ds18b20_match_rom_x_not_detect
         
          ds18b20_match_rom_x_cont_d:
C:000cf5 e008      	ldi		REG_TEMP_R16, DS18B20_NBR_ROM_GESTION
         
          ds18b20_match_rom_x_loop:
C:000cf6 911d      	ld			REG_TEMP_R17, X+
C:000cf7 9319      	st			Y+, REG_TEMP_R17
C:000cf8 950a      	dec		REG_TEMP_R16
C:000cf9 f7e1      	brne		ds18b20_match_rom_x_loop
         
C:000cfa ce6c      	rjmp		ds18b20_match_rom
         
          ds18b20_match_rom_x_not_detect:
         	; ROM non detecte
C:000cfb e31f         ldi      REG_TEMP_R17, '?'
C:000cfc d9bd      	rcall		uos_print_mark_skip
         
C:000cfd 9100 0148 	lds		REG_TEMP_R16, G_DS18B20_FLAGS
C:000cff 6800      	sbr		REG_TEMP_R16, FLG_TEST_CONFIG_ERROR_MSK
C:000d00 9300 0148 	sts		G_DS18B20_FLAGS, REG_TEMP_R16
         
C:000d02 9508      	ret
         ; ---------
         
         ; End of file
         
          
         
          end_of_program:
          
          .dseg
D:0001d1    G_SRAM_END_OF_USE:		.byte	1
         
         ; End of file
         
Used memory blocks:
   code      :  Start = 0x0000, End = 0x003F, Length = 0x0040 (64 words), Overlap=N
   code      :  Start = 0x0040, End = 0x011B, Length = 0x00DC (220 words), Overlap=N
   code      :  Start = 0x011C, End = 0x020E, Length = 0x00F3 (243 words), Overlap=N
   code      :  Start = 0x020F, End = 0x02CA, Length = 0x00BC (188 words), Overlap=N
   code      :  Start = 0x02CB, End = 0x03A0, Length = 0x00D6 (214 words), Overlap=N
   code      :  Start = 0x03A1, End = 0x03EA, Length = 0x004A (74 words), Overlap=N
   code      :  Start = 0x03EB, End = 0x0652, Length = 0x0268 (616 words), Overlap=N
   code      :  Start = 0x0653, End = 0x06F2, Length = 0x00A0 (160 words), Overlap=N
   code      :  Start = 0x06F3, End = 0x0A0B, Length = 0x0319 (793 words), Overlap=N
   code      :  Start = 0x0A0C, End = 0x0A2D, Length = 0x0022 (34 words), Overlap=N
   code      :  Start = 0x0A2E, End = 0x0D02, Length = 0x02D5 (725 words), Overlap=N
   data      :  Start = 0x0060, End = 0x0067, Length = 0x0008 (8 bytes), Overlap=N
   data      :  Start = 0x0068, End = 0x0068, Length = 0x0001 (1 byte), Overlap=N
   data      :  Start = 0x0069, End = 0x0088, Length = 0x0020 (32 bytes), Overlap=N
   data      :  Start = 0x0089, End = 0x00FB, Length = 0x0073 (115 bytes), Overlap=N
   data      :  Start = 0x00FC, End = 0x0145, Length = 0x004A (74 bytes), Overlap=N
   data      :  Start = 0x0146, End = 0x0147, Length = 0x0002 (2 bytes), Overlap=N
   data      :  Start = 0x0148, End = 0x01D0, Length = 0x0089 (137 bytes), Overlap=N
   data      :  Start = 0x01D1, End = 0x01D1, Length = 0x0001 (1 byte), Overlap=N


Segment usage:
   Code      :      3331 words (6662 bytes)
   Data      :       370 bytes
   EEPROM    :         0 bytes

Assembly completed with no errors.
