<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>【FPGA】verilog代码模板 | NOTE</title>
    <meta name="description" content="向着200w进发！">
    <meta name="generator" content="VitePress v1.3.4">
    <link rel="preload stylesheet" href="/assets/style.BTBPRswQ.css" as="style">
    
    <script type="module" src="/assets/app.iC-S7J8I.js"></script>
    <link rel="preload" href="/assets/inter-roman-latin.Di8DUHzh.woff2" as="font" type="font/woff2" crossorigin="">
    <link rel="modulepreload" href="/assets/chunks/theme.DMpwcNMP.js">
    <link rel="modulepreload" href="/assets/chunks/framework.DWZwO2WB.js">
    <link rel="modulepreload" href="/assets/posts_【FPGA】verilog代码模板.md.BjRzJyV4.lean.js">
    <script id="check-dark-mode">(()=>{const e=localStorage.getItem("vitepress-theme-appearance")||"auto",a=window.matchMedia("(prefers-color-scheme: dark)").matches;(!e||e==="auto"?a:e==="dark")&&document.documentElement.classList.add("dark")})();</script>
    <script id="check-mac-os">document.documentElement.classList.toggle("mac",/Mac|iPhone|iPod|iPad/i.test(navigator.platform));</script>
  </head>
  <body>
    <div id="app"><!--[--><div class="Layout" data-v-d8b57b2d><!--[--><!--]--><!--[--><span tabindex="-1" data-v-c8291ffa></span><a href="#VPContent" class="VPSkipLink visually-hidden" data-v-c8291ffa> Skip to content </a><!--]--><!----><header class="VPNav" data-v-d8b57b2d data-v-7ad780c2><div class="VPNavBar" data-v-7ad780c2 data-v-9fd4d1dd><div class="wrapper" data-v-9fd4d1dd><div class="container" data-v-9fd4d1dd><div class="title" data-v-9fd4d1dd><div class="VPNavBarTitle" data-v-9fd4d1dd data-v-0ad69264><a class="title" href="/" data-v-0ad69264><!--[--><!--]--><!--[--><img class="VPImage logo" src="/logo_main.png" alt data-v-ab19afbb><!--]--><span data-v-0ad69264>NOTE</span><!--[--><!--]--></a></div></div><div class="content" data-v-9fd4d1dd><div class="content-body" data-v-9fd4d1dd><!--[--><!--]--><div class="VPNavBarSearch search" data-v-9fd4d1dd><!--[--><!----><div id="local-search"><button type="button" class="DocSearch DocSearch-Button" aria-label="Search"><span class="DocSearch-Button-Container"><span class="vp-icon DocSearch-Search-Icon"></span><span class="DocSearch-Button-Placeholder">Search</span></span><span class="DocSearch-Button-Keys"><kbd class="DocSearch-Button-Key"></kbd><kbd class="DocSearch-Button-Key">K</kbd></span></button></div><!--]--></div><nav aria-labelledby="main-nav-aria-label" class="VPNavBarMenu menu" data-v-9fd4d1dd data-v-afb2845e><span id="main-nav-aria-label" class="visually-hidden" data-v-afb2845e> Main Navigation </span><!--[--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>Home</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/pages/category.html" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>Category</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/pages/archives.html" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>Archives</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/pages/tags.html" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>Tags</span><!--]--></a><!--]--><!--[--><a class="VPLink link VPNavBarMenuLink" href="/pages/about.html" tabindex="0" data-v-afb2845e data-v-08fbf4b6><!--[--><span data-v-08fbf4b6>About</span><!--]--></a><!--]--><!--]--></nav><!----><div class="VPNavBarAppearance appearance" data-v-9fd4d1dd data-v-3f90c1a5><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="false" data-v-3f90c1a5 data-v-be9742d9 data-v-b4ccac88><span class="check" data-v-b4ccac88><span class="icon" data-v-b4ccac88><!--[--><span class="vpi-sun sun" data-v-be9742d9></span><span class="vpi-moon moon" data-v-be9742d9></span><!--]--></span></span></button></div><div class="VPSocialLinks VPNavBarSocialLinks social-links" data-v-9fd4d1dd data-v-ef6192dc data-v-e71e869c><!--[--><a class="VPSocialLink no-icon" href="https://github.com/jiamingyy" aria-label="github" target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><span class="vpi-social-github" /></a><!--]--></div><div class="VPFlyout VPNavBarExtra extra" data-v-9fd4d1dd data-v-f953d92f data-v-af5898d3><button type="button" class="button" aria-haspopup="true" aria-expanded="false" aria-label="extra navigation" data-v-af5898d3><span class="vpi-more-horizontal icon" data-v-af5898d3></span></button><div class="menu" data-v-af5898d3><div class="VPMenu" data-v-af5898d3 data-v-20ed86d6><!----><!--[--><!--[--><!----><div class="group" data-v-f953d92f><div class="item appearance" data-v-f953d92f><p class="label" data-v-f953d92f>Appearance</p><div class="appearance-action" data-v-f953d92f><button class="VPSwitch VPSwitchAppearance" type="button" role="switch" title aria-checked="false" data-v-f953d92f data-v-be9742d9 data-v-b4ccac88><span class="check" data-v-b4ccac88><span class="icon" data-v-b4ccac88><!--[--><span class="vpi-sun sun" data-v-be9742d9></span><span class="vpi-moon moon" data-v-be9742d9></span><!--]--></span></span></button></div></div></div><div class="group" data-v-f953d92f><div class="item social-links" data-v-f953d92f><div class="VPSocialLinks social-links-list" data-v-f953d92f data-v-e71e869c><!--[--><a class="VPSocialLink no-icon" href="https://github.com/jiamingyy" aria-label="github" target="_blank" rel="noopener" data-v-e71e869c data-v-358b6670><span class="vpi-social-github" /></a><!--]--></div></div></div><!--]--><!--]--></div></div></div><!--[--><!--]--><button type="button" class="VPNavBarHamburger hamburger" aria-label="mobile navigation" aria-expanded="false" aria-controls="VPNavScreen" data-v-9fd4d1dd data-v-6bee1efd><span class="container" data-v-6bee1efd><span class="top" data-v-6bee1efd></span><span class="middle" data-v-6bee1efd></span><span class="bottom" data-v-6bee1efd></span></span></button></div></div></div></div><div class="divider" data-v-9fd4d1dd><div class="divider-line" data-v-9fd4d1dd></div></div></div><!----></header><div class="VPLocalNav empty fixed" data-v-d8b57b2d data-v-2488c25a><div class="container" data-v-2488c25a><!----><div class="VPLocalNavOutlineDropdown" style="--vp-vh:0px;" data-v-2488c25a data-v-883964e0><button data-v-883964e0>Return to top</button><!----></div></div></div><!----><div class="VPContent" id="VPContent" data-v-d8b57b2d data-v-9a6c75ad><div class="VPDoc has-aside" data-v-9a6c75ad data-v-e6f2a212><!--[--><!--]--><div class="container" data-v-e6f2a212><div class="aside" data-v-e6f2a212><div class="aside-curtain" data-v-e6f2a212></div><div class="aside-container" data-v-e6f2a212><div class="aside-content" data-v-e6f2a212><div class="VPDocAside" data-v-e6f2a212 data-v-cb998dce><!--[--><!--]--><!--[--><!--]--><nav aria-labelledby="doc-outline-aria-label" class="VPDocAsideOutline" data-v-cb998dce data-v-f610f197><div class="content" data-v-f610f197><div class="outline-marker" data-v-f610f197></div><div aria-level="2" class="outline-title" id="doc-outline-aria-label" role="heading" data-v-f610f197>目录</div><ul class="VPDocOutlineItem root" data-v-f610f197 data-v-53c99d69><!--[--><!--]--></ul></div></nav><!--[--><!--]--><div class="spacer" data-v-cb998dce></div><!--[--><!--]--><!----><!--[--><!--]--><!--[--><!--]--></div></div></div></div><div class="content" data-v-e6f2a212><div class="content-container" data-v-e6f2a212><!--[--><!--[--><!--[--><div style="padding-top:20px;" class="post-info"> 发布时间：2023-03-13    <!--[--><span><a class="mx-2 text-xs bg-amber-300 p-1 rounded-sm dark:bg-slate-500 text-gray-100" href="/pages/tags.html?tag=数字电路">数字电路</a></span><span><a class="mx-2 text-xs bg-amber-300 p-1 rounded-sm dark:bg-slate-500 text-gray-100" href="/pages/tags.html?tag=FPGA">FPGA</a></span><span><a class="mx-2 text-xs bg-amber-300 p-1 rounded-sm dark:bg-slate-500 text-gray-100" href="/pages/tags.html?tag=Verilog">Verilog</a></span><!--]--></div><!--]--><!--]--><!--]--><main class="main" data-v-e6f2a212><div style="position:relative;" class="vp-doc _posts_%E3%80%90FPGA%E3%80%91verilog%E4%BB%A3%E7%A0%81%E6%A8%A1%E6%9D%BF" data-v-e6f2a212><div><p>从培训机构学习的关于Verilog编程的一些规范。</p><h2 id="计数器代码" tabindex="-1">计数器代码 <a class="header-anchor" href="#计数器代码" aria-label="Permalink to &quot;计数器代码&quot;">​</a></h2><p>计数器代码设计规则：</p><ol><li>计数器逐一考虑三要素：初值、加1条件、结束值</li><li>计数初值必须为0</li><li>使用某一计数值，必须同时满足加1条件</li><li>结束条件必须满足加1条件，且结束值必须是 <mjx-container class="MathJax" jax="SVG" style="direction:ltr;position:relative;"><svg style="overflow:visible;min-height:1px;min-width:1px;vertical-align:-0.186ex;" xmlns="http://www.w3.org/2000/svg" width="5.191ex" height="1.692ex" role="img" focusable="false" viewBox="0 -666 2294.4 748" aria-hidden="true"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mi"><path data-c="1D465" d="M52 289Q59 331 106 386T222 442Q257 442 286 424T329 379Q371 442 430 442Q467 442 494 420T522 361Q522 332 508 314T481 292T458 288Q439 288 427 299T415 328Q415 374 465 391Q454 404 425 404Q412 404 406 402Q368 386 350 336Q290 115 290 78Q290 50 306 38T341 26Q378 26 414 59T463 140Q466 150 469 151T485 153H489Q504 153 504 145Q504 144 502 134Q486 77 440 33T333 -11Q263 -11 227 52Q186 -10 133 -10H127Q78 -10 57 16T35 71Q35 103 54 123T99 143Q142 143 142 101Q142 81 130 66T107 46T94 41L91 40Q91 39 97 36T113 29T132 26Q168 26 194 71Q203 87 217 139T245 247T261 313Q266 340 266 352Q266 380 251 392T217 404Q177 404 142 372T93 290Q91 281 88 280T72 278H58Q52 284 52 289Z" style="stroke-width:3;"></path></g><g data-mml-node="mo" transform="translate(794.2,0)"><path data-c="2212" d="M84 237T84 250T98 270H679Q694 262 694 250T679 230H98Q84 237 84 250Z" style="stroke-width:3;"></path></g><g data-mml-node="mn" transform="translate(1794.4,0)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z" style="stroke-width:3;"></path></g></g></g></svg><mjx-assistive-mml unselectable="on" display="inline" style="top:0px;left:0px;clip:rect(1px, 1px, 1px, 1px);-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;position:absolute;padding:1px 0px 0px 0px;border:0px;display:block;width:auto;overflow:hidden;"><math xmlns="http://www.w3.org/1998/Math/MathML"><mi>x</mi><mo>−</mo><mn>1</mn></math></mjx-assistive-mml></mjx-container>的形式</li><li>当取某个数时，<code>assign</code>形式必须为：（加1条件） &amp;&amp; (cnt == 计数值 -1)</li><li>计数器计数结束后必须回到 0</li><li>设置限定范围使用 <mjx-container class="MathJax" jax="SVG" style="direction:ltr;position:relative;"><svg style="overflow:visible;min-height:1px;min-width:1px;vertical-align:-0.186ex;" xmlns="http://www.w3.org/2000/svg" width="3.52ex" height="1.505ex" role="img" focusable="false" viewBox="0 -583 1556 665" aria-hidden="true"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mo"><g data-mml-node="text"><path data-c="3E" d="M84 520Q84 528 88 533T96 539L99 540Q106 540 253 471T544 334L687 265Q694 260 694 250T687 235Q685 233 395 96L107 -40H101Q83 -38 83 -20Q83 -19 83 -17Q82 -10 98 -1Q117 9 248 71Q326 108 378 132L626 250L378 368Q90 504 86 509Q84 513 84 520Z" style="stroke-width:3;"></path></g><g data-mml-node="text" transform="translate(778,0)"><path data-c="3D" d="M56 347Q56 360 70 367H707Q722 359 722 347Q722 336 708 328L390 327H72Q56 332 56 347ZM56 153Q56 168 72 173H708Q722 163 722 153Q722 140 707 133H70Q56 140 56 153Z" style="stroke-width:3;"></path></g></g></g></g></svg><mjx-assistive-mml unselectable="on" display="inline" style="top:0px;left:0px;clip:rect(1px, 1px, 1px, 1px);-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;position:absolute;padding:1px 0px 0px 0px;border:0px;display:block;width:auto;overflow:hidden;"><math xmlns="http://www.w3.org/1998/Math/MathML"><mo>&gt;=</mo></math></mjx-assistive-mml></mjx-container>和<mjx-container class="MathJax" jax="SVG" style="direction:ltr;position:relative;"><svg style="overflow:visible;min-height:1px;min-width:1px;vertical-align:-0.09ex;" xmlns="http://www.w3.org/2000/svg" width="1.76ex" height="1.312ex" role="img" focusable="false" viewBox="0 -540 778 580" aria-hidden="true"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mo"><path data-c="3C" d="M694 -11T694 -19T688 -33T678 -40Q671 -40 524 29T234 166L90 235Q83 240 83 250Q83 261 91 266Q664 540 678 540Q681 540 687 534T694 519T687 505Q686 504 417 376L151 250L417 124Q686 -4 687 -5Q694 -11 694 -19Z" style="stroke-width:3;"></path></g></g></g></svg><mjx-assistive-mml unselectable="on" display="inline" style="top:0px;left:0px;clip:rect(1px, 1px, 1px, 1px);-webkit-touch-callout:none;-webkit-user-select:none;-khtml-user-select:none;-moz-user-select:none;-ms-user-select:none;user-select:none;position:absolute;padding:1px 0px 0px 0px;border:0px;display:block;width:auto;overflow:hidden;"><math xmlns="http://www.w3.org/1998/Math/MathML"><mo>&lt;</mo></math></mjx-assistive-mml></mjx-container>两种符号</li><li>设计步骤是：先写计数器的<code>always</code>段，条件用名字判断；用 <code>assign</code>写出 加1条件；最后用 <code>assign </code>写出结束条件</li><li>加1条件必须与计数器严格对其，其他信号一律向计数器对齐</li><li>计数器的命名规范：加1条件的前缀必须以 <code>add_</code>开头，结束计数条件必须以<code>end_</code>开头</li></ol><div class="language-verilog vp-adaptive-theme"><button title="Copy Code" class="copy"></button><span class="lang">verilog</span><pre class="shiki shiki-themes github-light github-dark vp-code" tabindex="0"><code><span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">reg</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">[</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;">7</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">:</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;">0</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">] cnt;</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">wire</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> add_cnt, end_cnt;	</span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// 加1条件和结束条件</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">always</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> @(</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">posedge</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> clk </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">or</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> negedge</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> reset_n) </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">begin</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    if</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> (</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">!</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">reset_n) </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">begin</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">        cnt </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;"> 8&#39;d0</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">;</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    end</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    else</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> if</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> (add_cnt) </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">begin</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">        if</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> (end_cnt)</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">            cnt </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;"> 8&#39;d0</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">;</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">       	else</span></span>
<span class="line"><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">            cnt </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&lt;=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> cnt </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">+</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;"> 8&#39;d1</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">;</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">    end</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">end</span></span>
<span class="line"></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">assign</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> add_cnt </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> a </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">==</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;"> 2</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">; </span><span style="--shiki-light:#6A737D;--shiki-dark:#6A737D;">// 开始计数的条件</span></span>
<span class="line"><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">assign</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> end_cnt </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">=</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> add_cnt </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">&amp;&amp;</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;"> cnt </span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;">==</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;"> 10</span><span style="--shiki-light:#D73A49;--shiki-dark:#F97583;"> -</span><span style="--shiki-light:#005CC5;--shiki-dark:#79B8FF;"> 1</span><span style="--shiki-light:#24292E;--shiki-dark:#E1E4E8;">;</span></span></code></pre></div></div></div></main><footer class="VPDocFooter" data-v-e6f2a212 data-v-1bcd8184><!--[--><!--]--><div class="edit-info" data-v-1bcd8184><!----><div class="last-updated" data-v-1bcd8184><p class="VPLastUpdated" data-v-1bcd8184 data-v-1bb0c8a8>最新更新: <time datetime="2024-09-30T09:36:03.000Z" data-v-1bb0c8a8></time></p></div></div><!----></footer><!--[--><!--]--></div></div></div><!--[--><!--]--></div></div><!----><!--[--><!--]--></div><div class="site-footer"> MIT Licensed | Jiamingyy Copyright © 2022-present <br> Powered by <a class="vitepress" target="_blank" href="//vitepress.vuejs.org/">VitePress - 1.3.4</a> Theme by <a class="vitepress" target="_blank" href="//github.com/airene/vitepress-blog-pure">Vitepress-blog-pure</a></div><!--]--></div>
    <script>window.__VP_HASH_MAP__=JSON.parse("{\"index.md\":\"CmaerrRb\",\"page_2.md\":\"BQ8SMMKF\",\"page_3.md\":\"DfW4pIHz\",\"page_4.md\":\"CFS4kdsj\",\"pages_about.md\":\"B7BsXKXT\",\"pages_archives.md\":\"CPGv38VQ\",\"pages_category.md\":\"BdIcz0NV\",\"pages_tags.md\":\"BgkLC7Gw\",\"posts_【fpga】axi总线学习.md\":\"CKVgzhEy\",\"posts_【fpga】fpga时序约束.md\":\"YDZ5es_3\",\"posts_【fpga】fpga跨时钟域处理.md\":\"B3z1ermF\",\"posts_【fpga】modelsim仿真.md\":\"5dUPOOQB\",\"posts_【fpga】verilog-编程规范.md\":\"BOh84lce\",\"posts_【fpga】verilog代码模板.md\":\"BjRzJyV4\",\"posts_【fpga】verilog基础.md\":\"DPdzVSZ4\",\"posts_【fpga】verilog状态机基础.md\":\"BHHCPEjO\",\"posts_【fpga】开发板ps部分配置信息.md\":\"MtjqoWTS\",\"posts_【fpga】数字电路基础 - 基础知识.md\":\"qCxBT_Wy\",\"posts_【fpga】数字电路基础 - 时序逻辑.md\":\"BpgiLBSH\",\"posts_【fpga】贴片元件的焊接方法.md\":\"B9mj6xv-\",\"posts_【linux】linux-shell脚本基础.md\":\"BXL_l0WM\",\"posts_【research】mlp的bp推导与实现(上).md\":\"mCNllqNy\",\"posts_【research】mlp的bp推导与实现-下.md\":\"Dus9ptmx\",\"posts_【research】pytorch的张量扩展机制.md\":\"B4l9Be4Y\",\"posts_【research】基础神经网络架构总结.md\":\"CL8Tuj4s\",\"posts_【research】定点数量化.md\":\"C_zWoaYe\",\"posts_【research】浮点数运算.md\":\"DbJ4KCaU\",\"posts_【research】论文结构.md\":\"4HaAwX0A\",\"posts_【skills】2024博客迁移.md\":\"COScXQm7\",\"posts_【skills】cpp基础语法.md\":\"CNVqupiu\",\"posts_【skills】c语言函数指针.md\":\"C3jekad2\",\"posts_【skills】docker搭建深度学习环境.md\":\"DYcn1sqO\",\"posts_【skills】fastapi note.md\":\"D1fhr0eg\",\"posts_【skills】git使用基础.md\":\"Ds7BBLWr\",\"posts_【skills】linux创建快捷方式.md\":\"uP6h19AK\",\"posts_【skills】linux炼丹中常用命令总结.md\":\"pG_ZP5U5\",\"posts_【skills】makefile基础.md\":\"BPkpoF9n\",\"posts_【skills】matplotlib笔记.md\":\"Du50jDtu\",\"posts_【skills】pandas教程.md\":\"DLZdwgOY\",\"posts_【skills】pthread并行程序开发.md\":\"65pyA4bv\",\"posts_【skills】python log output.md\":\"CMtjUHWo\",\"posts_【skills】tmux使用总结.md\":\"DGsHsVAY\",\"posts_【skills】tqdm常用方法总结.md\":\"C-_thYms\",\"posts_【skills】vim高效编辑.md\":\"W-LxyBGj\",\"posts_【skills】vue note.md\":\"T61Xly9i\",\"posts_【skills】使用ssh访问github.md\":\"D2yUh2OQ\"}");window.__VP_SITE_DATA__=JSON.parse("{\"lang\":\"en-US\",\"dir\":\"ltr\",\"title\":\"NOTE\",\"description\":\"向着200w进发！\",\"base\":\"/\",\"head\":[],\"router\":{\"prefetchLinks\":true},\"appearance\":true,\"themeConfig\":{\"logo\":\"/logo_main.png\",\"authorName\":\"Jiamingyy\",\"authorAvatar\":\"/avatar.png\",\"authorInfo\":\"CS Ph.D 在读\",\"authorTalk\":\"好好生活，好好科研，好好搞钱！\",\"posts\":[{\"frontMatter\":{\"title\":\"【Skills】2024博客迁移\",\"date\":\"2024-10-03\",\"tags\":[\"vue\",\"Vitepress\",\"Github\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】2024博客迁移.html\"},{\"frontMatter\":{\"title\":\"【Skills】FastAPI学习笔记\",\"date\":\"2024-08-30\",\"tags\":[\"FastAPI\",\"Python\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】FastAPI Note.html\"},{\"frontMatter\":{\"title\":\"【Skills】Vue学习笔记\",\"date\":\"2024-08-29\",\"tags\":[\"Vue\",\"JavaScript\",\"前端\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Vue Note.html\"},{\"frontMatter\":{\"title\":\"【Skills】CPP基础语法\",\"date\":\"2024-07-20\",\"tags\":[\"CPP\",\"C\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】CPP基础语法.html\"},{\"frontMatter\":{\"date\":\"2023-04-09\",\"title\":\"【Research】基础神经网络架构总结\",\"category\":[\"Research\"],\"tags\":[\"Deep Learning\"]},\"regularPath\":\"/posts/【Research】基础神经网络架构总结.html\"},{\"frontMatter\":{\"title\":\"【FPGA】FPGA时序约束\",\"date\":\"2023-03-22\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】Modelsim仿真.html\"},{\"frontMatter\":{\"title\":\"【FPGA】FPGA时序约束\",\"date\":\"2023-03-22\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】FPGA时序约束.html\"},{\"frontMatter\":{\"title\":\"【FPGA】AXI总线学习\",\"date\":\"2023-03-22\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】AXI总线学习.html\"},{\"frontMatter\":{\"title\":\"【FPGA】FPGA跨时钟域处理\",\"date\":\"2023-03-21\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】FPGA跨时钟域处理.html\"},{\"frontMatter\":{\"title\":\"【FPGA】verilog代码模板\",\"date\":\"2023-03-13\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】verilog代码模板.html\"},{\"frontMatter\":{\"title\":\"【Skills】C语言函数指针\",\"date\":\"2022-10-25\",\"tags\":[\"C\",\"Linux\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】C语言函数指针.html\"},{\"frontMatter\":{\"title\":\"【Skills】Matplotlib笔记\",\"date\":\"2022-10-17\",\"tags\":[\"Python\",\"matplotlib\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Matplotlib笔记.html\"},{\"frontMatter\":{\"title\":\"【Research】定点数量化\",\"date\":\"2022-10-12\",\"tags\":[\"Paper\",\"Writing\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】定点数量化.html\"},{\"frontMatter\":{\"title\":\"【FPGA】开发板PS部分配置信息\",\"date\":\"2022-10-08\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】开发板PS部分配置信息.html\"},{\"frontMatter\":{\"title\":\"【Skills】vim高效编辑\",\"date\":\"2022-09-23\",\"tags\":[\"FPGA\",\"Vim\",\"Verilog\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】vim高效编辑.html\"},{\"frontMatter\":{\"title\":\"【FPGA】verilog编程规范\",\"date\":\"2022-09-19\",\"tags\":[\"数字电路\",\"FPGA\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】verilog-编程规范.html\"},{\"frontMatter\":{\"title\":\"【Research】pytorch的张量扩展机制\",\"date\":\"2022-09-13\",\"tags\":[\"Pytorch\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】pytorch的张量扩展机制.html\"},{\"frontMatter\":{\"title\":\"【FPGA】Verilog状态机基础\",\"date\":\"2022-09-10\",\"tags\":[\"数字电路\",\"FPGA\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】Verilog状态机基础.html\"},{\"frontMatter\":{\"title\":\"【Skills】Python Logging 使用总结\",\"date\":\"2022-08-31\",\"tags\":[\"Python\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Python Log output.html\"},{\"frontMatter\":{\"title\":\"【Research】浮点数运算\",\"date\":\"2022-08-25\",\"tags\":[\"FPGA\",\"Float\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】浮点数运算.html\"},{\"frontMatter\":{\"title\":\"【Skills】Git使用基础\",\"date\":\"2022-08-16\",\"tags\":[\"Git\",\"shell\"],\"category\":[\"Skills\"],\"description\":\"系统学习Git的常用命令\"},\"regularPath\":\"/posts/【Skills】Git使用基础.html\"},{\"frontMatter\":{\"title\":\"【Skills】Linux炼丹中常用命令总结\",\"date\":\"2022-08-09\",\"tags\":[\"Linux\",\"shell\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Linux炼丹中常用命令总结.html\"},{\"frontMatter\":{\"title\":\"【Research】论文写作结构总结\",\"date\":\"2022-07-29\",\"tags\":[\"Paper\",\"Writing\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】论文结构.html\"},{\"frontMatter\":{\"date\":\"2022-05-07\",\"title\":\"【FPGA】贴片元件焊接方法\",\"tags\":[\"焊接方法\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】贴片元件的焊接方法.html\"},{\"frontMatter\":{\"title\":\"【Skills】tmux使用总结\",\"date\":\"2022-04-28\",\"tags\":[\"Linux\",\"tmux\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】tmux使用总结.html\"},{\"frontMatter\":{\"title\":\"【Skills】Gnome 创建快捷方式\",\"date\":\"2022-04-28\",\"tags\":[\"Linux\",\"Ubuntu\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】Linux创建快捷方式.html\"},{\"frontMatter\":{\"title\":\"【Skills】tqdm常用方法总结\",\"date\":\"2022-04-27\",\"tags\":[\"Python\",\"tqdm\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】tqdm常用方法总结.html\"},{\"frontMatter\":{\"title\":\"【Skills】pthread并行程序开发基础\",\"date\":\"2022-04-23\",\"tags\":[\"linux\",\"pthread\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】pthread并行程序开发.html\"},{\"frontMatter\":{\"title\":\"【Skills】makefile基础\",\"date\":\"2022-04-11\",\"tags\":[\"linux\",\"makefile\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】makefile基础.html\"},{\"frontMatter\":{\"title\":\"【Linux】linux shell脚本基础\",\"date\":\"2022-04-10\",\"tags\":[\"shell\",\"linux\"],\"category\":[\"Linux\"]},\"regularPath\":\"/posts/【Linux】linux-shell脚本基础.html\"},{\"frontMatter\":{\"title\":\"【Research】MLP的BP推导与实现(下)\",\"date\":\"2022-04-05\",\"tags\":[\"机器学习\",\"BP算法\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】MLP的BP推导与实现-下.html\"},{\"frontMatter\":{\"title\":\"【Skills】pandas教程\",\"date\":\"2022-03-29\",\"tags\":[\"数据分析\",\"Pandas\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】pandas教程.html\"},{\"frontMatter\":{\"title\":\"【FPGA】数字电路基础 - 时序逻辑\",\"date\":\"2022-03-17\",\"tags\":[\"数字电路\",\"FPGA\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】数字电路基础 - 时序逻辑.html\"},{\"frontMatter\":{\"title\":\"【FPGA】verilog语法基础\",\"date\":\"2022-03-17\",\"tags\":[\"数字电路\",\"FPGA\",\"Verilog\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】Verilog基础.html\"},{\"frontMatter\":{\"title\":\"【FPGA】数字电路基础 - 基础知识\",\"date\":\"2022-03-16\",\"tags\":[\"数字电路\",\"FPGA\"],\"category\":[\"FPGA\"]},\"regularPath\":\"/posts/【FPGA】数字电路基础 - 基础知识.html\"},{\"frontMatter\":{\"title\":\"【Skills】docker搭建深度学习环境\",\"date\":\"2022-03-13\",\"tags\":[\"Docker\",\"机器学习\"],\"category\":[\"Skills\"]},\"regularPath\":\"/posts/【Skills】docker搭建深度学习环境.html\"},{\"frontMatter\":{\"title\":\"【Skills】Access Github Without Password\",\"date\":\"2022-03-11\",\"tags\":[\"工具使用\",\"Git\"],\"category\":[\"Skills\"],\"description\":\"记录配置使用 git 可以免密访问gtihub\"},\"regularPath\":\"/posts/【Skills】使用SSH访问Github.html\"},{\"frontMatter\":{\"title\":\"【Research】MLP的BP推导与实现-上\",\"date\":\"2022-03-11\",\"tags\":[\"机器学习\",\"BP算法\"],\"category\":[\"Research\"]},\"regularPath\":\"/posts/【Research】MLP的BP推导与实现(上).html\"}],\"website\":\"https://github.com/airene/vitepress-blog-pure\",\"comment\":{\"repo\":\"airene/vitepress-blog-pure\",\"themes\":\"github-light\",\"issueTerm\":\"pathname\"},\"nav\":[{\"text\":\"Home\",\"link\":\"/\"},{\"text\":\"Category\",\"link\":\"/pages/category\"},{\"text\":\"Archives\",\"link\":\"/pages/archives\"},{\"text\":\"Tags\",\"link\":\"/pages/tags\"},{\"text\":\"About\",\"link\":\"/pages/about\"}],\"search\":{\"provider\":\"local\"},\"lastUpdated\":true,\"lastUpdatedText\":\"最新更新\",\"outlineTitle\":\"目录\",\"socialLinks\":[{\"icon\":\"github\",\"link\":\"https://github.com/jiamingyy\"}]},\"locales\":{},\"scrollOffset\":134,\"cleanUrls\":false}");</script>
    
  </body>
</html>