

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Thu Feb 05 05:06:03 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          18266
FF:           14772
DSP:              1
BRAM:            66
URAM:             0
LATCH:            0
SRL:            643
CLB:           3144

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.468
CP achieved post-implementation: 3.963
Timing met
