Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Sun Jun 16 08:25:57 2024
| Host              : HAX00R running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file kv260_fft_dma_wrapper_timing_summary_routed.rpt -pb kv260_fft_dma_wrapper_timing_summary_routed.pb -rpx kv260_fft_dma_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : kv260_fft_dma_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.878        0.000                      0                11692        0.010        0.000                      0                11692        3.500        0.000                       0                  4823  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.878        0.000                      0                11692        0.010        0.000                      0                11692        3.500        0.000                       0                  4823  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.545ns (32.434%)  route 3.219ns (67.566%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.955ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[6])
                                                      0.318     5.739 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[6]
                         net (fo=3, routed)           0.296     6.035    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[6]
    SLICE_X17Y92         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.172 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20/O
                         net (fo=1, routed)           0.021     6.193    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     6.368 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.030     6.398    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18_n_0
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.476 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_17/O[0]
                         net (fo=1, routed)           0.237     6.713    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[8]
    SLICE_X18Y92         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     6.939 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16/O
                         net (fo=1, routed)           0.017     6.956    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16_n_0
    SLICE_X18Y92         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.336     7.292 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.034     7.326    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_131
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.928    12.144    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[15]/C
                         clock pessimism              0.176    12.320    
                         clock uncertainty           -0.160    12.160    
    SLICE_X18Y92         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.204    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[15]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.544ns (32.426%)  route 3.218ns (67.574%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.955ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[6])
                                                      0.318     5.739 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[6]
                         net (fo=3, routed)           0.296     6.035    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[6]
    SLICE_X17Y92         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.172 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20/O
                         net (fo=1, routed)           0.021     6.193    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     6.368 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.030     6.398    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18_n_0
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.476 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_17/O[0]
                         net (fo=1, routed)           0.237     6.713    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[8]
    SLICE_X18Y92         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     6.939 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16/O
                         net (fo=1, routed)           0.017     6.956    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16_n_0
    SLICE_X18Y92         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.335     7.291 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.033     7.324    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_133
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.928    12.144    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[13]/C
                         clock pessimism              0.176    12.320    
                         clock uncertainty           -0.160    12.160    
    SLICE_X18Y92         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.203    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.523ns (32.120%)  route 3.219ns (67.880%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.955ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[6])
                                                      0.318     5.739 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[6]
                         net (fo=3, routed)           0.296     6.035    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[6]
    SLICE_X17Y92         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.172 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20/O
                         net (fo=1, routed)           0.021     6.193    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     6.368 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.030     6.398    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18_n_0
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.476 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_17/O[0]
                         net (fo=1, routed)           0.237     6.713    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[8]
    SLICE_X18Y92         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     6.939 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16/O
                         net (fo=1, routed)           0.017     6.956    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16_n_0
    SLICE_X18Y92         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.314     7.270 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.034     7.304    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_132
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.928    12.144    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[14]/C
                         clock pessimism              0.176    12.320    
                         clock uncertainty           -0.160    12.160    
    SLICE_X18Y92         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.203    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.497ns (31.760%)  route 3.217ns (68.240%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.955ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[6])
                                                      0.318     5.739 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[6]
                         net (fo=3, routed)           0.296     6.035    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[6]
    SLICE_X17Y92         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.172 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20/O
                         net (fo=1, routed)           0.021     6.193    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     6.368 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.030     6.398    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18_n_0
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.476 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_17/O[0]
                         net (fo=1, routed)           0.237     6.713    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[8]
    SLICE_X18Y92         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     6.939 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16/O
                         net (fo=1, routed)           0.017     6.956    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16_n_0
    SLICE_X18Y92         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.288     7.244 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.032     7.276    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_134
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.928    12.144    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[12]/C
                         clock pessimism              0.176    12.320    
                         clock uncertainty           -0.160    12.160    
    SLICE_X18Y92         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.204    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.406ns (30.403%)  route 3.219ns (69.597%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.955ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[6])
                                                      0.318     5.739 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[6]
                         net (fo=3, routed)           0.296     6.035    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[6]
    SLICE_X17Y92         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.172 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20/O
                         net (fo=1, routed)           0.021     6.193    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     6.368 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.030     6.398    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18_n_0
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.476 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_17/O[0]
                         net (fo=1, routed)           0.237     6.713    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[8]
    SLICE_X18Y92         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     6.939 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16/O
                         net (fo=1, routed)           0.017     6.956    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16_n_0
    SLICE_X18Y92         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[3])
                                                      0.197     7.153 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.034     7.187    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_135
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.928    12.144    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[11]/C
                         clock pessimism              0.176    12.320    
                         clock uncertainty           -0.160    12.160    
    SLICE_X18Y92         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.203    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.396ns (30.252%)  route 3.219ns (69.748%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.955ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[6])
                                                      0.318     5.739 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[6]
                         net (fo=3, routed)           0.296     6.035    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[6]
    SLICE_X17Y92         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.172 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20/O
                         net (fo=1, routed)           0.021     6.193    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     6.368 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.030     6.398    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18_n_0
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.476 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_17/O[0]
                         net (fo=1, routed)           0.237     6.713    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[8]
    SLICE_X18Y92         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     6.939 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16/O
                         net (fo=1, routed)           0.017     6.956    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16_n_0
    SLICE_X18Y92         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.187     7.143 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.034     7.177    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_136
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.928    12.144    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[10]/C
                         clock pessimism              0.176    12.320    
                         clock uncertainty           -0.160    12.160    
    SLICE_X18Y92         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.203    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.344ns (29.464%)  route 3.218ns (70.536%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.955ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[6])
                                                      0.318     5.739 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[6]
                         net (fo=3, routed)           0.296     6.035    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[6]
    SLICE_X17Y92         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.172 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20/O
                         net (fo=1, routed)           0.021     6.193    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     6.368 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.030     6.398    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18_n_0
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.476 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_17/O[0]
                         net (fo=1, routed)           0.237     6.713    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[8]
    SLICE_X18Y92         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     6.939 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16/O
                         net (fo=1, routed)           0.017     6.956    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16_n_0
    SLICE_X18Y92         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.135     7.091 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.033     7.124    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_137
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.928    12.144    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[9]/C
                         clock pessimism              0.176    12.320    
                         clock uncertainty           -0.160    12.160    
    SLICE_X18Y92         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.203    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[9]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.288ns (28.593%)  route 3.217ns (71.407%))
  Logic Levels:           6  (CARRY8=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 12.144 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.955ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[6])
                                                      0.318     5.739 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[6]
                         net (fo=3, routed)           0.296     6.035    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[6]
    SLICE_X17Y92         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.137     6.172 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20/O
                         net (fo=1, routed)           0.021     6.193    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_20_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     6.368 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.030     6.398    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18_n_0
    SLICE_X17Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     6.476 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_17/O[0]
                         net (fo=1, routed)           0.237     6.713    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[8]
    SLICE_X18Y92         LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     6.939 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16/O
                         net (fo=1, routed)           0.017     6.956    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[15]_i_16_n_0
    SLICE_X18Y92         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.079     7.035 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.032     7.067    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_138
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.928    12.144    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y92         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[8]/C
                         clock pessimism              0.176    12.320    
                         clock uncertainty           -0.160    12.160    
    SLICE_X18Y92         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    12.204    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[8]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.041ns (23.412%)  route 3.405ns (76.588%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 12.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.955ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[1])
                                                      0.116     5.537 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[1]
                         net (fo=3, routed)           0.333     5.870    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[1]
    SLICE_X17Y92         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.952 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_25/O
                         net (fo=1, routed)           0.022     5.974    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_25_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.082     6.056 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.411     6.467    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[1]
    SLICE_X18Y91         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.619 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_16/O
                         net (fo=1, routed)           0.022     6.641    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_16_n_0
    SLICE_X18Y91         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.334     6.975 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.034     7.009    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_139
    SLICE_X18Y91         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.927    12.143    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y91         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[7]/C
                         clock pessimism              0.176    12.319    
                         clock uncertainty           -0.160    12.159    
    SLICE_X18Y91         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.203    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.040ns (23.400%)  route 3.404ns (76.600%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 12.143 - 10.000 ) 
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.296ns (routing 1.045ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.955ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.296     2.563    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X6Y37        DSP_OUTPUT                                   r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y37        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.275     2.838 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=3, routed)           2.583     5.421    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr0[0]
    SLICE_X18Y93         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[1])
                                                      0.116     5.537 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/outr_carry/O[1]
                         net (fo=3, routed)           0.333     5.870    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/mulOutR[1]
    SLICE_X17Y92         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     5.952 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_25/O
                         net (fo=1, routed)           0.022     5.974    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_25_n_0
    SLICE_X17Y92         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.082     6.056 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.411     6.467    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out0[1]
    SLICE_X18Y91         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.152     6.619 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_16/O
                         net (fo=1, routed)           0.022     6.641    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out[7]_i_16_n_0
    SLICE_X18Y91         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.974 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul/bottomR_out_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.033     7.007    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/mul_n_141
    SLICE_X18Y91         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.927    12.143    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/s00_axis_aclk
    SLICE_X18Y91         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[5]/C
                         clock pessimism              0.176    12.319    
                         clock uncertainty           -0.160    12.159    
    SLICE_X18Y91         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.202    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/butterfly_generator[0].butterfly/bottomR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  5.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/dataI_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/data_out_I_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.115ns (47.917%)  route 0.125ns (52.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.940ns (routing 0.955ns, distribution 0.985ns)
  Clock Net Delay (Destination): 2.189ns (routing 1.045ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.940     2.156    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/s00_axis_aclk
    SLICE_X20Y76         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/dataI_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.271 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/dataI_reg[113]/Q
                         net (fo=1, routed)           0.125     2.396    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/dataI[113]
    SLICE_X18Y76         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/data_out_I_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.189     2.456    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/s00_axis_aclk
    SLICE_X18Y76         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/data_out_I_reg[113]/C
                         clock pessimism             -0.172     2.283    
    SLICE_X18Y76         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.386    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/data_out_I_reg[113]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.111ns (47.259%)  route 0.124ns (52.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.877ns (routing 0.955ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.045ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.877     2.093    kv260_fft_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X4Y102         FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.204 r  kv260_fft_dma_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[4]/Q
                         net (fo=2, routed)           0.124     2.328    kv260_fft_dma_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[13]_0[4]
    SLICE_X5Y102         FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.122     2.389    kv260_fft_dma_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X5Y102         FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]/C
                         clock pessimism             -0.173     2.215    
    SLICE_X5Y102         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     2.316    kv260_fft_dma_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.112ns (51.142%)  route 0.107ns (48.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.921ns (routing 0.955ns, distribution 0.966ns)
  Clock Net Delay (Destination): 2.148ns (routing 1.045ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.921     2.137    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X16Y108        FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y108        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     2.249 r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[7]/Q
                         net (fo=2, routed)           0.107     2.356    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[7]
    SLICE_X17Y108        FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.148     2.415    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X17Y108        FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[7]/C
                         clock pessimism             -0.173     2.242    
    SLICE_X17Y108        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     2.344    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.115ns (54.502%)  route 0.096ns (45.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.866ns (routing 0.955ns, distribution 0.911ns)
  Clock Net Delay (Destination): 2.081ns (routing 1.045ns, distribution 1.036ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.866     2.082    kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y91          FDRE                                         r  kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.197 r  kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/Q
                         net (fo=1, routed)           0.096     2.293    kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[15]_1[25]
    SLICE_X0Y91          FDRE                                         r  kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.081     2.348    kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y91          FDRE                                         r  kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                         clock pessimism             -0.173     2.175    
    SLICE_X0Y91          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.278    kv260_fft_dma_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataI_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_I_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.112ns (44.955%)  route 0.137ns (55.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.926ns (routing 0.955ns, distribution 0.971ns)
  Clock Net Delay (Destination): 2.178ns (routing 1.045ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.926     2.142    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/s00_axis_aclk
    SLICE_X20Y99         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataI_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y99         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.254 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataI_reg[126]/Q
                         net (fo=4, routed)           0.137     2.391    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataI[126]
    SLICE_X22Y99         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_I_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.178     2.445    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/s00_axis_aclk
    SLICE_X22Y99         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_I_reg[126]/C
                         clock pessimism             -0.173     2.272    
    SLICE_X22Y99         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.374    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_I_reg[126]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.112ns (49.645%)  route 0.114ns (50.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.921ns (routing 0.955ns, distribution 0.966ns)
  Clock Net Delay (Destination): 2.148ns (routing 1.045ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.921     2.137    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X16Y108        FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y108        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.249 r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[14]/Q
                         net (fo=2, routed)           0.114     2.363    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[31]_0[14]
    SLICE_X17Y108        FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.148     2.415    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X17Y108        FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[14]/C
                         clock pessimism             -0.173     2.242    
    SLICE_X17Y108        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.344    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.161%)  route 0.136ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.870ns (routing 0.955ns, distribution 0.915ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.045ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.870     2.086    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X7Y97          FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     2.198 r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]/Q
                         net (fo=1, routed)           0.136     2.334    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[37]
    SLICE_X5Y98          FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.120     2.387    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X5Y98          FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/C
                         clock pessimism             -0.173     2.213    
    SLICE_X5Y98          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     2.315    kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataI_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_I_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.112ns (45.889%)  route 0.132ns (54.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.932ns (routing 0.955ns, distribution 0.977ns)
  Clock Net Delay (Destination): 2.176ns (routing 1.045ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.932     2.148    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/s00_axis_aclk
    SLICE_X14Y77         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataI_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.112     2.260 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataI_reg[85]/Q
                         net (fo=2, routed)           0.132     2.392    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataI[85]
    SLICE_X15Y76         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_I_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.176     2.443    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/s00_axis_aclk
    SLICE_X15Y76         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_I_reg[85]/C
                         clock pessimism             -0.173     2.270    
    SLICE_X15Y76         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     2.373    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_I_reg[85]
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataR_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_R_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.518%)  route 0.129ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.919ns (routing 0.955ns, distribution 0.964ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.045ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.919     2.135    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/s00_axis_aclk
    SLICE_X14Y93         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataR_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     2.247 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataR_reg[72]/Q
                         net (fo=4, routed)           0.129     2.376    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/dataR[72]
    SLICE_X15Y94         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_R_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.160     2.427    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/s00_axis_aclk
    SLICE_X15Y94         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_R_reg[72]/C
                         clock pessimism             -0.173     2.254    
    SLICE_X15Y94         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.357    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/calc/data_out_R_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/dataR_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/data_out_R_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.113ns (45.200%)  route 0.137ns (54.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.917ns (routing 0.955ns, distribution 0.962ns)
  Clock Net Delay (Destination): 2.167ns (routing 1.045ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.917     2.133    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/s00_axis_aclk
    SLICE_X13Y90         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/dataR_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     2.246 r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/dataR_reg[100]/Q
                         net (fo=1, routed)           0.137     2.383    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/dataR_reg_n_0_[100]
    SLICE_X13Y88         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/data_out_R_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.167     2.434    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/s00_axis_aclk
    SLICE_X13Y88         FDRE                                         r  kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/data_out_R_reg[100]/C
                         clock pessimism             -0.173     2.261    
    SLICE_X13Y88         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.102     2.363    kv260_fft_dma_i/fft_dma_0/inst/fft_inst/data_in/data_out_R_reg[100]
  -------------------------------------------------------------------
                         required time                         -2.363    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y20  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y20  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y21  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y21  kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         10.000      8.476      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X5Y92   kv260_fft_dma_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.926ns  (logic 0.228ns (11.838%)  route 1.698ns (88.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.929ns (routing 0.955ns, distribution 0.974ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.323     1.323    kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y143         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     1.551 r  kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.375     1.926    kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y143         FDRE                                         r  kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.929     2.145    kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y143         FDRE                                         r  kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.106ns (13.590%)  route 0.674ns (86.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.285ns (routing 0.623ns, distribution 0.662ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.557     0.557    kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X8Y143         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.106     0.663 r  kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.117     0.780    kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X8Y143         FDRE                                         r  kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.285     1.472    kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X8Y143         FDRE                                         r  kv260_fft_dma_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.116ns (13.477%)  route 0.745ns (86.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.955ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.160     2.427    kv260_fft_dma_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y131         FDRE                                         r  kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.543 r  kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.745     3.288    kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X5Y95          FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.882     2.098    kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X5Y95          FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.116ns (14.488%)  route 0.685ns (85.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.045ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.881ns (routing 0.955ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        2.160     2.427    kv260_fft_dma_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y131         FDRE                                         r  kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     2.543 r  kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.685     3.228    kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X5Y108         FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.881     2.097    kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X5Y108         FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.083ns (24.738%)  route 0.253ns (75.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.178ns (routing 0.572ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.623ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.178     1.329    kv260_fft_dma_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y131         FDRE                                         r  kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.412 r  kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.253     1.664    kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X5Y95          FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.253     1.440    kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X5Y95          FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.083ns (24.619%)  route 0.254ns (75.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.178ns (routing 0.572ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.623ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.178     1.329    kv260_fft_dma_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X8Y131         FDRE                                         r  kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.412 r  kv260_fft_dma_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.254     1.666    kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X5Y108         FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kv260_fft_dma_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4874, routed)        1.250     1.437    kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X5Y108         FDRE                                         r  kv260_fft_dma_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





