Here are the modifications done to the core generated by CoreGen:

1-Change from 400M clock to 200M clock:
--> Change RXPLLNDIVSEL from 10 to 20 in GT11 generic map
--> Change TXPLLNDIVSEL from 10 to 20 in GT11 generic map
--> Change RXFDCAL_CLOCK_DIVIDE from "TWO" to "NONE" in GT11 generic map
--> Change TXFDCAL_CLOCK_DIVIDE from "TWO" to "NONE" in GT11 generic map
--> Change RXRCPADJ from "011" to "010" in GT11 generic map
--> Change RXVCODAC_INIT from "0000101001" to "1001010001" in GT11 generic map
--> Change VCODAC_INIT from "0000101001" to "1001010001" in GT11 generic map

2-Implement Answer Records #25469 (register USRCLK_STABLE):

3-Added asim architecture

4-Registered TXPMA_READY and RXPMA_READY signals as suggested by Rajesh Kumar Adla


Patrick Dubois