0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/08_full_adder/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/08_full_adder/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v,1695317239,verilog,,,,full_adder_tb,,,,,,,,
D:/Project/FPGA_XILINX/08_full_adder/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1695317934,verilog,,D:/Project/FPGA_XILINX/08_full_adder/full_adder/full_adder.srcs/sources_1/new/half_adder.v,,full_adder,,,,,,,,
D:/Project/FPGA_XILINX/08_full_adder/full_adder/full_adder.srcs/sources_1/new/half_adder.v,1695312847,verilog,,D:/Project/FPGA_XILINX/08_full_adder/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v,,half_adder,,,,,,,,
