// Seed: 1090951925
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout tri1 id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_1,
      id_3,
      id_3
  );
  output wire id_1;
  assign id_3 = -1'b0;
  parameter id_4 = 1;
  assign id_1 = -1;
  logic [1 'b0 : 1] id_5;
  wire id_6;
endmodule
