# 100 MHz differential input clock
set_property IOSTANDARD LVDS [get_ports CLK_100MHz_clk_p]
set_property PACKAGE_PIN E18 [get_ports CLK_100MHz_clk_p]
