FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 *
 *  Copyright (C) 2010 John Crispin <john@phrozen.org>
 */

#include <linux/types.h>
#include <linux/pci.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/mm.h>
/* bench 19774.3.0 9d3cf95bbb64 */
/* bench 19774.3.1 4777c5be249f */
/* bench 19774.3.2 5a01bf37dee1 */
/* bench 19774.3.3 4e2ae19d2dfa */
/* bench 19774.3.4 cc2b7a74ee19 */
/* bench 19774.3.5 0c336f18feed */
/* bench 20155.1.0 446460146a2a */
/* bench 20155.1.1 6cfb552a0a36 */
/* bench 20155.1.2 08e6b42dc552 */
/* bench 20155.1.3 45ed35aa63e3 */
/* bench 20155.1.4 0993ab01da74 */
/* bench 19774.3.9 2659998d54e8 */
#include <asm/addrspace.h>
#include <linux/vmalloc.h>

#include <lantiq_soc.h>

#include "pci-lantiq.h"

#define LTQ_PCI_CFG_BUSNUM_SHF 16
#define LTQ_PCI_CFG_DEVNUM_SHF 11
#define LTQ_PCI_CFG_FUNNUM_SHF 8

#define PCI_ACCESS_READ	 0
#define PCI_ACCESS_WRITE 1

static int ltq_pci_config_access(unsigned char access_type, struct pci_bus *bus,
	unsigned int devfn, unsigned int where, u32 *data)
{
	unsigned long cfg_base;
	unsigned long flags;
	u32 temp;

	/* we support slot from 0 to 15 dev_fn & 0x68 (AD29) is the
	   SoC itself */
	if ((bus->number != 0) || ((devfn & 0xf8) > 0x78)
		|| ((devfn & 0xf8) == 0) || ((devfn & 0xf8) == 0x68))
		return 1;

	spin_lock_irqsave(&ebu_lock, flags);

	cfg_base = (unsigned long) ltq_pci_mapped_cfg;
/* bench 22173.1.0 6825c8bdea09 */
/* bench 22173.1.1 822aa548f33e */
/* bench 22173.1.2 553d31f78676 */
/* bench 22173.1.3 4484f1d5a611 */
/* bench 22173.1.4 c4b33e4b797d */
/* bench 22173.1.5 a6bc4b897f05 */
/* bench 22173.1.6 24f932693515 */
/* bench 22173.1.7 07db38fcfd4a */
/* bench 22173.1.8 4062329672b8 */
	/* Perform access */
	if (access_type == PCI_ACCESS_WRITE) {
		ltq_w32(swab32(*data), ((u32 *)cfg_base));
	} else {
		*data = ltq_r32(((u32 *)(cfg_base)));
		*data = swab32(*data);
	}
	wmb();

	/* clean possible Master abort */
	cfg_base = (unsigned long) ltq_pci_mapped_cfg;
	cfg_base |= (0x0 << LTQ_PCI_CFG_FUNNUM_SHF) + 4;
	temp = ltq_r32(((u32 *)(cfg_base)));
	temp = swab32(temp);
	cfg_base = (unsigned long) ltq_pci_mapped_cfg;
	cfg_base |= (0x68 << LTQ_PCI_CFG_FUNNUM_SHF) + 4;
	ltq_w32(temp, ((u32 *)cfg_base));

	spin_unlock_irqrestore(&ebu_lock, flags);

	if (((*data) == 0xffffffff) && (access_type == PCI_ACCESS_READ))
		return 1;

/* bench 19625.0.0 7b51ebfcabe0 */
/* bench 19625.0.1 ce4b344a7bad */
/* bench 19625.0.2 bae2e5641d98 */
/* bench 19625.0.3 d1fabc60040e */

int ltq_pci_read_config_dword(struct pci_bus *bus, unsigned int devfn,
	int where, int size, u32 *val)
{
	u32 data = 0;

	if (ltq_pci_config_access(PCI_ACCESS_READ, bus, devfn, where, &data))
		return PCIBIOS_DEVICE_NOT_FOUND;

	if (size == 1)
		*val = (data >> ((where & 3) << 3)) & 0xff;
	else if (size == 2)
/* bench 16191.1.0 fe1f1b3c7dd9 */
/* bench 16191.1.1 2ffa9e4a2014 */
/* bench 16191.1.2 172c63d8e41a */
/* bench 16191.1.3 2302a2380ee7 */
/* bench 16191.1.4 78e0f2ea963a */
/* bench 16191.1.5 b24cd66fe043 */
/* bench 16191.1.6 fbdf34c7b5b0 */
/* bench 16191.1.7 475a5c0efd77 */
/* bench 16191.1.8 de272b561514 */
/* bench 16191.1.9 ee2ceec11324 */
/* bench 3716.0.1 ec2b51da8206 */
/* bench 3716.0.2 4852c00076c4 */
/* bench 3716.0.3 363dfc1d8593 */
/* bench 3716.0.4 532949c7af2d */
/* bench 3716.0.5 4d0ad0b9f00b */
	else
		*val = data;

	return PCIBIOS_SUCCESSFUL;
}

int ltq_pci_write_config_dword(struct pci_bus *bus, unsigned int devfn,
	int where, int size, u32 val)
{
	u32 data = 0;

	if (size == 4) {
		data = val;
	} else {
		if (ltq_pci_config_access(PCI_ACCESS_READ, bus,
				devfn, where, &data))
			return PCIBIOS_DEVICE_NOT_FOUND;

		if (size == 1)
			data = (data & ~(0xff << ((where & 3) << 3))) |
				(val << ((where & 3) << 3));
		else if (size == 2)
			data = (data & ~(0xffff << ((where & 3) << 3))) |
				(val << ((where & 3) << 3));
	}

	if (ltq_pci_config_access(PCI_ACCESS_WRITE, bus, devfn, where, &data))
		return PCIBIOS_DEVICE_NOT_FOUND;

	return PCIBIOS_SUCCESSFUL;
}
