# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 205 \
    name output_accum_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_63 \
    op interface \
    ports { output_accum_63_address0 { O 5 vector } output_accum_63_ce0 { O 1 bit } output_accum_63_we0 { O 1 bit } output_accum_63_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 206 \
    name output_accum_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_62 \
    op interface \
    ports { output_accum_62_address0 { O 5 vector } output_accum_62_ce0 { O 1 bit } output_accum_62_we0 { O 1 bit } output_accum_62_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 207 \
    name output_accum_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_61 \
    op interface \
    ports { output_accum_61_address0 { O 5 vector } output_accum_61_ce0 { O 1 bit } output_accum_61_we0 { O 1 bit } output_accum_61_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 208 \
    name output_accum_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_60 \
    op interface \
    ports { output_accum_60_address0 { O 5 vector } output_accum_60_ce0 { O 1 bit } output_accum_60_we0 { O 1 bit } output_accum_60_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 209 \
    name output_accum_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_59 \
    op interface \
    ports { output_accum_59_address0 { O 5 vector } output_accum_59_ce0 { O 1 bit } output_accum_59_we0 { O 1 bit } output_accum_59_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 210 \
    name output_accum_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_58 \
    op interface \
    ports { output_accum_58_address0 { O 5 vector } output_accum_58_ce0 { O 1 bit } output_accum_58_we0 { O 1 bit } output_accum_58_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 211 \
    name output_accum_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_57 \
    op interface \
    ports { output_accum_57_address0 { O 5 vector } output_accum_57_ce0 { O 1 bit } output_accum_57_we0 { O 1 bit } output_accum_57_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 212 \
    name output_accum_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_56 \
    op interface \
    ports { output_accum_56_address0 { O 5 vector } output_accum_56_ce0 { O 1 bit } output_accum_56_we0 { O 1 bit } output_accum_56_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 213 \
    name output_accum_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_55 \
    op interface \
    ports { output_accum_55_address0 { O 5 vector } output_accum_55_ce0 { O 1 bit } output_accum_55_we0 { O 1 bit } output_accum_55_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 214 \
    name output_accum_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_54 \
    op interface \
    ports { output_accum_54_address0 { O 5 vector } output_accum_54_ce0 { O 1 bit } output_accum_54_we0 { O 1 bit } output_accum_54_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 215 \
    name output_accum_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_53 \
    op interface \
    ports { output_accum_53_address0 { O 5 vector } output_accum_53_ce0 { O 1 bit } output_accum_53_we0 { O 1 bit } output_accum_53_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 216 \
    name output_accum_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_52 \
    op interface \
    ports { output_accum_52_address0 { O 5 vector } output_accum_52_ce0 { O 1 bit } output_accum_52_we0 { O 1 bit } output_accum_52_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 217 \
    name output_accum_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_51 \
    op interface \
    ports { output_accum_51_address0 { O 5 vector } output_accum_51_ce0 { O 1 bit } output_accum_51_we0 { O 1 bit } output_accum_51_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 218 \
    name output_accum_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_50 \
    op interface \
    ports { output_accum_50_address0 { O 5 vector } output_accum_50_ce0 { O 1 bit } output_accum_50_we0 { O 1 bit } output_accum_50_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 219 \
    name output_accum_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_49 \
    op interface \
    ports { output_accum_49_address0 { O 5 vector } output_accum_49_ce0 { O 1 bit } output_accum_49_we0 { O 1 bit } output_accum_49_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 220 \
    name output_accum_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_48 \
    op interface \
    ports { output_accum_48_address0 { O 5 vector } output_accum_48_ce0 { O 1 bit } output_accum_48_we0 { O 1 bit } output_accum_48_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 221 \
    name output_accum_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_47 \
    op interface \
    ports { output_accum_47_address0 { O 5 vector } output_accum_47_ce0 { O 1 bit } output_accum_47_we0 { O 1 bit } output_accum_47_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 222 \
    name output_accum_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_46 \
    op interface \
    ports { output_accum_46_address0 { O 5 vector } output_accum_46_ce0 { O 1 bit } output_accum_46_we0 { O 1 bit } output_accum_46_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 223 \
    name output_accum_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_45 \
    op interface \
    ports { output_accum_45_address0 { O 5 vector } output_accum_45_ce0 { O 1 bit } output_accum_45_we0 { O 1 bit } output_accum_45_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 224 \
    name output_accum_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_44 \
    op interface \
    ports { output_accum_44_address0 { O 5 vector } output_accum_44_ce0 { O 1 bit } output_accum_44_we0 { O 1 bit } output_accum_44_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 225 \
    name output_accum_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_43 \
    op interface \
    ports { output_accum_43_address0 { O 5 vector } output_accum_43_ce0 { O 1 bit } output_accum_43_we0 { O 1 bit } output_accum_43_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 226 \
    name output_accum_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_42 \
    op interface \
    ports { output_accum_42_address0 { O 5 vector } output_accum_42_ce0 { O 1 bit } output_accum_42_we0 { O 1 bit } output_accum_42_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 227 \
    name output_accum_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_41 \
    op interface \
    ports { output_accum_41_address0 { O 5 vector } output_accum_41_ce0 { O 1 bit } output_accum_41_we0 { O 1 bit } output_accum_41_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 228 \
    name output_accum_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_40 \
    op interface \
    ports { output_accum_40_address0 { O 5 vector } output_accum_40_ce0 { O 1 bit } output_accum_40_we0 { O 1 bit } output_accum_40_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 229 \
    name output_accum_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_39 \
    op interface \
    ports { output_accum_39_address0 { O 5 vector } output_accum_39_ce0 { O 1 bit } output_accum_39_we0 { O 1 bit } output_accum_39_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 230 \
    name output_accum_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_38 \
    op interface \
    ports { output_accum_38_address0 { O 5 vector } output_accum_38_ce0 { O 1 bit } output_accum_38_we0 { O 1 bit } output_accum_38_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 231 \
    name output_accum_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_37 \
    op interface \
    ports { output_accum_37_address0 { O 5 vector } output_accum_37_ce0 { O 1 bit } output_accum_37_we0 { O 1 bit } output_accum_37_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 232 \
    name output_accum_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_36 \
    op interface \
    ports { output_accum_36_address0 { O 5 vector } output_accum_36_ce0 { O 1 bit } output_accum_36_we0 { O 1 bit } output_accum_36_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 233 \
    name output_accum_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_35 \
    op interface \
    ports { output_accum_35_address0 { O 5 vector } output_accum_35_ce0 { O 1 bit } output_accum_35_we0 { O 1 bit } output_accum_35_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 234 \
    name output_accum_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_34 \
    op interface \
    ports { output_accum_34_address0 { O 5 vector } output_accum_34_ce0 { O 1 bit } output_accum_34_we0 { O 1 bit } output_accum_34_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 235 \
    name output_accum_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_33 \
    op interface \
    ports { output_accum_33_address0 { O 5 vector } output_accum_33_ce0 { O 1 bit } output_accum_33_we0 { O 1 bit } output_accum_33_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 236 \
    name output_accum_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_32 \
    op interface \
    ports { output_accum_32_address0 { O 5 vector } output_accum_32_ce0 { O 1 bit } output_accum_32_we0 { O 1 bit } output_accum_32_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 237 \
    name output_accum_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_31 \
    op interface \
    ports { output_accum_31_address0 { O 5 vector } output_accum_31_ce0 { O 1 bit } output_accum_31_we0 { O 1 bit } output_accum_31_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 238 \
    name output_accum_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_30 \
    op interface \
    ports { output_accum_30_address0 { O 5 vector } output_accum_30_ce0 { O 1 bit } output_accum_30_we0 { O 1 bit } output_accum_30_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 239 \
    name output_accum_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_29 \
    op interface \
    ports { output_accum_29_address0 { O 5 vector } output_accum_29_ce0 { O 1 bit } output_accum_29_we0 { O 1 bit } output_accum_29_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 240 \
    name output_accum_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_28 \
    op interface \
    ports { output_accum_28_address0 { O 5 vector } output_accum_28_ce0 { O 1 bit } output_accum_28_we0 { O 1 bit } output_accum_28_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 241 \
    name output_accum_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_27 \
    op interface \
    ports { output_accum_27_address0 { O 5 vector } output_accum_27_ce0 { O 1 bit } output_accum_27_we0 { O 1 bit } output_accum_27_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 242 \
    name output_accum_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_26 \
    op interface \
    ports { output_accum_26_address0 { O 5 vector } output_accum_26_ce0 { O 1 bit } output_accum_26_we0 { O 1 bit } output_accum_26_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 243 \
    name output_accum_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_25 \
    op interface \
    ports { output_accum_25_address0 { O 5 vector } output_accum_25_ce0 { O 1 bit } output_accum_25_we0 { O 1 bit } output_accum_25_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 244 \
    name output_accum_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_24 \
    op interface \
    ports { output_accum_24_address0 { O 5 vector } output_accum_24_ce0 { O 1 bit } output_accum_24_we0 { O 1 bit } output_accum_24_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 245 \
    name output_accum_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_23 \
    op interface \
    ports { output_accum_23_address0 { O 5 vector } output_accum_23_ce0 { O 1 bit } output_accum_23_we0 { O 1 bit } output_accum_23_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 246 \
    name output_accum_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_22 \
    op interface \
    ports { output_accum_22_address0 { O 5 vector } output_accum_22_ce0 { O 1 bit } output_accum_22_we0 { O 1 bit } output_accum_22_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 247 \
    name output_accum_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_21 \
    op interface \
    ports { output_accum_21_address0 { O 5 vector } output_accum_21_ce0 { O 1 bit } output_accum_21_we0 { O 1 bit } output_accum_21_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 248 \
    name output_accum_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_20 \
    op interface \
    ports { output_accum_20_address0 { O 5 vector } output_accum_20_ce0 { O 1 bit } output_accum_20_we0 { O 1 bit } output_accum_20_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 249 \
    name output_accum_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_19 \
    op interface \
    ports { output_accum_19_address0 { O 5 vector } output_accum_19_ce0 { O 1 bit } output_accum_19_we0 { O 1 bit } output_accum_19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 250 \
    name output_accum_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_18 \
    op interface \
    ports { output_accum_18_address0 { O 5 vector } output_accum_18_ce0 { O 1 bit } output_accum_18_we0 { O 1 bit } output_accum_18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 251 \
    name output_accum_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_17 \
    op interface \
    ports { output_accum_17_address0 { O 5 vector } output_accum_17_ce0 { O 1 bit } output_accum_17_we0 { O 1 bit } output_accum_17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 252 \
    name output_accum_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_16 \
    op interface \
    ports { output_accum_16_address0 { O 5 vector } output_accum_16_ce0 { O 1 bit } output_accum_16_we0 { O 1 bit } output_accum_16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 253 \
    name output_accum_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_15 \
    op interface \
    ports { output_accum_15_address0 { O 5 vector } output_accum_15_ce0 { O 1 bit } output_accum_15_we0 { O 1 bit } output_accum_15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 254 \
    name output_accum_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_14 \
    op interface \
    ports { output_accum_14_address0 { O 5 vector } output_accum_14_ce0 { O 1 bit } output_accum_14_we0 { O 1 bit } output_accum_14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 255 \
    name output_accum_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_13 \
    op interface \
    ports { output_accum_13_address0 { O 5 vector } output_accum_13_ce0 { O 1 bit } output_accum_13_we0 { O 1 bit } output_accum_13_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 256 \
    name output_accum_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_12 \
    op interface \
    ports { output_accum_12_address0 { O 5 vector } output_accum_12_ce0 { O 1 bit } output_accum_12_we0 { O 1 bit } output_accum_12_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 257 \
    name output_accum_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_11 \
    op interface \
    ports { output_accum_11_address0 { O 5 vector } output_accum_11_ce0 { O 1 bit } output_accum_11_we0 { O 1 bit } output_accum_11_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 258 \
    name output_accum_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_10 \
    op interface \
    ports { output_accum_10_address0 { O 5 vector } output_accum_10_ce0 { O 1 bit } output_accum_10_we0 { O 1 bit } output_accum_10_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 259 \
    name output_accum_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_9 \
    op interface \
    ports { output_accum_9_address0 { O 5 vector } output_accum_9_ce0 { O 1 bit } output_accum_9_we0 { O 1 bit } output_accum_9_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 260 \
    name output_accum_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_8 \
    op interface \
    ports { output_accum_8_address0 { O 5 vector } output_accum_8_ce0 { O 1 bit } output_accum_8_we0 { O 1 bit } output_accum_8_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 261 \
    name output_accum_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_7 \
    op interface \
    ports { output_accum_7_address0 { O 5 vector } output_accum_7_ce0 { O 1 bit } output_accum_7_we0 { O 1 bit } output_accum_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 262 \
    name output_accum_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_6 \
    op interface \
    ports { output_accum_6_address0 { O 5 vector } output_accum_6_ce0 { O 1 bit } output_accum_6_we0 { O 1 bit } output_accum_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 263 \
    name output_accum_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_5 \
    op interface \
    ports { output_accum_5_address0 { O 5 vector } output_accum_5_ce0 { O 1 bit } output_accum_5_we0 { O 1 bit } output_accum_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 264 \
    name output_accum_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_4 \
    op interface \
    ports { output_accum_4_address0 { O 5 vector } output_accum_4_ce0 { O 1 bit } output_accum_4_we0 { O 1 bit } output_accum_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 265 \
    name output_accum_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_3 \
    op interface \
    ports { output_accum_3_address0 { O 5 vector } output_accum_3_ce0 { O 1 bit } output_accum_3_we0 { O 1 bit } output_accum_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 266 \
    name output_accum_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_2 \
    op interface \
    ports { output_accum_2_address0 { O 5 vector } output_accum_2_ce0 { O 1 bit } output_accum_2_we0 { O 1 bit } output_accum_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 267 \
    name output_accum_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum_1 \
    op interface \
    ports { output_accum_1_address0 { O 5 vector } output_accum_1_ce0 { O 1 bit } output_accum_1_we0 { O 1 bit } output_accum_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 268 \
    name output_accum \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_accum \
    op interface \
    ports { output_accum_address0 { O 5 vector } output_accum_ce0 { O 1 bit } output_accum_we0 { O 1 bit } output_accum_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_accum'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 269 \
    name row_max \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename row_max \
    op interface \
    ports { row_max_address0 { O 5 vector } row_max_ce0 { O 1 bit } row_max_we0 { O 1 bit } row_max_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'row_max'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 270 \
    name exp_sum \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename exp_sum \
    op interface \
    ports { exp_sum_address0 { O 5 vector } exp_sum_ce0 { O 1 bit } exp_sum_we0 { O 1 bit } exp_sum_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'exp_sum'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName flashattn_flow_control_loop_pipe_sequential_init_U
set CompName flashattn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix flashattn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


