Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Cronometro_tb_behav xil_defaultlib.Cronometro_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 6 is different from right argument length 8 for 'std_logic_vector_93' array [D:/Xilinx/Progetti_Xilinx/5_Cronometro/5_Cronometro.srcs/sources_1/new/Counter_mod64.vhd:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Divisore_freq [\Divisore_freq(f_out=100000000)\]
Compiling architecture behavioral of entity xil_defaultlib.Counter_mod64 [counter_mod64_default]
Compiling architecture structural of entity xil_defaultlib.Counter_mod60 [counter_mod60_default]
Compiling architecture behavioral of entity xil_defaultlib.FF_D [ff_d_default]
Compiling architecture structural of entity xil_defaultlib.Counter_mod32_struct [counter_mod32_struct_default]
Compiling architecture structural of entity xil_defaultlib.Counter_mod24_struct [counter_mod24_struct_default]
Compiling architecture structural of entity xil_defaultlib.Cronometro [cronometro_default]
Compiling architecture behavioral of entity xil_defaultlib.cronometro_tb
Built simulation snapshot Cronometro_tb_behav
