#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027675789f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000276759ed520_0 .net "PC", 31 0, L_0000027675a6e710;  1 drivers
v00000276759ee060_0 .net "cycles_consumed", 31 0, v00000276759edd40_0;  1 drivers
v00000276759ec9e0_0 .var "input_clk", 0 0;
v00000276759edf20_0 .var "rst", 0 0;
S_00000276757996a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000027675789f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002767592b770 .functor NOR 1, v00000276759ec9e0_0, v00000276759d58e0_0, C4<0>, C4<0>;
L_000002767592c340 .functor AND 1, v00000276759c0280_0, v00000276759c0140_0, C4<1>, C4<1>;
L_000002767592c9d0 .functor AND 1, L_000002767592c340, L_00000276759ee380, C4<1>, C4<1>;
L_000002767592c420 .functor AND 1, v00000276759ae680_0, v00000276759af120_0, C4<1>, C4<1>;
L_000002767592c5e0 .functor AND 1, L_000002767592c420, L_00000276759ecb20, C4<1>, C4<1>;
L_000002767592cc00 .functor AND 1, v00000276759d6380_0, v00000276759d76e0_0, C4<1>, C4<1>;
L_000002767592cc70 .functor AND 1, L_000002767592cc00, L_00000276759eca80, C4<1>, C4<1>;
L_000002767592cd50 .functor AND 1, v00000276759c0280_0, v00000276759c0140_0, C4<1>, C4<1>;
L_000002767592cb20 .functor AND 1, L_000002767592cd50, L_00000276759ebd60, C4<1>, C4<1>;
L_000002767592cf80 .functor AND 1, v00000276759ae680_0, v00000276759af120_0, C4<1>, C4<1>;
L_000002767592d060 .functor AND 1, L_000002767592cf80, L_00000276759ecf80, C4<1>, C4<1>;
L_000002767592b620 .functor AND 1, v00000276759d6380_0, v00000276759d76e0_0, C4<1>, C4<1>;
L_000002767592b8c0 .functor AND 1, L_000002767592b620, L_00000276759ec260, C4<1>, C4<1>;
L_00000276759f5520 .functor NOT 1, L_000002767592b770, C4<0>, C4<0>, C4<0>;
L_00000276759f45d0 .functor NOT 1, L_000002767592b770, C4<0>, C4<0>, C4<0>;
L_0000027675a5aa50 .functor NOT 1, L_000002767592b770, C4<0>, C4<0>, C4<0>;
L_0000027675a5bd20 .functor NOT 1, L_000002767592b770, C4<0>, C4<0>, C4<0>;
L_0000027675a5bd90 .functor NOT 1, L_000002767592b770, C4<0>, C4<0>, C4<0>;
L_0000027675a6e710 .functor BUFZ 32, v00000276759dade0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000276759d66a0_0 .net "EX1_ALU_OPER1", 31 0, L_00000276759f6080;  1 drivers
v00000276759d78c0_0 .net "EX1_ALU_OPER2", 31 0, L_0000027675a5b2a0;  1 drivers
v00000276759d7000_0 .net "EX1_PC", 31 0, v00000276759bea20_0;  1 drivers
v00000276759d6e20_0 .net "EX1_PFC", 31 0, v00000276759be700_0;  1 drivers
v00000276759d7960_0 .net "EX1_PFC_to_IF", 31 0, L_00000276759f3420;  1 drivers
v00000276759d7f00_0 .net "EX1_forward_to_B", 31 0, v00000276759bc680_0;  1 drivers
v00000276759d7a00_0 .net "EX1_is_beq", 0 0, v00000276759bed40_0;  1 drivers
v00000276759d6f60_0 .net "EX1_is_bne", 0 0, v00000276759bccc0_0;  1 drivers
v00000276759da700_0 .net "EX1_is_jal", 0 0, v00000276759bcb80_0;  1 drivers
v00000276759d9a80_0 .net "EX1_is_jr", 0 0, v00000276759bcd60_0;  1 drivers
v00000276759d9800_0 .net "EX1_is_oper2_immed", 0 0, v00000276759bdb20_0;  1 drivers
v00000276759d9300_0 .net "EX1_memread", 0 0, v00000276759bd9e0_0;  1 drivers
v00000276759d9620_0 .net "EX1_memwrite", 0 0, v00000276759bcea0_0;  1 drivers
v00000276759d9ee0_0 .net "EX1_opcode", 11 0, v00000276759beca0_0;  1 drivers
v00000276759d9260_0 .net "EX1_predicted", 0 0, v00000276759bc860_0;  1 drivers
v00000276759d91c0_0 .net "EX1_rd_ind", 4 0, v00000276759be980_0;  1 drivers
v00000276759d9760_0 .net "EX1_rd_indzero", 0 0, v00000276759bd940_0;  1 drivers
v00000276759d94e0_0 .net "EX1_regwrite", 0 0, v00000276759bd300_0;  1 drivers
v00000276759d8040_0 .net "EX1_rs1", 31 0, v00000276759bdee0_0;  1 drivers
v00000276759d8860_0 .net "EX1_rs1_ind", 4 0, v00000276759bd620_0;  1 drivers
v00000276759d9b20_0 .net "EX1_rs2", 31 0, v00000276759bcf40_0;  1 drivers
v00000276759d9080_0 .net "EX1_rs2_ind", 4 0, v00000276759bdda0_0;  1 drivers
v00000276759d80e0_0 .net "EX1_rs2_out", 31 0, L_0000027675a5ac80;  1 drivers
v00000276759d7fa0_0 .net "EX2_ALU_OPER1", 31 0, v00000276759bfce0_0;  1 drivers
v00000276759d9580_0 .net "EX2_ALU_OPER2", 31 0, v00000276759bf240_0;  1 drivers
v00000276759da160_0 .net "EX2_ALU_OUT", 31 0, L_00000276759f1300;  1 drivers
v00000276759d85e0_0 .net "EX2_PC", 31 0, v00000276759bfba0_0;  1 drivers
v00000276759d8c20_0 .net "EX2_PFC_to_IF", 31 0, v00000276759bf7e0_0;  1 drivers
v00000276759d8220_0 .net "EX2_forward_to_B", 31 0, v00000276759bf9c0_0;  1 drivers
v00000276759d96c0_0 .net "EX2_is_beq", 0 0, v00000276759bf2e0_0;  1 drivers
v00000276759d8400_0 .net "EX2_is_bne", 0 0, v00000276759c0460_0;  1 drivers
v00000276759d99e0_0 .net "EX2_is_jal", 0 0, v00000276759bf380_0;  1 drivers
v00000276759d9e40_0 .net "EX2_is_jr", 0 0, v00000276759bfc40_0;  1 drivers
v00000276759d9da0_0 .net "EX2_is_oper2_immed", 0 0, v00000276759bf4c0_0;  1 drivers
v00000276759d9440_0 .net "EX2_memread", 0 0, v00000276759bfd80_0;  1 drivers
v00000276759d8cc0_0 .net "EX2_memwrite", 0 0, v00000276759bf560_0;  1 drivers
v00000276759d9f80_0 .net "EX2_opcode", 11 0, v00000276759c00a0_0;  1 drivers
v00000276759d98a0_0 .net "EX2_predicted", 0 0, v00000276759bf600_0;  1 drivers
v00000276759d8180_0 .net "EX2_rd_ind", 4 0, v00000276759bf6a0_0;  1 drivers
v00000276759d84a0_0 .net "EX2_rd_indzero", 0 0, v00000276759c0140_0;  1 drivers
v00000276759d9d00_0 .net "EX2_regwrite", 0 0, v00000276759c0280_0;  1 drivers
v00000276759da020_0 .net "EX2_rs1", 31 0, v00000276759c0320_0;  1 drivers
v00000276759da0c0_0 .net "EX2_rs1_ind", 4 0, v00000276759bede0_0;  1 drivers
v00000276759d8ea0_0 .net "EX2_rs2_ind", 4 0, v00000276759bee80_0;  1 drivers
v00000276759d82c0_0 .net "EX2_rs2_out", 31 0, v00000276759bef20_0;  1 drivers
v00000276759d8a40_0 .net "ID_INST", 31 0, v00000276759c4ed0_0;  1 drivers
v00000276759d8b80_0 .net "ID_PC", 31 0, v00000276759c4f70_0;  1 drivers
v00000276759da200_0 .net "ID_PFC_to_EX", 31 0, L_00000276759eef60;  1 drivers
v00000276759d9120_0 .net "ID_PFC_to_IF", 31 0, L_00000276759eeec0;  1 drivers
v00000276759d8360_0 .net "ID_forward_to_B", 31 0, L_00000276759f0400;  1 drivers
v00000276759d8f40_0 .net "ID_is_beq", 0 0, L_00000276759ee740;  1 drivers
v00000276759da2a0_0 .net "ID_is_bne", 0 0, L_00000276759ee7e0;  1 drivers
v00000276759da340_0 .net "ID_is_j", 0 0, L_00000276759f2340;  1 drivers
v00000276759d9bc0_0 .net "ID_is_jal", 0 0, L_00000276759f0ea0;  1 drivers
v00000276759d9c60_0 .net "ID_is_jr", 0 0, L_00000276759ee880;  1 drivers
v00000276759da3e0_0 .net "ID_is_oper2_immed", 0 0, L_00000276759f41e0;  1 drivers
v00000276759da480_0 .net "ID_memread", 0 0, L_00000276759f1a80;  1 drivers
v00000276759da520_0 .net "ID_memwrite", 0 0, L_00000276759f2c00;  1 drivers
v00000276759d8540_0 .net "ID_opcode", 11 0, v00000276759db380_0;  1 drivers
v00000276759da5c0_0 .net "ID_predicted", 0 0, v00000276759c7630_0;  1 drivers
v00000276759d9940_0 .net "ID_rd_ind", 4 0, v00000276759dc460_0;  1 drivers
v00000276759da660_0 .net "ID_regwrite", 0 0, L_00000276759f19e0;  1 drivers
v00000276759d8680_0 .net "ID_rs1", 31 0, v00000276759c37b0_0;  1 drivers
v00000276759d8fe0_0 .net "ID_rs1_ind", 4 0, v00000276759db2e0_0;  1 drivers
v00000276759d8720_0 .net "ID_rs2", 31 0, v00000276759c3850_0;  1 drivers
v00000276759d93a0_0 .net "ID_rs2_ind", 4 0, v00000276759dc6e0_0;  1 drivers
v00000276759d87c0_0 .net "IF_INST", 31 0, L_00000276759f5ad0;  1 drivers
v00000276759d8900_0 .net "IF_pc", 31 0, v00000276759dade0_0;  1 drivers
v00000276759d89a0_0 .net "MEM_ALU_OUT", 31 0, v00000276759ae900_0;  1 drivers
v00000276759d8ae0_0 .net "MEM_Data_mem_out", 31 0, v00000276759d7460_0;  1 drivers
v00000276759d8d60_0 .net "MEM_memread", 0 0, v00000276759ad320_0;  1 drivers
v00000276759d8e00_0 .net "MEM_memwrite", 0 0, v00000276759aea40_0;  1 drivers
v00000276759ecbc0_0 .net "MEM_opcode", 11 0, v00000276759ae9a0_0;  1 drivers
v00000276759ed480_0 .net "MEM_rd_ind", 4 0, v00000276759ad000_0;  1 drivers
v00000276759ec120_0 .net "MEM_rd_indzero", 0 0, v00000276759af120_0;  1 drivers
v00000276759ecda0_0 .net "MEM_regwrite", 0 0, v00000276759ae680_0;  1 drivers
v00000276759ed7a0_0 .net "MEM_rs2", 31 0, v00000276759ad500_0;  1 drivers
v00000276759ed5c0_0 .net "PC", 31 0, L_0000027675a6e710;  alias, 1 drivers
v00000276759ebf40_0 .net "STALL_ID1_FLUSH", 0 0, v00000276759c64b0_0;  1 drivers
v00000276759ed340_0 .net "STALL_ID2_FLUSH", 0 0, v00000276759c6910_0;  1 drivers
v00000276759ebe00_0 .net "STALL_IF_FLUSH", 0 0, v00000276759c8990_0;  1 drivers
v00000276759ec3a0_0 .net "WB_ALU_OUT", 31 0, v00000276759d7b40_0;  1 drivers
v00000276759edac0_0 .net "WB_Data_mem_out", 31 0, v00000276759d6c40_0;  1 drivers
v00000276759ec580_0 .net "WB_memread", 0 0, v00000276759d5ca0_0;  1 drivers
v00000276759ede80_0 .net "WB_rd_ind", 4 0, v00000276759d69c0_0;  1 drivers
v00000276759edfc0_0 .net "WB_rd_indzero", 0 0, v00000276759d76e0_0;  1 drivers
v00000276759ec440_0 .net "WB_regwrite", 0 0, v00000276759d6380_0;  1 drivers
v00000276759ec760_0 .net "Wrong_prediction", 0 0, L_0000027675a5bb60;  1 drivers
v00000276759ebea0_0 .net *"_ivl_1", 0 0, L_000002767592c340;  1 drivers
v00000276759ed020_0 .net *"_ivl_13", 0 0, L_000002767592cc00;  1 drivers
v00000276759ec800_0 .net *"_ivl_14", 0 0, L_00000276759eca80;  1 drivers
v00000276759ec8a0_0 .net *"_ivl_19", 0 0, L_000002767592cd50;  1 drivers
v00000276759ec1c0_0 .net *"_ivl_2", 0 0, L_00000276759ee380;  1 drivers
v00000276759ec4e0_0 .net *"_ivl_20", 0 0, L_00000276759ebd60;  1 drivers
v00000276759ee100_0 .net *"_ivl_25", 0 0, L_000002767592cf80;  1 drivers
v00000276759ec620_0 .net *"_ivl_26", 0 0, L_00000276759ecf80;  1 drivers
v00000276759ee1a0_0 .net *"_ivl_31", 0 0, L_000002767592b620;  1 drivers
v00000276759ed8e0_0 .net *"_ivl_32", 0 0, L_00000276759ec260;  1 drivers
v00000276759ee240_0 .net *"_ivl_40", 31 0, L_00000276759f2f20;  1 drivers
L_0000027675a10c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759ed660_0 .net *"_ivl_43", 26 0, L_0000027675a10c58;  1 drivers
L_0000027675a10ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759ecee0_0 .net/2u *"_ivl_44", 31 0, L_0000027675a10ca0;  1 drivers
v00000276759ed160_0 .net *"_ivl_52", 31 0, L_0000027675a5fb10;  1 drivers
L_0000027675a10d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759ec940_0 .net *"_ivl_55", 26 0, L_0000027675a10d30;  1 drivers
L_0000027675a10d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759ed700_0 .net/2u *"_ivl_56", 31 0, L_0000027675a10d78;  1 drivers
v00000276759ebfe0_0 .net *"_ivl_7", 0 0, L_000002767592c420;  1 drivers
v00000276759ecc60_0 .net *"_ivl_8", 0 0, L_00000276759ecb20;  1 drivers
v00000276759ed200_0 .net "alu_selA", 1 0, L_00000276759ee420;  1 drivers
v00000276759ecd00_0 .net "alu_selB", 1 0, L_00000276759f02c0;  1 drivers
v00000276759ece40_0 .net "clk", 0 0, L_000002767592b770;  1 drivers
v00000276759edd40_0 .var "cycles_consumed", 31 0;
v00000276759ed840_0 .net "exhaz", 0 0, L_000002767592c5e0;  1 drivers
v00000276759edca0_0 .net "exhaz2", 0 0, L_000002767592d060;  1 drivers
v00000276759ec080_0 .net "hlt", 0 0, v00000276759d58e0_0;  1 drivers
v00000276759ed980_0 .net "idhaz", 0 0, L_000002767592c9d0;  1 drivers
v00000276759ec300_0 .net "idhaz2", 0 0, L_000002767592cb20;  1 drivers
v00000276759ee2e0_0 .net "if_id_write", 0 0, v00000276759c8c10_0;  1 drivers
v00000276759ec6c0_0 .net "input_clk", 0 0, v00000276759ec9e0_0;  1 drivers
v00000276759edb60_0 .net "is_branch_and_taken", 0 0, L_00000276759f5c90;  1 drivers
v00000276759ed2a0_0 .net "memhaz", 0 0, L_000002767592cc70;  1 drivers
v00000276759ee4c0_0 .net "memhaz2", 0 0, L_000002767592b8c0;  1 drivers
v00000276759eda20_0 .net "pc_src", 2 0, L_00000276759ef640;  1 drivers
v00000276759ed0c0_0 .net "pc_write", 0 0, v00000276759c8e90_0;  1 drivers
v00000276759ed3e0_0 .net "rst", 0 0, v00000276759edf20_0;  1 drivers
v00000276759edc00_0 .net "store_rs2_forward", 1 0, L_00000276759efe60;  1 drivers
v00000276759edde0_0 .net "wdata_to_reg_file", 31 0, L_0000027675a6e780;  1 drivers
E_00000276759480f0/0 .event negedge, v00000276759c8670_0;
E_00000276759480f0/1 .event posedge, v00000276759aeb80_0;
E_00000276759480f0 .event/or E_00000276759480f0/0, E_00000276759480f0/1;
L_00000276759ee380 .cmp/eq 5, v00000276759bf6a0_0, v00000276759bd620_0;
L_00000276759ecb20 .cmp/eq 5, v00000276759ad000_0, v00000276759bd620_0;
L_00000276759eca80 .cmp/eq 5, v00000276759d69c0_0, v00000276759bd620_0;
L_00000276759ebd60 .cmp/eq 5, v00000276759bf6a0_0, v00000276759bdda0_0;
L_00000276759ecf80 .cmp/eq 5, v00000276759ad000_0, v00000276759bdda0_0;
L_00000276759ec260 .cmp/eq 5, v00000276759d69c0_0, v00000276759bdda0_0;
L_00000276759f2f20 .concat [ 5 27 0 0], v00000276759dc460_0, L_0000027675a10c58;
L_00000276759f18a0 .cmp/ne 32, L_00000276759f2f20, L_0000027675a10ca0;
L_0000027675a5fb10 .concat [ 5 27 0 0], v00000276759bf6a0_0, L_0000027675a10d30;
L_0000027675a5ed50 .cmp/ne 32, L_0000027675a5fb10, L_0000027675a10d78;
S_000002767570d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002767592c2d0 .functor NOT 1, L_000002767592c5e0, C4<0>, C4<0>, C4<0>;
L_000002767592c7a0 .functor AND 1, L_000002767592cc70, L_000002767592c2d0, C4<1>, C4<1>;
L_000002767592bd90 .functor OR 1, L_000002767592c9d0, L_000002767592c7a0, C4<0>, C4<0>;
L_000002767592cce0 .functor OR 1, L_000002767592c9d0, L_000002767592c5e0, C4<0>, C4<0>;
v0000027675955cc0_0 .net *"_ivl_12", 0 0, L_000002767592cce0;  1 drivers
v00000276759566c0_0 .net *"_ivl_2", 0 0, L_000002767592c2d0;  1 drivers
v0000027675956940_0 .net *"_ivl_5", 0 0, L_000002767592c7a0;  1 drivers
v00000276759569e0_0 .net *"_ivl_7", 0 0, L_000002767592bd90;  1 drivers
v00000276759570c0_0 .net "alu_selA", 1 0, L_00000276759ee420;  alias, 1 drivers
v00000276759561c0_0 .net "exhaz", 0 0, L_000002767592c5e0;  alias, 1 drivers
v0000027675956b20_0 .net "idhaz", 0 0, L_000002767592c9d0;  alias, 1 drivers
v0000027675956260_0 .net "memhaz", 0 0, L_000002767592cc70;  alias, 1 drivers
L_00000276759ee420 .concat8 [ 1 1 0 0], L_000002767592bd90, L_000002767592cce0;
S_000002767570d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002767592b850 .functor NOT 1, L_000002767592d060, C4<0>, C4<0>, C4<0>;
L_000002767592ba10 .functor AND 1, L_000002767592b8c0, L_000002767592b850, C4<1>, C4<1>;
L_000002767592baf0 .functor OR 1, L_000002767592cb20, L_000002767592ba10, C4<0>, C4<0>;
L_000002767592bbd0 .functor NOT 1, v00000276759bdb20_0, C4<0>, C4<0>, C4<0>;
L_000002767592be00 .functor AND 1, L_000002767592baf0, L_000002767592bbd0, C4<1>, C4<1>;
L_000002767592be70 .functor OR 1, L_000002767592cb20, L_000002767592d060, C4<0>, C4<0>;
L_000002767592c490 .functor NOT 1, v00000276759bdb20_0, C4<0>, C4<0>, C4<0>;
L_000002767592d290 .functor AND 1, L_000002767592be70, L_000002767592c490, C4<1>, C4<1>;
v0000027675955b80_0 .net "EX1_is_oper2_immed", 0 0, v00000276759bdb20_0;  alias, 1 drivers
v0000027675956300_0 .net *"_ivl_11", 0 0, L_000002767592be00;  1 drivers
v0000027675956bc0_0 .net *"_ivl_16", 0 0, L_000002767592be70;  1 drivers
v0000027675956da0_0 .net *"_ivl_17", 0 0, L_000002767592c490;  1 drivers
v0000027675956e40_0 .net *"_ivl_2", 0 0, L_000002767592b850;  1 drivers
v0000027675956f80_0 .net *"_ivl_20", 0 0, L_000002767592d290;  1 drivers
v0000027675957020_0 .net *"_ivl_5", 0 0, L_000002767592ba10;  1 drivers
v0000027675955fe0_0 .net *"_ivl_7", 0 0, L_000002767592baf0;  1 drivers
v0000027675957160_0 .net *"_ivl_8", 0 0, L_000002767592bbd0;  1 drivers
v0000027675957200_0 .net "alu_selB", 1 0, L_00000276759f02c0;  alias, 1 drivers
v0000027675955d60_0 .net "exhaz", 0 0, L_000002767592d060;  alias, 1 drivers
v0000027675957340_0 .net "idhaz", 0 0, L_000002767592cb20;  alias, 1 drivers
v00000276759573e0_0 .net "memhaz", 0 0, L_000002767592b8c0;  alias, 1 drivers
L_00000276759f02c0 .concat8 [ 1 1 0 0], L_000002767592be00, L_000002767592d290;
S_00000276757069c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002767592d300 .functor NOT 1, L_000002767592d060, C4<0>, C4<0>, C4<0>;
L_000002767592d370 .functor AND 1, L_000002767592b8c0, L_000002767592d300, C4<1>, C4<1>;
L_000002767592d450 .functor OR 1, L_000002767592cb20, L_000002767592d370, C4<0>, C4<0>;
L_000002767592d3e0 .functor OR 1, L_000002767592cb20, L_000002767592d060, C4<0>, C4<0>;
v0000027675955680_0 .net *"_ivl_12", 0 0, L_000002767592d3e0;  1 drivers
v0000027675955720_0 .net *"_ivl_2", 0 0, L_000002767592d300;  1 drivers
v0000027675955860_0 .net *"_ivl_5", 0 0, L_000002767592d370;  1 drivers
v0000027675955900_0 .net *"_ivl_7", 0 0, L_000002767592d450;  1 drivers
v00000276759559a0_0 .net "exhaz", 0 0, L_000002767592d060;  alias, 1 drivers
v0000027675955c20_0 .net "idhaz", 0 0, L_000002767592cb20;  alias, 1 drivers
v00000276758d2e60_0 .net "memhaz", 0 0, L_000002767592b8c0;  alias, 1 drivers
v00000276758d26e0_0 .net "store_rs2_forward", 1 0, L_00000276759efe60;  alias, 1 drivers
L_00000276759efe60 .concat8 [ 1 1 0 0], L_000002767592d450, L_000002767592d3e0;
S_0000027675706b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000276758d1560_0 .net "EX_ALU_OUT", 31 0, L_00000276759f1300;  alias, 1 drivers
v00000276758d2140_0 .net "EX_memread", 0 0, v00000276759bfd80_0;  alias, 1 drivers
v00000276758bd560_0 .net "EX_memwrite", 0 0, v00000276759bf560_0;  alias, 1 drivers
v00000276758bde20_0 .net "EX_opcode", 11 0, v00000276759c00a0_0;  alias, 1 drivers
v00000276759aeae0_0 .net "EX_rd_ind", 4 0, v00000276759bf6a0_0;  alias, 1 drivers
v00000276759ae220_0 .net "EX_rd_indzero", 0 0, L_0000027675a5ed50;  1 drivers
v00000276759ace20_0 .net "EX_regwrite", 0 0, v00000276759c0280_0;  alias, 1 drivers
v00000276759ae360_0 .net "EX_rs2_out", 31 0, v00000276759bef20_0;  alias, 1 drivers
v00000276759ae900_0 .var "MEM_ALU_OUT", 31 0;
v00000276759ad320_0 .var "MEM_memread", 0 0;
v00000276759aea40_0 .var "MEM_memwrite", 0 0;
v00000276759ae9a0_0 .var "MEM_opcode", 11 0;
v00000276759ad000_0 .var "MEM_rd_ind", 4 0;
v00000276759af120_0 .var "MEM_rd_indzero", 0 0;
v00000276759ae680_0 .var "MEM_regwrite", 0 0;
v00000276759ad500_0 .var "MEM_rs2", 31 0;
v00000276759aee00_0 .net "clk", 0 0, L_0000027675a5bd20;  1 drivers
v00000276759aeb80_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
E_00000276759481b0 .event posedge, v00000276759aeb80_0, v00000276759aee00_0;
S_0000027675779ad0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000027675761470 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276757614a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276757614e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027675761518 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027675761550 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027675761588 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276757615c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276757615f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027675761630 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027675761668 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276757616a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276757616d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027675761710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027675761748 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027675761780 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276757617b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276757617f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027675761828 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027675761860 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027675761898 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276757618d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027675761908 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027675761940 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027675761978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276757619b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027675a5ba10 .functor XOR 1, L_0000027675a5b700, v00000276759bf600_0, C4<0>, C4<0>;
L_0000027675a5bc40 .functor NOT 1, L_0000027675a5ba10, C4<0>, C4<0>, C4<0>;
L_0000027675a5bbd0 .functor OR 1, v00000276759edf20_0, L_0000027675a5bc40, C4<0>, C4<0>;
L_0000027675a5bb60 .functor NOT 1, L_0000027675a5bbd0, C4<0>, C4<0>, C4<0>;
v00000276759b1e70_0 .net "ALU_OP", 3 0, v00000276759b1c90_0;  1 drivers
v00000276759b40d0_0 .net "BranchDecision", 0 0, L_0000027675a5b700;  1 drivers
v00000276759b3950_0 .net "CF", 0 0, v00000276759b1830_0;  1 drivers
v00000276759b3810_0 .net "EX_opcode", 11 0, v00000276759c00a0_0;  alias, 1 drivers
v00000276759b4170_0 .net "Wrong_prediction", 0 0, L_0000027675a5bb60;  alias, 1 drivers
v00000276759b36d0_0 .net "ZF", 0 0, L_0000027675a5a200;  1 drivers
L_0000027675a10ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000276759b42b0_0 .net/2u *"_ivl_0", 31 0, L_0000027675a10ce8;  1 drivers
v00000276759b4670_0 .net *"_ivl_11", 0 0, L_0000027675a5bbd0;  1 drivers
v00000276759b4710_0 .net *"_ivl_2", 31 0, L_00000276759f11c0;  1 drivers
v00000276759b3d10_0 .net *"_ivl_6", 0 0, L_0000027675a5ba10;  1 drivers
v00000276759b4990_0 .net *"_ivl_8", 0 0, L_0000027675a5bc40;  1 drivers
v00000276759b4ad0_0 .net "alu_out", 31 0, L_00000276759f1300;  alias, 1 drivers
v00000276759b47b0_0 .net "alu_outw", 31 0, v00000276759b1bf0_0;  1 drivers
v00000276759b3590_0 .net "is_beq", 0 0, v00000276759bf2e0_0;  alias, 1 drivers
v00000276759b39f0_0 .net "is_bne", 0 0, v00000276759c0460_0;  alias, 1 drivers
v00000276759b4530_0 .net "is_jal", 0 0, v00000276759bf380_0;  alias, 1 drivers
v00000276759b3db0_0 .net "oper1", 31 0, v00000276759bfce0_0;  alias, 1 drivers
v00000276759b4490_0 .net "oper2", 31 0, v00000276759bf240_0;  alias, 1 drivers
v00000276759b3e50_0 .net "pc", 31 0, v00000276759bfba0_0;  alias, 1 drivers
v00000276759b4850_0 .net "predicted", 0 0, v00000276759bf600_0;  alias, 1 drivers
v00000276759b45d0_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
L_00000276759f11c0 .arith/sum 32, v00000276759bfba0_0, L_0000027675a10ce8;
L_00000276759f1300 .functor MUXZ 32, v00000276759b1bf0_0, L_00000276759f11c0, v00000276759bf380_0, C4<>;
S_0000027675779c60 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000027675779ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000027675a5b000 .functor AND 1, v00000276759bf2e0_0, L_0000027675a5a660, C4<1>, C4<1>;
L_0000027675a5aeb0 .functor NOT 1, L_0000027675a5a660, C4<0>, C4<0>, C4<0>;
L_0000027675a5b1c0 .functor AND 1, v00000276759c0460_0, L_0000027675a5aeb0, C4<1>, C4<1>;
L_0000027675a5b700 .functor OR 1, L_0000027675a5b000, L_0000027675a5b1c0, C4<0>, C4<0>;
v00000276759b2eb0_0 .net "BranchDecision", 0 0, L_0000027675a5b700;  alias, 1 drivers
v00000276759b2050_0 .net *"_ivl_2", 0 0, L_0000027675a5aeb0;  1 drivers
v00000276759b2ff0_0 .net "is_beq", 0 0, v00000276759bf2e0_0;  alias, 1 drivers
v00000276759b0d90_0 .net "is_beq_taken", 0 0, L_0000027675a5b000;  1 drivers
v00000276759b0ed0_0 .net "is_bne", 0 0, v00000276759c0460_0;  alias, 1 drivers
v00000276759b16f0_0 .net "is_bne_taken", 0 0, L_0000027675a5b1c0;  1 drivers
v00000276759b0f70_0 .net "is_eq", 0 0, L_0000027675a5a660;  1 drivers
v00000276759b1010_0 .net "oper1", 31 0, v00000276759bfce0_0;  alias, 1 drivers
v00000276759b10b0_0 .net "oper2", 31 0, v00000276759bf240_0;  alias, 1 drivers
S_00000276757c3170 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000027675779c60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000027675a5b5b0 .functor XOR 1, L_00000276759f3560, L_00000276759f3a60, C4<0>, C4<0>;
L_0000027675a5b620 .functor XOR 1, L_00000276759f3b00, L_00000276759f37e0, C4<0>, C4<0>;
L_0000027675a5a5f0 .functor XOR 1, L_00000276759f3740, L_00000276759f3880, C4<0>, C4<0>;
L_0000027675a5af90 .functor XOR 1, L_00000276759f3ba0, L_00000276759f3920, C4<0>, C4<0>;
L_0000027675a5ad60 .functor XOR 1, L_00000276759f3c40, L_00000276759f3600, C4<0>, C4<0>;
L_0000027675a5b150 .functor XOR 1, L_00000276759f36a0, L_00000276759f39c0, C4<0>, C4<0>;
L_0000027675a5a7b0 .functor XOR 1, L_0000027675a63210, L_0000027675a650b0, C4<0>, C4<0>;
L_0000027675a5a430 .functor XOR 1, L_0000027675a642f0, L_0000027675a64890, C4<0>, C4<0>;
L_0000027675a5add0 .functor XOR 1, L_0000027675a64750, L_0000027675a644d0, C4<0>, C4<0>;
L_0000027675a5aac0 .functor XOR 1, L_0000027675a637b0, L_0000027675a64f70, C4<0>, C4<0>;
L_0000027675a59fd0 .functor XOR 1, L_0000027675a635d0, L_0000027675a63c10, C4<0>, C4<0>;
L_0000027675a5a2e0 .functor XOR 1, L_0000027675a653d0, L_0000027675a64e30, C4<0>, C4<0>;
L_0000027675a5af20 .functor XOR 1, L_0000027675a64ed0, L_0000027675a647f0, C4<0>, C4<0>;
L_0000027675a5a040 .functor XOR 1, L_0000027675a65010, L_0000027675a63cb0, C4<0>, C4<0>;
L_0000027675a5b4d0 .functor XOR 1, L_0000027675a646b0, L_0000027675a63a30, C4<0>, C4<0>;
L_0000027675a5a820 .functor XOR 1, L_0000027675a65330, L_0000027675a65290, C4<0>, C4<0>;
L_0000027675a5ab30 .functor XOR 1, L_0000027675a65150, L_0000027675a651f0, C4<0>, C4<0>;
L_0000027675a5a900 .functor XOR 1, L_0000027675a64930, L_0000027675a63530, C4<0>, C4<0>;
L_0000027675a5aba0 .functor XOR 1, L_0000027675a64390, L_0000027675a64c50, C4<0>, C4<0>;
L_0000027675a5b850 .functor XOR 1, L_0000027675a63d50, L_0000027675a63df0, C4<0>, C4<0>;
L_0000027675a5acf0 .functor XOR 1, L_0000027675a64bb0, L_0000027675a65470, C4<0>, C4<0>;
L_0000027675a5baf0 .functor XOR 1, L_0000027675a65510, L_0000027675a649d0, C4<0>, C4<0>;
L_0000027675a5a0b0 .functor XOR 1, L_0000027675a64a70, L_0000027675a632b0, C4<0>, C4<0>;
L_0000027675a5a740 .functor XOR 1, L_0000027675a64610, L_0000027675a64b10, C4<0>, C4<0>;
L_0000027675a5a970 .functor XOR 1, L_0000027675a64cf0, L_0000027675a63e90, C4<0>, C4<0>;
L_0000027675a5a510 .functor XOR 1, L_0000027675a63f30, L_0000027675a64d90, C4<0>, C4<0>;
L_0000027675a5ae40 .functor XOR 1, L_0000027675a655b0, L_0000027675a63b70, C4<0>, C4<0>;
L_0000027675a5b8c0 .functor XOR 1, L_0000027675a63670, L_0000027675a65650, C4<0>, C4<0>;
L_0000027675a5b380 .functor XOR 1, L_0000027675a656f0, L_0000027675a63fd0, C4<0>, C4<0>;
L_0000027675a5b9a0 .functor XOR 1, L_0000027675a62f90, L_0000027675a63030, C4<0>, C4<0>;
L_0000027675a5b770 .functor XOR 1, L_0000027675a64430, L_0000027675a630d0, C4<0>, C4<0>;
L_0000027675a5b690 .functor XOR 1, L_0000027675a64070, L_0000027675a63350, C4<0>, C4<0>;
L_0000027675a5a660/0/0 .functor OR 1, L_0000027675a633f0, L_0000027675a63490, L_0000027675a63710, L_0000027675a63850;
L_0000027675a5a660/0/4 .functor OR 1, L_0000027675a64110, L_0000027675a638f0, L_0000027675a641b0, L_0000027675a63990;
L_0000027675a5a660/0/8 .functor OR 1, L_0000027675a63ad0, L_0000027675a64250, L_0000027675a64570, L_0000027675a65bf0;
L_0000027675a5a660/0/12 .functor OR 1, L_0000027675a65e70, L_0000027675a65790, L_0000027675a65dd0, L_0000027675a65c90;
L_0000027675a5a660/0/16 .functor OR 1, L_0000027675a65b50, L_0000027675a65a10, L_0000027675a65d30, L_0000027675a65ab0;
L_0000027675a5a660/0/20 .functor OR 1, L_0000027675a65830, L_0000027675a658d0, L_0000027675a65970, L_0000027675a5e0d0;
L_0000027675a5a660/0/24 .functor OR 1, L_0000027675a606f0, L_0000027675a5f890, L_0000027675a5f7f0, L_0000027675a5e2b0;
L_0000027675a5a660/0/28 .functor OR 1, L_0000027675a5f930, L_0000027675a60010, L_0000027675a5f250, L_0000027675a5e7b0;
L_0000027675a5a660/1/0 .functor OR 1, L_0000027675a5a660/0/0, L_0000027675a5a660/0/4, L_0000027675a5a660/0/8, L_0000027675a5a660/0/12;
L_0000027675a5a660/1/4 .functor OR 1, L_0000027675a5a660/0/16, L_0000027675a5a660/0/20, L_0000027675a5a660/0/24, L_0000027675a5a660/0/28;
L_0000027675a5a660 .functor NOR 1, L_0000027675a5a660/1/0, L_0000027675a5a660/1/4, C4<0>, C4<0>;
v00000276759ae040_0 .net *"_ivl_0", 0 0, L_0000027675a5b5b0;  1 drivers
v00000276759ad0a0_0 .net *"_ivl_101", 0 0, L_0000027675a651f0;  1 drivers
v00000276759ae2c0_0 .net *"_ivl_102", 0 0, L_0000027675a5a900;  1 drivers
v00000276759ae4a0_0 .net *"_ivl_105", 0 0, L_0000027675a64930;  1 drivers
v00000276759aefe0_0 .net *"_ivl_107", 0 0, L_0000027675a63530;  1 drivers
v00000276759adbe0_0 .net *"_ivl_108", 0 0, L_0000027675a5aba0;  1 drivers
v00000276759ae0e0_0 .net *"_ivl_11", 0 0, L_00000276759f37e0;  1 drivers
v00000276759ae400_0 .net *"_ivl_111", 0 0, L_0000027675a64390;  1 drivers
v00000276759ad3c0_0 .net *"_ivl_113", 0 0, L_0000027675a64c50;  1 drivers
v00000276759ada00_0 .net *"_ivl_114", 0 0, L_0000027675a5b850;  1 drivers
v00000276759add20_0 .net *"_ivl_117", 0 0, L_0000027675a63d50;  1 drivers
v00000276759ad1e0_0 .net *"_ivl_119", 0 0, L_0000027675a63df0;  1 drivers
v00000276759aec20_0 .net *"_ivl_12", 0 0, L_0000027675a5a5f0;  1 drivers
v00000276759acd80_0 .net *"_ivl_120", 0 0, L_0000027675a5acf0;  1 drivers
v00000276759ae540_0 .net *"_ivl_123", 0 0, L_0000027675a64bb0;  1 drivers
v00000276759adb40_0 .net *"_ivl_125", 0 0, L_0000027675a65470;  1 drivers
v00000276759ae720_0 .net *"_ivl_126", 0 0, L_0000027675a5baf0;  1 drivers
v00000276759ad280_0 .net *"_ivl_129", 0 0, L_0000027675a65510;  1 drivers
v00000276759ae7c0_0 .net *"_ivl_131", 0 0, L_0000027675a649d0;  1 drivers
v00000276759ae180_0 .net *"_ivl_132", 0 0, L_0000027675a5a0b0;  1 drivers
v00000276759adaa0_0 .net *"_ivl_135", 0 0, L_0000027675a64a70;  1 drivers
v00000276759acec0_0 .net *"_ivl_137", 0 0, L_0000027675a632b0;  1 drivers
v00000276759ad820_0 .net *"_ivl_138", 0 0, L_0000027675a5a740;  1 drivers
v00000276759ad6e0_0 .net *"_ivl_141", 0 0, L_0000027675a64610;  1 drivers
v00000276759ad780_0 .net *"_ivl_143", 0 0, L_0000027675a64b10;  1 drivers
v00000276759ad460_0 .net *"_ivl_144", 0 0, L_0000027675a5a970;  1 drivers
v00000276759addc0_0 .net *"_ivl_147", 0 0, L_0000027675a64cf0;  1 drivers
v00000276759aecc0_0 .net *"_ivl_149", 0 0, L_0000027675a63e90;  1 drivers
v00000276759aeea0_0 .net *"_ivl_15", 0 0, L_00000276759f3740;  1 drivers
v00000276759ad5a0_0 .net *"_ivl_150", 0 0, L_0000027675a5a510;  1 drivers
v00000276759ae860_0 .net *"_ivl_153", 0 0, L_0000027675a63f30;  1 drivers
v00000276759ae5e0_0 .net *"_ivl_155", 0 0, L_0000027675a64d90;  1 drivers
v00000276759adfa0_0 .net *"_ivl_156", 0 0, L_0000027675a5ae40;  1 drivers
v00000276759aed60_0 .net *"_ivl_159", 0 0, L_0000027675a655b0;  1 drivers
v00000276759aef40_0 .net *"_ivl_161", 0 0, L_0000027675a63b70;  1 drivers
v00000276759adc80_0 .net *"_ivl_162", 0 0, L_0000027675a5b8c0;  1 drivers
v00000276759ade60_0 .net *"_ivl_165", 0 0, L_0000027675a63670;  1 drivers
v00000276759acf60_0 .net *"_ivl_167", 0 0, L_0000027675a65650;  1 drivers
v00000276759af080_0 .net *"_ivl_168", 0 0, L_0000027675a5b380;  1 drivers
v00000276759ad640_0 .net *"_ivl_17", 0 0, L_00000276759f3880;  1 drivers
v00000276759af1c0_0 .net *"_ivl_171", 0 0, L_0000027675a656f0;  1 drivers
v00000276759ad8c0_0 .net *"_ivl_173", 0 0, L_0000027675a63fd0;  1 drivers
v00000276759adf00_0 .net *"_ivl_174", 0 0, L_0000027675a5b9a0;  1 drivers
v00000276759af260_0 .net *"_ivl_177", 0 0, L_0000027675a62f90;  1 drivers
v00000276759ad960_0 .net *"_ivl_179", 0 0, L_0000027675a63030;  1 drivers
v00000276759af300_0 .net *"_ivl_18", 0 0, L_0000027675a5af90;  1 drivers
v00000276759af3a0_0 .net *"_ivl_180", 0 0, L_0000027675a5b770;  1 drivers
v00000276759af440_0 .net *"_ivl_183", 0 0, L_0000027675a64430;  1 drivers
v00000276759af4e0_0 .net *"_ivl_185", 0 0, L_0000027675a630d0;  1 drivers
v00000276759b03e0_0 .net *"_ivl_186", 0 0, L_0000027675a5b690;  1 drivers
v00000276759afbc0_0 .net *"_ivl_190", 0 0, L_0000027675a64070;  1 drivers
v00000276759b0200_0 .net *"_ivl_192", 0 0, L_0000027675a63350;  1 drivers
v00000276759afe40_0 .net *"_ivl_194", 0 0, L_0000027675a633f0;  1 drivers
v00000276759afda0_0 .net *"_ivl_196", 0 0, L_0000027675a63490;  1 drivers
v00000276759aff80_0 .net *"_ivl_198", 0 0, L_0000027675a63710;  1 drivers
v00000276759b0700_0 .net *"_ivl_200", 0 0, L_0000027675a63850;  1 drivers
v00000276759afc60_0 .net *"_ivl_202", 0 0, L_0000027675a64110;  1 drivers
v00000276759b0a20_0 .net *"_ivl_204", 0 0, L_0000027675a638f0;  1 drivers
v00000276759b0ac0_0 .net *"_ivl_206", 0 0, L_0000027675a641b0;  1 drivers
v00000276759b0840_0 .net *"_ivl_208", 0 0, L_0000027675a63990;  1 drivers
v00000276759b08e0_0 .net *"_ivl_21", 0 0, L_00000276759f3ba0;  1 drivers
v00000276759b0480_0 .net *"_ivl_210", 0 0, L_0000027675a63ad0;  1 drivers
v00000276759b07a0_0 .net *"_ivl_212", 0 0, L_0000027675a64250;  1 drivers
v00000276759afb20_0 .net *"_ivl_214", 0 0, L_0000027675a64570;  1 drivers
v00000276759b0340_0 .net *"_ivl_216", 0 0, L_0000027675a65bf0;  1 drivers
v00000276759b0980_0 .net *"_ivl_218", 0 0, L_0000027675a65e70;  1 drivers
v00000276759afee0_0 .net *"_ivl_220", 0 0, L_0000027675a65790;  1 drivers
v00000276759b0b60_0 .net *"_ivl_222", 0 0, L_0000027675a65dd0;  1 drivers
v00000276759b0520_0 .net *"_ivl_224", 0 0, L_0000027675a65c90;  1 drivers
v00000276759b0020_0 .net *"_ivl_226", 0 0, L_0000027675a65b50;  1 drivers
v00000276759b0c00_0 .net *"_ivl_228", 0 0, L_0000027675a65a10;  1 drivers
v00000276759af620_0 .net *"_ivl_23", 0 0, L_00000276759f3920;  1 drivers
v00000276759b02a0_0 .net *"_ivl_230", 0 0, L_0000027675a65d30;  1 drivers
v00000276759b05c0_0 .net *"_ivl_232", 0 0, L_0000027675a65ab0;  1 drivers
v00000276759af6c0_0 .net *"_ivl_234", 0 0, L_0000027675a65830;  1 drivers
v00000276759b0660_0 .net *"_ivl_236", 0 0, L_0000027675a658d0;  1 drivers
v00000276759af580_0 .net *"_ivl_238", 0 0, L_0000027675a65970;  1 drivers
v00000276759afd00_0 .net *"_ivl_24", 0 0, L_0000027675a5ad60;  1 drivers
v00000276759af760_0 .net *"_ivl_240", 0 0, L_0000027675a5e0d0;  1 drivers
v00000276759b00c0_0 .net *"_ivl_242", 0 0, L_0000027675a606f0;  1 drivers
v00000276759af800_0 .net *"_ivl_244", 0 0, L_0000027675a5f890;  1 drivers
v00000276759af8a0_0 .net *"_ivl_246", 0 0, L_0000027675a5f7f0;  1 drivers
v00000276759b0160_0 .net *"_ivl_248", 0 0, L_0000027675a5e2b0;  1 drivers
v00000276759af940_0 .net *"_ivl_250", 0 0, L_0000027675a5f930;  1 drivers
v00000276759af9e0_0 .net *"_ivl_252", 0 0, L_0000027675a60010;  1 drivers
v00000276759afa80_0 .net *"_ivl_254", 0 0, L_0000027675a5f250;  1 drivers
v00000276758d0fc0_0 .net *"_ivl_256", 0 0, L_0000027675a5e7b0;  1 drivers
v00000276759b2b90_0 .net *"_ivl_27", 0 0, L_00000276759f3c40;  1 drivers
v00000276759b31d0_0 .net *"_ivl_29", 0 0, L_00000276759f3600;  1 drivers
v00000276759b1510_0 .net *"_ivl_3", 0 0, L_00000276759f3560;  1 drivers
v00000276759b3090_0 .net *"_ivl_30", 0 0, L_0000027675a5b150;  1 drivers
v00000276759b1790_0 .net *"_ivl_33", 0 0, L_00000276759f36a0;  1 drivers
v00000276759b13d0_0 .net *"_ivl_35", 0 0, L_00000276759f39c0;  1 drivers
v00000276759b2c30_0 .net *"_ivl_36", 0 0, L_0000027675a5a7b0;  1 drivers
v00000276759b3130_0 .net *"_ivl_39", 0 0, L_0000027675a63210;  1 drivers
v00000276759b1d30_0 .net *"_ivl_41", 0 0, L_0000027675a650b0;  1 drivers
v00000276759b2910_0 .net *"_ivl_42", 0 0, L_0000027675a5a430;  1 drivers
v00000276759b1150_0 .net *"_ivl_45", 0 0, L_0000027675a642f0;  1 drivers
v00000276759b3450_0 .net *"_ivl_47", 0 0, L_0000027675a64890;  1 drivers
v00000276759b15b0_0 .net *"_ivl_48", 0 0, L_0000027675a5add0;  1 drivers
v00000276759b2d70_0 .net *"_ivl_5", 0 0, L_00000276759f3a60;  1 drivers
v00000276759b1ab0_0 .net *"_ivl_51", 0 0, L_0000027675a64750;  1 drivers
v00000276759b2190_0 .net *"_ivl_53", 0 0, L_0000027675a644d0;  1 drivers
v00000276759b11f0_0 .net *"_ivl_54", 0 0, L_0000027675a5aac0;  1 drivers
v00000276759b2230_0 .net *"_ivl_57", 0 0, L_0000027675a637b0;  1 drivers
v00000276759b27d0_0 .net *"_ivl_59", 0 0, L_0000027675a64f70;  1 drivers
v00000276759b29b0_0 .net *"_ivl_6", 0 0, L_0000027675a5b620;  1 drivers
v00000276759b3270_0 .net *"_ivl_60", 0 0, L_0000027675a59fd0;  1 drivers
v00000276759b2f50_0 .net *"_ivl_63", 0 0, L_0000027675a635d0;  1 drivers
v00000276759b1fb0_0 .net *"_ivl_65", 0 0, L_0000027675a63c10;  1 drivers
v00000276759b3310_0 .net *"_ivl_66", 0 0, L_0000027675a5a2e0;  1 drivers
v00000276759b2af0_0 .net *"_ivl_69", 0 0, L_0000027675a653d0;  1 drivers
v00000276759b1470_0 .net *"_ivl_71", 0 0, L_0000027675a64e30;  1 drivers
v00000276759b2690_0 .net *"_ivl_72", 0 0, L_0000027675a5af20;  1 drivers
v00000276759b20f0_0 .net *"_ivl_75", 0 0, L_0000027675a64ed0;  1 drivers
v00000276759b2730_0 .net *"_ivl_77", 0 0, L_0000027675a647f0;  1 drivers
v00000276759b1f10_0 .net *"_ivl_78", 0 0, L_0000027675a5a040;  1 drivers
v00000276759b1650_0 .net *"_ivl_81", 0 0, L_0000027675a65010;  1 drivers
v00000276759b33b0_0 .net *"_ivl_83", 0 0, L_0000027675a63cb0;  1 drivers
v00000276759b2870_0 .net *"_ivl_84", 0 0, L_0000027675a5b4d0;  1 drivers
v00000276759b0e30_0 .net *"_ivl_87", 0 0, L_0000027675a646b0;  1 drivers
v00000276759b2a50_0 .net *"_ivl_89", 0 0, L_0000027675a63a30;  1 drivers
v00000276759b2410_0 .net *"_ivl_9", 0 0, L_00000276759f3b00;  1 drivers
v00000276759b22d0_0 .net *"_ivl_90", 0 0, L_0000027675a5a820;  1 drivers
v00000276759b1970_0 .net *"_ivl_93", 0 0, L_0000027675a65330;  1 drivers
v00000276759b25f0_0 .net *"_ivl_95", 0 0, L_0000027675a65290;  1 drivers
v00000276759b2cd0_0 .net *"_ivl_96", 0 0, L_0000027675a5ab30;  1 drivers
v00000276759b2370_0 .net *"_ivl_99", 0 0, L_0000027675a65150;  1 drivers
v00000276759b2550_0 .net "a", 31 0, v00000276759bfce0_0;  alias, 1 drivers
v00000276759b24b0_0 .net "b", 31 0, v00000276759bf240_0;  alias, 1 drivers
v00000276759b34f0_0 .net "out", 0 0, L_0000027675a5a660;  alias, 1 drivers
v00000276759b2e10_0 .net "temp", 31 0, L_0000027675a63170;  1 drivers
L_00000276759f3560 .part v00000276759bfce0_0, 0, 1;
L_00000276759f3a60 .part v00000276759bf240_0, 0, 1;
L_00000276759f3b00 .part v00000276759bfce0_0, 1, 1;
L_00000276759f37e0 .part v00000276759bf240_0, 1, 1;
L_00000276759f3740 .part v00000276759bfce0_0, 2, 1;
L_00000276759f3880 .part v00000276759bf240_0, 2, 1;
L_00000276759f3ba0 .part v00000276759bfce0_0, 3, 1;
L_00000276759f3920 .part v00000276759bf240_0, 3, 1;
L_00000276759f3c40 .part v00000276759bfce0_0, 4, 1;
L_00000276759f3600 .part v00000276759bf240_0, 4, 1;
L_00000276759f36a0 .part v00000276759bfce0_0, 5, 1;
L_00000276759f39c0 .part v00000276759bf240_0, 5, 1;
L_0000027675a63210 .part v00000276759bfce0_0, 6, 1;
L_0000027675a650b0 .part v00000276759bf240_0, 6, 1;
L_0000027675a642f0 .part v00000276759bfce0_0, 7, 1;
L_0000027675a64890 .part v00000276759bf240_0, 7, 1;
L_0000027675a64750 .part v00000276759bfce0_0, 8, 1;
L_0000027675a644d0 .part v00000276759bf240_0, 8, 1;
L_0000027675a637b0 .part v00000276759bfce0_0, 9, 1;
L_0000027675a64f70 .part v00000276759bf240_0, 9, 1;
L_0000027675a635d0 .part v00000276759bfce0_0, 10, 1;
L_0000027675a63c10 .part v00000276759bf240_0, 10, 1;
L_0000027675a653d0 .part v00000276759bfce0_0, 11, 1;
L_0000027675a64e30 .part v00000276759bf240_0, 11, 1;
L_0000027675a64ed0 .part v00000276759bfce0_0, 12, 1;
L_0000027675a647f0 .part v00000276759bf240_0, 12, 1;
L_0000027675a65010 .part v00000276759bfce0_0, 13, 1;
L_0000027675a63cb0 .part v00000276759bf240_0, 13, 1;
L_0000027675a646b0 .part v00000276759bfce0_0, 14, 1;
L_0000027675a63a30 .part v00000276759bf240_0, 14, 1;
L_0000027675a65330 .part v00000276759bfce0_0, 15, 1;
L_0000027675a65290 .part v00000276759bf240_0, 15, 1;
L_0000027675a65150 .part v00000276759bfce0_0, 16, 1;
L_0000027675a651f0 .part v00000276759bf240_0, 16, 1;
L_0000027675a64930 .part v00000276759bfce0_0, 17, 1;
L_0000027675a63530 .part v00000276759bf240_0, 17, 1;
L_0000027675a64390 .part v00000276759bfce0_0, 18, 1;
L_0000027675a64c50 .part v00000276759bf240_0, 18, 1;
L_0000027675a63d50 .part v00000276759bfce0_0, 19, 1;
L_0000027675a63df0 .part v00000276759bf240_0, 19, 1;
L_0000027675a64bb0 .part v00000276759bfce0_0, 20, 1;
L_0000027675a65470 .part v00000276759bf240_0, 20, 1;
L_0000027675a65510 .part v00000276759bfce0_0, 21, 1;
L_0000027675a649d0 .part v00000276759bf240_0, 21, 1;
L_0000027675a64a70 .part v00000276759bfce0_0, 22, 1;
L_0000027675a632b0 .part v00000276759bf240_0, 22, 1;
L_0000027675a64610 .part v00000276759bfce0_0, 23, 1;
L_0000027675a64b10 .part v00000276759bf240_0, 23, 1;
L_0000027675a64cf0 .part v00000276759bfce0_0, 24, 1;
L_0000027675a63e90 .part v00000276759bf240_0, 24, 1;
L_0000027675a63f30 .part v00000276759bfce0_0, 25, 1;
L_0000027675a64d90 .part v00000276759bf240_0, 25, 1;
L_0000027675a655b0 .part v00000276759bfce0_0, 26, 1;
L_0000027675a63b70 .part v00000276759bf240_0, 26, 1;
L_0000027675a63670 .part v00000276759bfce0_0, 27, 1;
L_0000027675a65650 .part v00000276759bf240_0, 27, 1;
L_0000027675a656f0 .part v00000276759bfce0_0, 28, 1;
L_0000027675a63fd0 .part v00000276759bf240_0, 28, 1;
L_0000027675a62f90 .part v00000276759bfce0_0, 29, 1;
L_0000027675a63030 .part v00000276759bf240_0, 29, 1;
L_0000027675a64430 .part v00000276759bfce0_0, 30, 1;
L_0000027675a630d0 .part v00000276759bf240_0, 30, 1;
LS_0000027675a63170_0_0 .concat8 [ 1 1 1 1], L_0000027675a5b5b0, L_0000027675a5b620, L_0000027675a5a5f0, L_0000027675a5af90;
LS_0000027675a63170_0_4 .concat8 [ 1 1 1 1], L_0000027675a5ad60, L_0000027675a5b150, L_0000027675a5a7b0, L_0000027675a5a430;
LS_0000027675a63170_0_8 .concat8 [ 1 1 1 1], L_0000027675a5add0, L_0000027675a5aac0, L_0000027675a59fd0, L_0000027675a5a2e0;
LS_0000027675a63170_0_12 .concat8 [ 1 1 1 1], L_0000027675a5af20, L_0000027675a5a040, L_0000027675a5b4d0, L_0000027675a5a820;
LS_0000027675a63170_0_16 .concat8 [ 1 1 1 1], L_0000027675a5ab30, L_0000027675a5a900, L_0000027675a5aba0, L_0000027675a5b850;
LS_0000027675a63170_0_20 .concat8 [ 1 1 1 1], L_0000027675a5acf0, L_0000027675a5baf0, L_0000027675a5a0b0, L_0000027675a5a740;
LS_0000027675a63170_0_24 .concat8 [ 1 1 1 1], L_0000027675a5a970, L_0000027675a5a510, L_0000027675a5ae40, L_0000027675a5b8c0;
LS_0000027675a63170_0_28 .concat8 [ 1 1 1 1], L_0000027675a5b380, L_0000027675a5b9a0, L_0000027675a5b770, L_0000027675a5b690;
LS_0000027675a63170_1_0 .concat8 [ 4 4 4 4], LS_0000027675a63170_0_0, LS_0000027675a63170_0_4, LS_0000027675a63170_0_8, LS_0000027675a63170_0_12;
LS_0000027675a63170_1_4 .concat8 [ 4 4 4 4], LS_0000027675a63170_0_16, LS_0000027675a63170_0_20, LS_0000027675a63170_0_24, LS_0000027675a63170_0_28;
L_0000027675a63170 .concat8 [ 16 16 0 0], LS_0000027675a63170_1_0, LS_0000027675a63170_1_4;
L_0000027675a64070 .part v00000276759bfce0_0, 31, 1;
L_0000027675a63350 .part v00000276759bf240_0, 31, 1;
L_0000027675a633f0 .part L_0000027675a63170, 0, 1;
L_0000027675a63490 .part L_0000027675a63170, 1, 1;
L_0000027675a63710 .part L_0000027675a63170, 2, 1;
L_0000027675a63850 .part L_0000027675a63170, 3, 1;
L_0000027675a64110 .part L_0000027675a63170, 4, 1;
L_0000027675a638f0 .part L_0000027675a63170, 5, 1;
L_0000027675a641b0 .part L_0000027675a63170, 6, 1;
L_0000027675a63990 .part L_0000027675a63170, 7, 1;
L_0000027675a63ad0 .part L_0000027675a63170, 8, 1;
L_0000027675a64250 .part L_0000027675a63170, 9, 1;
L_0000027675a64570 .part L_0000027675a63170, 10, 1;
L_0000027675a65bf0 .part L_0000027675a63170, 11, 1;
L_0000027675a65e70 .part L_0000027675a63170, 12, 1;
L_0000027675a65790 .part L_0000027675a63170, 13, 1;
L_0000027675a65dd0 .part L_0000027675a63170, 14, 1;
L_0000027675a65c90 .part L_0000027675a63170, 15, 1;
L_0000027675a65b50 .part L_0000027675a63170, 16, 1;
L_0000027675a65a10 .part L_0000027675a63170, 17, 1;
L_0000027675a65d30 .part L_0000027675a63170, 18, 1;
L_0000027675a65ab0 .part L_0000027675a63170, 19, 1;
L_0000027675a65830 .part L_0000027675a63170, 20, 1;
L_0000027675a658d0 .part L_0000027675a63170, 21, 1;
L_0000027675a65970 .part L_0000027675a63170, 22, 1;
L_0000027675a5e0d0 .part L_0000027675a63170, 23, 1;
L_0000027675a606f0 .part L_0000027675a63170, 24, 1;
L_0000027675a5f890 .part L_0000027675a63170, 25, 1;
L_0000027675a5f7f0 .part L_0000027675a63170, 26, 1;
L_0000027675a5e2b0 .part L_0000027675a63170, 27, 1;
L_0000027675a5f930 .part L_0000027675a63170, 28, 1;
L_0000027675a60010 .part L_0000027675a63170, 29, 1;
L_0000027675a5f250 .part L_0000027675a63170, 30, 1;
L_0000027675a5e7b0 .part L_0000027675a63170, 31, 1;
S_00000276757c3300 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000027675779ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000027675947bf0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000027675a5a200 .functor NOT 1, L_00000276759f0d60, C4<0>, C4<0>, C4<0>;
v00000276759b1290_0 .net "A", 31 0, v00000276759bfce0_0;  alias, 1 drivers
v00000276759b1330_0 .net "ALUOP", 3 0, v00000276759b1c90_0;  alias, 1 drivers
v00000276759b1a10_0 .net "B", 31 0, v00000276759bf240_0;  alias, 1 drivers
v00000276759b1830_0 .var "CF", 0 0;
v00000276759b1b50_0 .net "ZF", 0 0, L_0000027675a5a200;  alias, 1 drivers
v00000276759b18d0_0 .net *"_ivl_1", 0 0, L_00000276759f0d60;  1 drivers
v00000276759b1bf0_0 .var "res", 31 0;
E_00000276759478b0 .event anyedge, v00000276759b1330_0, v00000276759b2550_0, v00000276759b24b0_0, v00000276759b1830_0;
L_00000276759f0d60 .reduce/or v00000276759b1bf0_0;
S_00000276757bc8c0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000027675779ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000027675967c40 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027675967c78 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027675967cb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027675967ce8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027675967d20 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027675967d58 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027675967d90 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027675967dc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027675967e00 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027675967e38 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027675967e70 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027675967ea8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027675967ee0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027675967f18 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027675967f50 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027675967f88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027675967fc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027675967ff8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027675968030 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027675968068 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759680a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759680d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027675968110 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027675968148 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027675968180 .param/l "xori" 0 9 12, C4<001110000000>;
v00000276759b1c90_0 .var "ALU_OP", 3 0;
v00000276759b1dd0_0 .net "opcode", 11 0, v00000276759c00a0_0;  alias, 1 drivers
E_00000276759482b0 .event anyedge, v00000276758bde20_0;
S_00000276757bca50 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000276759bdc60_0 .net "EX1_forward_to_B", 31 0, v00000276759bc680_0;  alias, 1 drivers
v00000276759be160_0 .net "EX_PFC", 31 0, v00000276759be700_0;  alias, 1 drivers
v00000276759be520_0 .net "EX_PFC_to_IF", 31 0, L_00000276759f3420;  alias, 1 drivers
v00000276759bde40_0 .net "alu_selA", 1 0, L_00000276759ee420;  alias, 1 drivers
v00000276759bdbc0_0 .net "alu_selB", 1 0, L_00000276759f02c0;  alias, 1 drivers
v00000276759be340_0 .net "ex_haz", 31 0, v00000276759ae900_0;  alias, 1 drivers
v00000276759bcc20_0 .net "id_haz", 31 0, L_00000276759f1300;  alias, 1 drivers
v00000276759beac0_0 .net "is_jr", 0 0, v00000276759bcd60_0;  alias, 1 drivers
v00000276759be0c0_0 .net "mem_haz", 31 0, L_0000027675a6e780;  alias, 1 drivers
v00000276759bc900_0 .net "oper1", 31 0, L_00000276759f6080;  alias, 1 drivers
v00000276759be5c0_0 .net "oper2", 31 0, L_0000027675a5b2a0;  alias, 1 drivers
v00000276759bd8a0_0 .net "pc", 31 0, v00000276759bea20_0;  alias, 1 drivers
v00000276759bce00_0 .net "rs1", 31 0, v00000276759bdee0_0;  alias, 1 drivers
v00000276759be8e0_0 .net "rs2_in", 31 0, v00000276759bcf40_0;  alias, 1 drivers
v00000276759be840_0 .net "rs2_out", 31 0, L_0000027675a5ac80;  alias, 1 drivers
v00000276759bdd00_0 .net "store_rs2_forward", 1 0, L_00000276759efe60;  alias, 1 drivers
L_00000276759f3420 .functor MUXZ 32, v00000276759be700_0, L_00000276759f6080, v00000276759bcd60_0, C4<>;
S_0000027675778230 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000276757bca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027675947df0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000276759f51a0 .functor NOT 1, L_00000276759f14e0, C4<0>, C4<0>, C4<0>;
L_00000276759f5210 .functor NOT 1, L_00000276759f1ee0, C4<0>, C4<0>, C4<0>;
L_00000276759f4720 .functor NOT 1, L_00000276759f2d40, C4<0>, C4<0>, C4<0>;
L_00000276759f4870 .functor NOT 1, L_00000276759f0e00, C4<0>, C4<0>, C4<0>;
L_00000276759f48e0 .functor AND 32, L_00000276759f4640, v00000276759bdee0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276759f4a30 .functor AND 32, L_00000276759f46b0, L_0000027675a6e780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276759f49c0 .functor OR 32, L_00000276759f48e0, L_00000276759f4a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276759f4b10 .functor AND 32, L_00000276759f4790, v00000276759ae900_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276759f5f30 .functor OR 32, L_00000276759f49c0, L_00000276759f4b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276759f6010 .functor AND 32, L_00000276759f4950, L_00000276759f1300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276759f6080 .functor OR 32, L_00000276759f5f30, L_00000276759f6010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000276759b4c10_0 .net *"_ivl_1", 0 0, L_00000276759f14e0;  1 drivers
v00000276759b4030_0 .net *"_ivl_13", 0 0, L_00000276759f2d40;  1 drivers
v00000276759b4350_0 .net *"_ivl_14", 0 0, L_00000276759f4720;  1 drivers
v00000276759b43f0_0 .net *"_ivl_19", 0 0, L_00000276759f2520;  1 drivers
v00000276759b3630_0 .net *"_ivl_2", 0 0, L_00000276759f51a0;  1 drivers
v00000276759b92c0_0 .net *"_ivl_23", 0 0, L_00000276759f2160;  1 drivers
v00000276759ba1c0_0 .net *"_ivl_27", 0 0, L_00000276759f0e00;  1 drivers
v00000276759b9680_0 .net *"_ivl_28", 0 0, L_00000276759f4870;  1 drivers
v00000276759b9d60_0 .net *"_ivl_33", 0 0, L_00000276759f1bc0;  1 drivers
v00000276759b9fe0_0 .net *"_ivl_37", 0 0, L_00000276759f2200;  1 drivers
v00000276759b9c20_0 .net *"_ivl_40", 31 0, L_00000276759f48e0;  1 drivers
v00000276759b9a40_0 .net *"_ivl_42", 31 0, L_00000276759f4a30;  1 drivers
v00000276759b8dc0_0 .net *"_ivl_44", 31 0, L_00000276759f49c0;  1 drivers
v00000276759ba260_0 .net *"_ivl_46", 31 0, L_00000276759f4b10;  1 drivers
v00000276759b8fa0_0 .net *"_ivl_48", 31 0, L_00000276759f5f30;  1 drivers
v00000276759b9720_0 .net *"_ivl_50", 31 0, L_00000276759f6010;  1 drivers
v00000276759b9360_0 .net *"_ivl_7", 0 0, L_00000276759f1ee0;  1 drivers
v00000276759b99a0_0 .net *"_ivl_8", 0 0, L_00000276759f5210;  1 drivers
v00000276759b9540_0 .net "ina", 31 0, v00000276759bdee0_0;  alias, 1 drivers
v00000276759b9cc0_0 .net "inb", 31 0, L_0000027675a6e780;  alias, 1 drivers
v00000276759b9ea0_0 .net "inc", 31 0, v00000276759ae900_0;  alias, 1 drivers
v00000276759b9ae0_0 .net "ind", 31 0, L_00000276759f1300;  alias, 1 drivers
v00000276759b9e00_0 .net "out", 31 0, L_00000276759f6080;  alias, 1 drivers
v00000276759b9b80_0 .net "s0", 31 0, L_00000276759f4640;  1 drivers
v00000276759ba3a0_0 .net "s1", 31 0, L_00000276759f46b0;  1 drivers
v00000276759b9f40_0 .net "s2", 31 0, L_00000276759f4790;  1 drivers
v00000276759ba080_0 .net "s3", 31 0, L_00000276759f4950;  1 drivers
v00000276759ba120_0 .net "sel", 1 0, L_00000276759ee420;  alias, 1 drivers
L_00000276759f14e0 .part L_00000276759ee420, 1, 1;
LS_00000276759f32e0_0_0 .concat [ 1 1 1 1], L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0;
LS_00000276759f32e0_0_4 .concat [ 1 1 1 1], L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0;
LS_00000276759f32e0_0_8 .concat [ 1 1 1 1], L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0;
LS_00000276759f32e0_0_12 .concat [ 1 1 1 1], L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0;
LS_00000276759f32e0_0_16 .concat [ 1 1 1 1], L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0;
LS_00000276759f32e0_0_20 .concat [ 1 1 1 1], L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0;
LS_00000276759f32e0_0_24 .concat [ 1 1 1 1], L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0;
LS_00000276759f32e0_0_28 .concat [ 1 1 1 1], L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0, L_00000276759f51a0;
LS_00000276759f32e0_1_0 .concat [ 4 4 4 4], LS_00000276759f32e0_0_0, LS_00000276759f32e0_0_4, LS_00000276759f32e0_0_8, LS_00000276759f32e0_0_12;
LS_00000276759f32e0_1_4 .concat [ 4 4 4 4], LS_00000276759f32e0_0_16, LS_00000276759f32e0_0_20, LS_00000276759f32e0_0_24, LS_00000276759f32e0_0_28;
L_00000276759f32e0 .concat [ 16 16 0 0], LS_00000276759f32e0_1_0, LS_00000276759f32e0_1_4;
L_00000276759f1ee0 .part L_00000276759ee420, 0, 1;
LS_00000276759f2a20_0_0 .concat [ 1 1 1 1], L_00000276759f5210, L_00000276759f5210, L_00000276759f5210, L_00000276759f5210;
LS_00000276759f2a20_0_4 .concat [ 1 1 1 1], L_00000276759f5210, L_00000276759f5210, L_00000276759f5210, L_00000276759f5210;
LS_00000276759f2a20_0_8 .concat [ 1 1 1 1], L_00000276759f5210, L_00000276759f5210, L_00000276759f5210, L_00000276759f5210;
LS_00000276759f2a20_0_12 .concat [ 1 1 1 1], L_00000276759f5210, L_00000276759f5210, L_00000276759f5210, L_00000276759f5210;
LS_00000276759f2a20_0_16 .concat [ 1 1 1 1], L_00000276759f5210, L_00000276759f5210, L_00000276759f5210, L_00000276759f5210;
LS_00000276759f2a20_0_20 .concat [ 1 1 1 1], L_00000276759f5210, L_00000276759f5210, L_00000276759f5210, L_00000276759f5210;
LS_00000276759f2a20_0_24 .concat [ 1 1 1 1], L_00000276759f5210, L_00000276759f5210, L_00000276759f5210, L_00000276759f5210;
LS_00000276759f2a20_0_28 .concat [ 1 1 1 1], L_00000276759f5210, L_00000276759f5210, L_00000276759f5210, L_00000276759f5210;
LS_00000276759f2a20_1_0 .concat [ 4 4 4 4], LS_00000276759f2a20_0_0, LS_00000276759f2a20_0_4, LS_00000276759f2a20_0_8, LS_00000276759f2a20_0_12;
LS_00000276759f2a20_1_4 .concat [ 4 4 4 4], LS_00000276759f2a20_0_16, LS_00000276759f2a20_0_20, LS_00000276759f2a20_0_24, LS_00000276759f2a20_0_28;
L_00000276759f2a20 .concat [ 16 16 0 0], LS_00000276759f2a20_1_0, LS_00000276759f2a20_1_4;
L_00000276759f2d40 .part L_00000276759ee420, 1, 1;
LS_00000276759f22a0_0_0 .concat [ 1 1 1 1], L_00000276759f4720, L_00000276759f4720, L_00000276759f4720, L_00000276759f4720;
LS_00000276759f22a0_0_4 .concat [ 1 1 1 1], L_00000276759f4720, L_00000276759f4720, L_00000276759f4720, L_00000276759f4720;
LS_00000276759f22a0_0_8 .concat [ 1 1 1 1], L_00000276759f4720, L_00000276759f4720, L_00000276759f4720, L_00000276759f4720;
LS_00000276759f22a0_0_12 .concat [ 1 1 1 1], L_00000276759f4720, L_00000276759f4720, L_00000276759f4720, L_00000276759f4720;
LS_00000276759f22a0_0_16 .concat [ 1 1 1 1], L_00000276759f4720, L_00000276759f4720, L_00000276759f4720, L_00000276759f4720;
LS_00000276759f22a0_0_20 .concat [ 1 1 1 1], L_00000276759f4720, L_00000276759f4720, L_00000276759f4720, L_00000276759f4720;
LS_00000276759f22a0_0_24 .concat [ 1 1 1 1], L_00000276759f4720, L_00000276759f4720, L_00000276759f4720, L_00000276759f4720;
LS_00000276759f22a0_0_28 .concat [ 1 1 1 1], L_00000276759f4720, L_00000276759f4720, L_00000276759f4720, L_00000276759f4720;
LS_00000276759f22a0_1_0 .concat [ 4 4 4 4], LS_00000276759f22a0_0_0, LS_00000276759f22a0_0_4, LS_00000276759f22a0_0_8, LS_00000276759f22a0_0_12;
LS_00000276759f22a0_1_4 .concat [ 4 4 4 4], LS_00000276759f22a0_0_16, LS_00000276759f22a0_0_20, LS_00000276759f22a0_0_24, LS_00000276759f22a0_0_28;
L_00000276759f22a0 .concat [ 16 16 0 0], LS_00000276759f22a0_1_0, LS_00000276759f22a0_1_4;
L_00000276759f2520 .part L_00000276759ee420, 0, 1;
LS_00000276759f13a0_0_0 .concat [ 1 1 1 1], L_00000276759f2520, L_00000276759f2520, L_00000276759f2520, L_00000276759f2520;
LS_00000276759f13a0_0_4 .concat [ 1 1 1 1], L_00000276759f2520, L_00000276759f2520, L_00000276759f2520, L_00000276759f2520;
LS_00000276759f13a0_0_8 .concat [ 1 1 1 1], L_00000276759f2520, L_00000276759f2520, L_00000276759f2520, L_00000276759f2520;
LS_00000276759f13a0_0_12 .concat [ 1 1 1 1], L_00000276759f2520, L_00000276759f2520, L_00000276759f2520, L_00000276759f2520;
LS_00000276759f13a0_0_16 .concat [ 1 1 1 1], L_00000276759f2520, L_00000276759f2520, L_00000276759f2520, L_00000276759f2520;
LS_00000276759f13a0_0_20 .concat [ 1 1 1 1], L_00000276759f2520, L_00000276759f2520, L_00000276759f2520, L_00000276759f2520;
LS_00000276759f13a0_0_24 .concat [ 1 1 1 1], L_00000276759f2520, L_00000276759f2520, L_00000276759f2520, L_00000276759f2520;
LS_00000276759f13a0_0_28 .concat [ 1 1 1 1], L_00000276759f2520, L_00000276759f2520, L_00000276759f2520, L_00000276759f2520;
LS_00000276759f13a0_1_0 .concat [ 4 4 4 4], LS_00000276759f13a0_0_0, LS_00000276759f13a0_0_4, LS_00000276759f13a0_0_8, LS_00000276759f13a0_0_12;
LS_00000276759f13a0_1_4 .concat [ 4 4 4 4], LS_00000276759f13a0_0_16, LS_00000276759f13a0_0_20, LS_00000276759f13a0_0_24, LS_00000276759f13a0_0_28;
L_00000276759f13a0 .concat [ 16 16 0 0], LS_00000276759f13a0_1_0, LS_00000276759f13a0_1_4;
L_00000276759f2160 .part L_00000276759ee420, 1, 1;
LS_00000276759f1580_0_0 .concat [ 1 1 1 1], L_00000276759f2160, L_00000276759f2160, L_00000276759f2160, L_00000276759f2160;
LS_00000276759f1580_0_4 .concat [ 1 1 1 1], L_00000276759f2160, L_00000276759f2160, L_00000276759f2160, L_00000276759f2160;
LS_00000276759f1580_0_8 .concat [ 1 1 1 1], L_00000276759f2160, L_00000276759f2160, L_00000276759f2160, L_00000276759f2160;
LS_00000276759f1580_0_12 .concat [ 1 1 1 1], L_00000276759f2160, L_00000276759f2160, L_00000276759f2160, L_00000276759f2160;
LS_00000276759f1580_0_16 .concat [ 1 1 1 1], L_00000276759f2160, L_00000276759f2160, L_00000276759f2160, L_00000276759f2160;
LS_00000276759f1580_0_20 .concat [ 1 1 1 1], L_00000276759f2160, L_00000276759f2160, L_00000276759f2160, L_00000276759f2160;
LS_00000276759f1580_0_24 .concat [ 1 1 1 1], L_00000276759f2160, L_00000276759f2160, L_00000276759f2160, L_00000276759f2160;
LS_00000276759f1580_0_28 .concat [ 1 1 1 1], L_00000276759f2160, L_00000276759f2160, L_00000276759f2160, L_00000276759f2160;
LS_00000276759f1580_1_0 .concat [ 4 4 4 4], LS_00000276759f1580_0_0, LS_00000276759f1580_0_4, LS_00000276759f1580_0_8, LS_00000276759f1580_0_12;
LS_00000276759f1580_1_4 .concat [ 4 4 4 4], LS_00000276759f1580_0_16, LS_00000276759f1580_0_20, LS_00000276759f1580_0_24, LS_00000276759f1580_0_28;
L_00000276759f1580 .concat [ 16 16 0 0], LS_00000276759f1580_1_0, LS_00000276759f1580_1_4;
L_00000276759f0e00 .part L_00000276759ee420, 0, 1;
LS_00000276759f1440_0_0 .concat [ 1 1 1 1], L_00000276759f4870, L_00000276759f4870, L_00000276759f4870, L_00000276759f4870;
LS_00000276759f1440_0_4 .concat [ 1 1 1 1], L_00000276759f4870, L_00000276759f4870, L_00000276759f4870, L_00000276759f4870;
LS_00000276759f1440_0_8 .concat [ 1 1 1 1], L_00000276759f4870, L_00000276759f4870, L_00000276759f4870, L_00000276759f4870;
LS_00000276759f1440_0_12 .concat [ 1 1 1 1], L_00000276759f4870, L_00000276759f4870, L_00000276759f4870, L_00000276759f4870;
LS_00000276759f1440_0_16 .concat [ 1 1 1 1], L_00000276759f4870, L_00000276759f4870, L_00000276759f4870, L_00000276759f4870;
LS_00000276759f1440_0_20 .concat [ 1 1 1 1], L_00000276759f4870, L_00000276759f4870, L_00000276759f4870, L_00000276759f4870;
LS_00000276759f1440_0_24 .concat [ 1 1 1 1], L_00000276759f4870, L_00000276759f4870, L_00000276759f4870, L_00000276759f4870;
LS_00000276759f1440_0_28 .concat [ 1 1 1 1], L_00000276759f4870, L_00000276759f4870, L_00000276759f4870, L_00000276759f4870;
LS_00000276759f1440_1_0 .concat [ 4 4 4 4], LS_00000276759f1440_0_0, LS_00000276759f1440_0_4, LS_00000276759f1440_0_8, LS_00000276759f1440_0_12;
LS_00000276759f1440_1_4 .concat [ 4 4 4 4], LS_00000276759f1440_0_16, LS_00000276759f1440_0_20, LS_00000276759f1440_0_24, LS_00000276759f1440_0_28;
L_00000276759f1440 .concat [ 16 16 0 0], LS_00000276759f1440_1_0, LS_00000276759f1440_1_4;
L_00000276759f1bc0 .part L_00000276759ee420, 1, 1;
LS_00000276759f0fe0_0_0 .concat [ 1 1 1 1], L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0;
LS_00000276759f0fe0_0_4 .concat [ 1 1 1 1], L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0;
LS_00000276759f0fe0_0_8 .concat [ 1 1 1 1], L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0;
LS_00000276759f0fe0_0_12 .concat [ 1 1 1 1], L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0;
LS_00000276759f0fe0_0_16 .concat [ 1 1 1 1], L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0;
LS_00000276759f0fe0_0_20 .concat [ 1 1 1 1], L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0;
LS_00000276759f0fe0_0_24 .concat [ 1 1 1 1], L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0;
LS_00000276759f0fe0_0_28 .concat [ 1 1 1 1], L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0, L_00000276759f1bc0;
LS_00000276759f0fe0_1_0 .concat [ 4 4 4 4], LS_00000276759f0fe0_0_0, LS_00000276759f0fe0_0_4, LS_00000276759f0fe0_0_8, LS_00000276759f0fe0_0_12;
LS_00000276759f0fe0_1_4 .concat [ 4 4 4 4], LS_00000276759f0fe0_0_16, LS_00000276759f0fe0_0_20, LS_00000276759f0fe0_0_24, LS_00000276759f0fe0_0_28;
L_00000276759f0fe0 .concat [ 16 16 0 0], LS_00000276759f0fe0_1_0, LS_00000276759f0fe0_1_4;
L_00000276759f2200 .part L_00000276759ee420, 0, 1;
LS_00000276759f23e0_0_0 .concat [ 1 1 1 1], L_00000276759f2200, L_00000276759f2200, L_00000276759f2200, L_00000276759f2200;
LS_00000276759f23e0_0_4 .concat [ 1 1 1 1], L_00000276759f2200, L_00000276759f2200, L_00000276759f2200, L_00000276759f2200;
LS_00000276759f23e0_0_8 .concat [ 1 1 1 1], L_00000276759f2200, L_00000276759f2200, L_00000276759f2200, L_00000276759f2200;
LS_00000276759f23e0_0_12 .concat [ 1 1 1 1], L_00000276759f2200, L_00000276759f2200, L_00000276759f2200, L_00000276759f2200;
LS_00000276759f23e0_0_16 .concat [ 1 1 1 1], L_00000276759f2200, L_00000276759f2200, L_00000276759f2200, L_00000276759f2200;
LS_00000276759f23e0_0_20 .concat [ 1 1 1 1], L_00000276759f2200, L_00000276759f2200, L_00000276759f2200, L_00000276759f2200;
LS_00000276759f23e0_0_24 .concat [ 1 1 1 1], L_00000276759f2200, L_00000276759f2200, L_00000276759f2200, L_00000276759f2200;
LS_00000276759f23e0_0_28 .concat [ 1 1 1 1], L_00000276759f2200, L_00000276759f2200, L_00000276759f2200, L_00000276759f2200;
LS_00000276759f23e0_1_0 .concat [ 4 4 4 4], LS_00000276759f23e0_0_0, LS_00000276759f23e0_0_4, LS_00000276759f23e0_0_8, LS_00000276759f23e0_0_12;
LS_00000276759f23e0_1_4 .concat [ 4 4 4 4], LS_00000276759f23e0_0_16, LS_00000276759f23e0_0_20, LS_00000276759f23e0_0_24, LS_00000276759f23e0_0_28;
L_00000276759f23e0 .concat [ 16 16 0 0], LS_00000276759f23e0_1_0, LS_00000276759f23e0_1_4;
S_00000276757783c0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000027675778230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000276759f4640 .functor AND 32, L_00000276759f32e0, L_00000276759f2a20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b48f0_0 .net "in1", 31 0, L_00000276759f32e0;  1 drivers
v00000276759b3770_0 .net "in2", 31 0, L_00000276759f2a20;  1 drivers
v00000276759b4a30_0 .net "out", 31 0, L_00000276759f4640;  alias, 1 drivers
S_00000276757b1570 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000027675778230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000276759f46b0 .functor AND 32, L_00000276759f22a0, L_00000276759f13a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b38b0_0 .net "in1", 31 0, L_00000276759f22a0;  1 drivers
v00000276759b3ef0_0 .net "in2", 31 0, L_00000276759f13a0;  1 drivers
v00000276759b4210_0 .net "out", 31 0, L_00000276759f46b0;  alias, 1 drivers
S_00000276757b1700 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000027675778230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000276759f4790 .functor AND 32, L_00000276759f1580, L_00000276759f1440, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b3a90_0 .net "in1", 31 0, L_00000276759f1580;  1 drivers
v00000276759b4b70_0 .net "in2", 31 0, L_00000276759f1440;  1 drivers
v00000276759b3b30_0 .net "out", 31 0, L_00000276759f4790;  alias, 1 drivers
S_00000276759b5be0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000027675778230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000276759f4950 .functor AND 32, L_00000276759f0fe0, L_00000276759f23e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b3bd0_0 .net "in1", 31 0, L_00000276759f0fe0;  1 drivers
v00000276759b3f90_0 .net "in2", 31 0, L_00000276759f23e0;  1 drivers
v00000276759b3c70_0 .net "out", 31 0, L_00000276759f4950;  alias, 1 drivers
S_00000276759b5d70 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000276757bca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027675947e30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000276759f5ec0 .functor NOT 1, L_00000276759f2ca0, C4<0>, C4<0>, C4<0>;
L_00000276759f5fa0 .functor NOT 1, L_00000276759f2de0, C4<0>, C4<0>, C4<0>;
L_00000276759f5e50 .functor NOT 1, L_00000276759f0f40, C4<0>, C4<0>, C4<0>;
L_0000027675a5a120 .functor NOT 1, L_00000276759f16c0, C4<0>, C4<0>, C4<0>;
L_0000027675a5b3f0 .functor AND 32, L_00000276759f5d70, v00000276759bc680_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a5a890 .functor AND 32, L_00000276759f5de0, L_0000027675a6e780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a5a9e0 .functor OR 32, L_0000027675a5b3f0, L_0000027675a5a890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027675a5a6d0 .functor AND 32, L_000002767592b9a0, v00000276759ae900_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a5b460 .functor OR 32, L_0000027675a5a9e0, L_0000027675a5a6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027675a5b7e0 .functor AND 32, L_0000027675a5a580, L_00000276759f1300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a5b2a0 .functor OR 32, L_0000027675a5b460, L_0000027675a5b7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000276759b95e0_0 .net *"_ivl_1", 0 0, L_00000276759f2ca0;  1 drivers
v00000276759b97c0_0 .net *"_ivl_13", 0 0, L_00000276759f0f40;  1 drivers
v00000276759b7380_0 .net *"_ivl_14", 0 0, L_00000276759f5e50;  1 drivers
v00000276759b8a00_0 .net *"_ivl_19", 0 0, L_00000276759f1d00;  1 drivers
v00000276759b8960_0 .net *"_ivl_2", 0 0, L_00000276759f5ec0;  1 drivers
v00000276759b7560_0 .net *"_ivl_23", 0 0, L_00000276759f1620;  1 drivers
v00000276759b8140_0 .net *"_ivl_27", 0 0, L_00000276759f16c0;  1 drivers
v00000276759b8640_0 .net *"_ivl_28", 0 0, L_0000027675a5a120;  1 drivers
v00000276759b6840_0 .net *"_ivl_33", 0 0, L_00000276759f1760;  1 drivers
v00000276759b8000_0 .net *"_ivl_37", 0 0, L_00000276759f1e40;  1 drivers
v00000276759b7f60_0 .net *"_ivl_40", 31 0, L_0000027675a5b3f0;  1 drivers
v00000276759b8c80_0 .net *"_ivl_42", 31 0, L_0000027675a5a890;  1 drivers
v00000276759b80a0_0 .net *"_ivl_44", 31 0, L_0000027675a5a9e0;  1 drivers
v00000276759b68e0_0 .net *"_ivl_46", 31 0, L_0000027675a5a6d0;  1 drivers
v00000276759b8aa0_0 .net *"_ivl_48", 31 0, L_0000027675a5b460;  1 drivers
v00000276759b81e0_0 .net *"_ivl_50", 31 0, L_0000027675a5b7e0;  1 drivers
v00000276759b7a60_0 .net *"_ivl_7", 0 0, L_00000276759f2de0;  1 drivers
v00000276759b7ba0_0 .net *"_ivl_8", 0 0, L_00000276759f5fa0;  1 drivers
v00000276759b8280_0 .net "ina", 31 0, v00000276759bc680_0;  alias, 1 drivers
v00000276759b6660_0 .net "inb", 31 0, L_0000027675a6e780;  alias, 1 drivers
v00000276759b8320_0 .net "inc", 31 0, v00000276759ae900_0;  alias, 1 drivers
v00000276759b8d20_0 .net "ind", 31 0, L_00000276759f1300;  alias, 1 drivers
v00000276759b6980_0 .net "out", 31 0, L_0000027675a5b2a0;  alias, 1 drivers
v00000276759b8b40_0 .net "s0", 31 0, L_00000276759f5d70;  1 drivers
v00000276759b85a0_0 .net "s1", 31 0, L_00000276759f5de0;  1 drivers
v00000276759b83c0_0 .net "s2", 31 0, L_000002767592b9a0;  1 drivers
v00000276759b7ce0_0 .net "s3", 31 0, L_0000027675a5a580;  1 drivers
v00000276759b6a20_0 .net "sel", 1 0, L_00000276759f02c0;  alias, 1 drivers
L_00000276759f2ca0 .part L_00000276759f02c0, 1, 1;
LS_00000276759f2700_0_0 .concat [ 1 1 1 1], L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0;
LS_00000276759f2700_0_4 .concat [ 1 1 1 1], L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0;
LS_00000276759f2700_0_8 .concat [ 1 1 1 1], L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0;
LS_00000276759f2700_0_12 .concat [ 1 1 1 1], L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0;
LS_00000276759f2700_0_16 .concat [ 1 1 1 1], L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0;
LS_00000276759f2700_0_20 .concat [ 1 1 1 1], L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0;
LS_00000276759f2700_0_24 .concat [ 1 1 1 1], L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0;
LS_00000276759f2700_0_28 .concat [ 1 1 1 1], L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0, L_00000276759f5ec0;
LS_00000276759f2700_1_0 .concat [ 4 4 4 4], LS_00000276759f2700_0_0, LS_00000276759f2700_0_4, LS_00000276759f2700_0_8, LS_00000276759f2700_0_12;
LS_00000276759f2700_1_4 .concat [ 4 4 4 4], LS_00000276759f2700_0_16, LS_00000276759f2700_0_20, LS_00000276759f2700_0_24, LS_00000276759f2700_0_28;
L_00000276759f2700 .concat [ 16 16 0 0], LS_00000276759f2700_1_0, LS_00000276759f2700_1_4;
L_00000276759f2de0 .part L_00000276759f02c0, 0, 1;
LS_00000276759f27a0_0_0 .concat [ 1 1 1 1], L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0;
LS_00000276759f27a0_0_4 .concat [ 1 1 1 1], L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0;
LS_00000276759f27a0_0_8 .concat [ 1 1 1 1], L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0;
LS_00000276759f27a0_0_12 .concat [ 1 1 1 1], L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0;
LS_00000276759f27a0_0_16 .concat [ 1 1 1 1], L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0;
LS_00000276759f27a0_0_20 .concat [ 1 1 1 1], L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0;
LS_00000276759f27a0_0_24 .concat [ 1 1 1 1], L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0;
LS_00000276759f27a0_0_28 .concat [ 1 1 1 1], L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0, L_00000276759f5fa0;
LS_00000276759f27a0_1_0 .concat [ 4 4 4 4], LS_00000276759f27a0_0_0, LS_00000276759f27a0_0_4, LS_00000276759f27a0_0_8, LS_00000276759f27a0_0_12;
LS_00000276759f27a0_1_4 .concat [ 4 4 4 4], LS_00000276759f27a0_0_16, LS_00000276759f27a0_0_20, LS_00000276759f27a0_0_24, LS_00000276759f27a0_0_28;
L_00000276759f27a0 .concat [ 16 16 0 0], LS_00000276759f27a0_1_0, LS_00000276759f27a0_1_4;
L_00000276759f0f40 .part L_00000276759f02c0, 1, 1;
LS_00000276759f1080_0_0 .concat [ 1 1 1 1], L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50;
LS_00000276759f1080_0_4 .concat [ 1 1 1 1], L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50;
LS_00000276759f1080_0_8 .concat [ 1 1 1 1], L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50;
LS_00000276759f1080_0_12 .concat [ 1 1 1 1], L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50;
LS_00000276759f1080_0_16 .concat [ 1 1 1 1], L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50;
LS_00000276759f1080_0_20 .concat [ 1 1 1 1], L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50;
LS_00000276759f1080_0_24 .concat [ 1 1 1 1], L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50;
LS_00000276759f1080_0_28 .concat [ 1 1 1 1], L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50, L_00000276759f5e50;
LS_00000276759f1080_1_0 .concat [ 4 4 4 4], LS_00000276759f1080_0_0, LS_00000276759f1080_0_4, LS_00000276759f1080_0_8, LS_00000276759f1080_0_12;
LS_00000276759f1080_1_4 .concat [ 4 4 4 4], LS_00000276759f1080_0_16, LS_00000276759f1080_0_20, LS_00000276759f1080_0_24, LS_00000276759f1080_0_28;
L_00000276759f1080 .concat [ 16 16 0 0], LS_00000276759f1080_1_0, LS_00000276759f1080_1_4;
L_00000276759f1d00 .part L_00000276759f02c0, 0, 1;
LS_00000276759f2b60_0_0 .concat [ 1 1 1 1], L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00;
LS_00000276759f2b60_0_4 .concat [ 1 1 1 1], L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00;
LS_00000276759f2b60_0_8 .concat [ 1 1 1 1], L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00;
LS_00000276759f2b60_0_12 .concat [ 1 1 1 1], L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00;
LS_00000276759f2b60_0_16 .concat [ 1 1 1 1], L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00;
LS_00000276759f2b60_0_20 .concat [ 1 1 1 1], L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00;
LS_00000276759f2b60_0_24 .concat [ 1 1 1 1], L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00;
LS_00000276759f2b60_0_28 .concat [ 1 1 1 1], L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00, L_00000276759f1d00;
LS_00000276759f2b60_1_0 .concat [ 4 4 4 4], LS_00000276759f2b60_0_0, LS_00000276759f2b60_0_4, LS_00000276759f2b60_0_8, LS_00000276759f2b60_0_12;
LS_00000276759f2b60_1_4 .concat [ 4 4 4 4], LS_00000276759f2b60_0_16, LS_00000276759f2b60_0_20, LS_00000276759f2b60_0_24, LS_00000276759f2b60_0_28;
L_00000276759f2b60 .concat [ 16 16 0 0], LS_00000276759f2b60_1_0, LS_00000276759f2b60_1_4;
L_00000276759f1620 .part L_00000276759f02c0, 1, 1;
LS_00000276759f2e80_0_0 .concat [ 1 1 1 1], L_00000276759f1620, L_00000276759f1620, L_00000276759f1620, L_00000276759f1620;
LS_00000276759f2e80_0_4 .concat [ 1 1 1 1], L_00000276759f1620, L_00000276759f1620, L_00000276759f1620, L_00000276759f1620;
LS_00000276759f2e80_0_8 .concat [ 1 1 1 1], L_00000276759f1620, L_00000276759f1620, L_00000276759f1620, L_00000276759f1620;
LS_00000276759f2e80_0_12 .concat [ 1 1 1 1], L_00000276759f1620, L_00000276759f1620, L_00000276759f1620, L_00000276759f1620;
LS_00000276759f2e80_0_16 .concat [ 1 1 1 1], L_00000276759f1620, L_00000276759f1620, L_00000276759f1620, L_00000276759f1620;
LS_00000276759f2e80_0_20 .concat [ 1 1 1 1], L_00000276759f1620, L_00000276759f1620, L_00000276759f1620, L_00000276759f1620;
LS_00000276759f2e80_0_24 .concat [ 1 1 1 1], L_00000276759f1620, L_00000276759f1620, L_00000276759f1620, L_00000276759f1620;
LS_00000276759f2e80_0_28 .concat [ 1 1 1 1], L_00000276759f1620, L_00000276759f1620, L_00000276759f1620, L_00000276759f1620;
LS_00000276759f2e80_1_0 .concat [ 4 4 4 4], LS_00000276759f2e80_0_0, LS_00000276759f2e80_0_4, LS_00000276759f2e80_0_8, LS_00000276759f2e80_0_12;
LS_00000276759f2e80_1_4 .concat [ 4 4 4 4], LS_00000276759f2e80_0_16, LS_00000276759f2e80_0_20, LS_00000276759f2e80_0_24, LS_00000276759f2e80_0_28;
L_00000276759f2e80 .concat [ 16 16 0 0], LS_00000276759f2e80_1_0, LS_00000276759f2e80_1_4;
L_00000276759f16c0 .part L_00000276759f02c0, 0, 1;
LS_00000276759f1800_0_0 .concat [ 1 1 1 1], L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120;
LS_00000276759f1800_0_4 .concat [ 1 1 1 1], L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120;
LS_00000276759f1800_0_8 .concat [ 1 1 1 1], L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120;
LS_00000276759f1800_0_12 .concat [ 1 1 1 1], L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120;
LS_00000276759f1800_0_16 .concat [ 1 1 1 1], L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120;
LS_00000276759f1800_0_20 .concat [ 1 1 1 1], L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120;
LS_00000276759f1800_0_24 .concat [ 1 1 1 1], L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120;
LS_00000276759f1800_0_28 .concat [ 1 1 1 1], L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120, L_0000027675a5a120;
LS_00000276759f1800_1_0 .concat [ 4 4 4 4], LS_00000276759f1800_0_0, LS_00000276759f1800_0_4, LS_00000276759f1800_0_8, LS_00000276759f1800_0_12;
LS_00000276759f1800_1_4 .concat [ 4 4 4 4], LS_00000276759f1800_0_16, LS_00000276759f1800_0_20, LS_00000276759f1800_0_24, LS_00000276759f1800_0_28;
L_00000276759f1800 .concat [ 16 16 0 0], LS_00000276759f1800_1_0, LS_00000276759f1800_1_4;
L_00000276759f1760 .part L_00000276759f02c0, 1, 1;
LS_00000276759f1da0_0_0 .concat [ 1 1 1 1], L_00000276759f1760, L_00000276759f1760, L_00000276759f1760, L_00000276759f1760;
LS_00000276759f1da0_0_4 .concat [ 1 1 1 1], L_00000276759f1760, L_00000276759f1760, L_00000276759f1760, L_00000276759f1760;
LS_00000276759f1da0_0_8 .concat [ 1 1 1 1], L_00000276759f1760, L_00000276759f1760, L_00000276759f1760, L_00000276759f1760;
LS_00000276759f1da0_0_12 .concat [ 1 1 1 1], L_00000276759f1760, L_00000276759f1760, L_00000276759f1760, L_00000276759f1760;
LS_00000276759f1da0_0_16 .concat [ 1 1 1 1], L_00000276759f1760, L_00000276759f1760, L_00000276759f1760, L_00000276759f1760;
LS_00000276759f1da0_0_20 .concat [ 1 1 1 1], L_00000276759f1760, L_00000276759f1760, L_00000276759f1760, L_00000276759f1760;
LS_00000276759f1da0_0_24 .concat [ 1 1 1 1], L_00000276759f1760, L_00000276759f1760, L_00000276759f1760, L_00000276759f1760;
LS_00000276759f1da0_0_28 .concat [ 1 1 1 1], L_00000276759f1760, L_00000276759f1760, L_00000276759f1760, L_00000276759f1760;
LS_00000276759f1da0_1_0 .concat [ 4 4 4 4], LS_00000276759f1da0_0_0, LS_00000276759f1da0_0_4, LS_00000276759f1da0_0_8, LS_00000276759f1da0_0_12;
LS_00000276759f1da0_1_4 .concat [ 4 4 4 4], LS_00000276759f1da0_0_16, LS_00000276759f1da0_0_20, LS_00000276759f1da0_0_24, LS_00000276759f1da0_0_28;
L_00000276759f1da0 .concat [ 16 16 0 0], LS_00000276759f1da0_1_0, LS_00000276759f1da0_1_4;
L_00000276759f1e40 .part L_00000276759f02c0, 0, 1;
LS_00000276759f2fc0_0_0 .concat [ 1 1 1 1], L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40;
LS_00000276759f2fc0_0_4 .concat [ 1 1 1 1], L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40;
LS_00000276759f2fc0_0_8 .concat [ 1 1 1 1], L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40;
LS_00000276759f2fc0_0_12 .concat [ 1 1 1 1], L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40;
LS_00000276759f2fc0_0_16 .concat [ 1 1 1 1], L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40;
LS_00000276759f2fc0_0_20 .concat [ 1 1 1 1], L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40;
LS_00000276759f2fc0_0_24 .concat [ 1 1 1 1], L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40;
LS_00000276759f2fc0_0_28 .concat [ 1 1 1 1], L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40, L_00000276759f1e40;
LS_00000276759f2fc0_1_0 .concat [ 4 4 4 4], LS_00000276759f2fc0_0_0, LS_00000276759f2fc0_0_4, LS_00000276759f2fc0_0_8, LS_00000276759f2fc0_0_12;
LS_00000276759f2fc0_1_4 .concat [ 4 4 4 4], LS_00000276759f2fc0_0_16, LS_00000276759f2fc0_0_20, LS_00000276759f2fc0_0_24, LS_00000276759f2fc0_0_28;
L_00000276759f2fc0 .concat [ 16 16 0 0], LS_00000276759f2fc0_1_0, LS_00000276759f2fc0_1_4;
S_00000276759b55a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000276759b5d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000276759f5d70 .functor AND 32, L_00000276759f2700, L_00000276759f27a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b9900_0 .net "in1", 31 0, L_00000276759f2700;  1 drivers
v00000276759ba300_0 .net "in2", 31 0, L_00000276759f27a0;  1 drivers
v00000276759ba440_0 .net "out", 31 0, L_00000276759f5d70;  alias, 1 drivers
S_00000276759b58c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000276759b5d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000276759f5de0 .functor AND 32, L_00000276759f1080, L_00000276759f2b60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b8e60_0 .net "in1", 31 0, L_00000276759f1080;  1 drivers
v00000276759b8f00_0 .net "in2", 31 0, L_00000276759f2b60;  1 drivers
v00000276759b9040_0 .net "out", 31 0, L_00000276759f5de0;  alias, 1 drivers
S_00000276759b5a50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000276759b5d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002767592b9a0 .functor AND 32, L_00000276759f2e80, L_00000276759f1800, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b9400_0 .net "in1", 31 0, L_00000276759f2e80;  1 drivers
v00000276759b90e0_0 .net "in2", 31 0, L_00000276759f1800;  1 drivers
v00000276759b9180_0 .net "out", 31 0, L_000002767592b9a0;  alias, 1 drivers
S_00000276759b5f00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000276759b5d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027675a5a580 .functor AND 32, L_00000276759f1da0, L_00000276759f2fc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b9220_0 .net "in1", 31 0, L_00000276759f1da0;  1 drivers
v00000276759b94a0_0 .net "in2", 31 0, L_00000276759f2fc0;  1 drivers
v00000276759b9860_0 .net "out", 31 0, L_0000027675a5a580;  alias, 1 drivers
S_00000276759b6090 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000276757bca50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027675947eb0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000027675a5a350 .functor NOT 1, L_00000276759f1b20, C4<0>, C4<0>, C4<0>;
L_0000027675a59f60 .functor NOT 1, L_00000276759f1f80, C4<0>, C4<0>, C4<0>;
L_0000027675a5ba80 .functor NOT 1, L_00000276759f3100, C4<0>, C4<0>, C4<0>;
L_0000027675a5a4a0 .functor NOT 1, L_00000276759f31a0, C4<0>, C4<0>, C4<0>;
L_0000027675a5ac10 .functor AND 32, L_0000027675a5a190, v00000276759bcf40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a5b070 .functor AND 32, L_0000027675a5b310, L_0000027675a6e780, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a5b930 .functor OR 32, L_0000027675a5ac10, L_0000027675a5b070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027675a5a3c0 .functor AND 32, L_0000027675a5a270, v00000276759ae900_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a5b230 .functor OR 32, L_0000027675a5b930, L_0000027675a5a3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027675a5b540 .functor AND 32, L_0000027675a5b0e0, L_00000276759f1300, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a5ac80 .functor OR 32, L_0000027675a5b230, L_0000027675a5b540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000276759b86e0_0 .net *"_ivl_1", 0 0, L_00000276759f1b20;  1 drivers
v00000276759b77e0_0 .net *"_ivl_13", 0 0, L_00000276759f3100;  1 drivers
v00000276759b88c0_0 .net *"_ivl_14", 0 0, L_0000027675a5ba80;  1 drivers
v00000276759b6de0_0 .net *"_ivl_19", 0 0, L_00000276759f2840;  1 drivers
v00000276759b65c0_0 .net *"_ivl_2", 0 0, L_0000027675a5a350;  1 drivers
v00000276759b6e80_0 .net *"_ivl_23", 0 0, L_00000276759f2480;  1 drivers
v00000276759b7880_0 .net *"_ivl_27", 0 0, L_00000276759f31a0;  1 drivers
v00000276759b8780_0 .net *"_ivl_28", 0 0, L_0000027675a5a4a0;  1 drivers
v00000276759b7100_0 .net *"_ivl_33", 0 0, L_00000276759f2660;  1 drivers
v00000276759b8820_0 .net *"_ivl_37", 0 0, L_00000276759f2980;  1 drivers
v00000276759b6fc0_0 .net *"_ivl_40", 31 0, L_0000027675a5ac10;  1 drivers
v00000276759b6700_0 .net *"_ivl_42", 31 0, L_0000027675a5b070;  1 drivers
v00000276759b7d80_0 .net *"_ivl_44", 31 0, L_0000027675a5b930;  1 drivers
v00000276759b67a0_0 .net *"_ivl_46", 31 0, L_0000027675a5a3c0;  1 drivers
v00000276759b6f20_0 .net *"_ivl_48", 31 0, L_0000027675a5b230;  1 drivers
v00000276759b7060_0 .net *"_ivl_50", 31 0, L_0000027675a5b540;  1 drivers
v00000276759b71a0_0 .net *"_ivl_7", 0 0, L_00000276759f1f80;  1 drivers
v00000276759b7240_0 .net *"_ivl_8", 0 0, L_0000027675a59f60;  1 drivers
v00000276759b7e20_0 .net "ina", 31 0, v00000276759bcf40_0;  alias, 1 drivers
v00000276759b7600_0 .net "inb", 31 0, L_0000027675a6e780;  alias, 1 drivers
v00000276759b72e0_0 .net "inc", 31 0, v00000276759ae900_0;  alias, 1 drivers
v00000276759b76a0_0 .net "ind", 31 0, L_00000276759f1300;  alias, 1 drivers
v00000276759b74c0_0 .net "out", 31 0, L_0000027675a5ac80;  alias, 1 drivers
v00000276759b7740_0 .net "s0", 31 0, L_0000027675a5a190;  1 drivers
v00000276759b7920_0 .net "s1", 31 0, L_0000027675a5b310;  1 drivers
v00000276759b79c0_0 .net "s2", 31 0, L_0000027675a5a270;  1 drivers
v00000276759bc9a0_0 .net "s3", 31 0, L_0000027675a5b0e0;  1 drivers
v00000276759be660_0 .net "sel", 1 0, L_00000276759efe60;  alias, 1 drivers
L_00000276759f1b20 .part L_00000276759efe60, 1, 1;
LS_00000276759f3060_0_0 .concat [ 1 1 1 1], L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350;
LS_00000276759f3060_0_4 .concat [ 1 1 1 1], L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350;
LS_00000276759f3060_0_8 .concat [ 1 1 1 1], L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350;
LS_00000276759f3060_0_12 .concat [ 1 1 1 1], L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350;
LS_00000276759f3060_0_16 .concat [ 1 1 1 1], L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350;
LS_00000276759f3060_0_20 .concat [ 1 1 1 1], L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350;
LS_00000276759f3060_0_24 .concat [ 1 1 1 1], L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350;
LS_00000276759f3060_0_28 .concat [ 1 1 1 1], L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350, L_0000027675a5a350;
LS_00000276759f3060_1_0 .concat [ 4 4 4 4], LS_00000276759f3060_0_0, LS_00000276759f3060_0_4, LS_00000276759f3060_0_8, LS_00000276759f3060_0_12;
LS_00000276759f3060_1_4 .concat [ 4 4 4 4], LS_00000276759f3060_0_16, LS_00000276759f3060_0_20, LS_00000276759f3060_0_24, LS_00000276759f3060_0_28;
L_00000276759f3060 .concat [ 16 16 0 0], LS_00000276759f3060_1_0, LS_00000276759f3060_1_4;
L_00000276759f1f80 .part L_00000276759efe60, 0, 1;
LS_00000276759f34c0_0_0 .concat [ 1 1 1 1], L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60;
LS_00000276759f34c0_0_4 .concat [ 1 1 1 1], L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60;
LS_00000276759f34c0_0_8 .concat [ 1 1 1 1], L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60;
LS_00000276759f34c0_0_12 .concat [ 1 1 1 1], L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60;
LS_00000276759f34c0_0_16 .concat [ 1 1 1 1], L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60;
LS_00000276759f34c0_0_20 .concat [ 1 1 1 1], L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60;
LS_00000276759f34c0_0_24 .concat [ 1 1 1 1], L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60;
LS_00000276759f34c0_0_28 .concat [ 1 1 1 1], L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60, L_0000027675a59f60;
LS_00000276759f34c0_1_0 .concat [ 4 4 4 4], LS_00000276759f34c0_0_0, LS_00000276759f34c0_0_4, LS_00000276759f34c0_0_8, LS_00000276759f34c0_0_12;
LS_00000276759f34c0_1_4 .concat [ 4 4 4 4], LS_00000276759f34c0_0_16, LS_00000276759f34c0_0_20, LS_00000276759f34c0_0_24, LS_00000276759f34c0_0_28;
L_00000276759f34c0 .concat [ 16 16 0 0], LS_00000276759f34c0_1_0, LS_00000276759f34c0_1_4;
L_00000276759f3100 .part L_00000276759efe60, 1, 1;
LS_00000276759f1260_0_0 .concat [ 1 1 1 1], L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80;
LS_00000276759f1260_0_4 .concat [ 1 1 1 1], L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80;
LS_00000276759f1260_0_8 .concat [ 1 1 1 1], L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80;
LS_00000276759f1260_0_12 .concat [ 1 1 1 1], L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80;
LS_00000276759f1260_0_16 .concat [ 1 1 1 1], L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80;
LS_00000276759f1260_0_20 .concat [ 1 1 1 1], L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80;
LS_00000276759f1260_0_24 .concat [ 1 1 1 1], L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80;
LS_00000276759f1260_0_28 .concat [ 1 1 1 1], L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80, L_0000027675a5ba80;
LS_00000276759f1260_1_0 .concat [ 4 4 4 4], LS_00000276759f1260_0_0, LS_00000276759f1260_0_4, LS_00000276759f1260_0_8, LS_00000276759f1260_0_12;
LS_00000276759f1260_1_4 .concat [ 4 4 4 4], LS_00000276759f1260_0_16, LS_00000276759f1260_0_20, LS_00000276759f1260_0_24, LS_00000276759f1260_0_28;
L_00000276759f1260 .concat [ 16 16 0 0], LS_00000276759f1260_1_0, LS_00000276759f1260_1_4;
L_00000276759f2840 .part L_00000276759efe60, 0, 1;
LS_00000276759f1940_0_0 .concat [ 1 1 1 1], L_00000276759f2840, L_00000276759f2840, L_00000276759f2840, L_00000276759f2840;
LS_00000276759f1940_0_4 .concat [ 1 1 1 1], L_00000276759f2840, L_00000276759f2840, L_00000276759f2840, L_00000276759f2840;
LS_00000276759f1940_0_8 .concat [ 1 1 1 1], L_00000276759f2840, L_00000276759f2840, L_00000276759f2840, L_00000276759f2840;
LS_00000276759f1940_0_12 .concat [ 1 1 1 1], L_00000276759f2840, L_00000276759f2840, L_00000276759f2840, L_00000276759f2840;
LS_00000276759f1940_0_16 .concat [ 1 1 1 1], L_00000276759f2840, L_00000276759f2840, L_00000276759f2840, L_00000276759f2840;
LS_00000276759f1940_0_20 .concat [ 1 1 1 1], L_00000276759f2840, L_00000276759f2840, L_00000276759f2840, L_00000276759f2840;
LS_00000276759f1940_0_24 .concat [ 1 1 1 1], L_00000276759f2840, L_00000276759f2840, L_00000276759f2840, L_00000276759f2840;
LS_00000276759f1940_0_28 .concat [ 1 1 1 1], L_00000276759f2840, L_00000276759f2840, L_00000276759f2840, L_00000276759f2840;
LS_00000276759f1940_1_0 .concat [ 4 4 4 4], LS_00000276759f1940_0_0, LS_00000276759f1940_0_4, LS_00000276759f1940_0_8, LS_00000276759f1940_0_12;
LS_00000276759f1940_1_4 .concat [ 4 4 4 4], LS_00000276759f1940_0_16, LS_00000276759f1940_0_20, LS_00000276759f1940_0_24, LS_00000276759f1940_0_28;
L_00000276759f1940 .concat [ 16 16 0 0], LS_00000276759f1940_1_0, LS_00000276759f1940_1_4;
L_00000276759f2480 .part L_00000276759efe60, 1, 1;
LS_00000276759f1120_0_0 .concat [ 1 1 1 1], L_00000276759f2480, L_00000276759f2480, L_00000276759f2480, L_00000276759f2480;
LS_00000276759f1120_0_4 .concat [ 1 1 1 1], L_00000276759f2480, L_00000276759f2480, L_00000276759f2480, L_00000276759f2480;
LS_00000276759f1120_0_8 .concat [ 1 1 1 1], L_00000276759f2480, L_00000276759f2480, L_00000276759f2480, L_00000276759f2480;
LS_00000276759f1120_0_12 .concat [ 1 1 1 1], L_00000276759f2480, L_00000276759f2480, L_00000276759f2480, L_00000276759f2480;
LS_00000276759f1120_0_16 .concat [ 1 1 1 1], L_00000276759f2480, L_00000276759f2480, L_00000276759f2480, L_00000276759f2480;
LS_00000276759f1120_0_20 .concat [ 1 1 1 1], L_00000276759f2480, L_00000276759f2480, L_00000276759f2480, L_00000276759f2480;
LS_00000276759f1120_0_24 .concat [ 1 1 1 1], L_00000276759f2480, L_00000276759f2480, L_00000276759f2480, L_00000276759f2480;
LS_00000276759f1120_0_28 .concat [ 1 1 1 1], L_00000276759f2480, L_00000276759f2480, L_00000276759f2480, L_00000276759f2480;
LS_00000276759f1120_1_0 .concat [ 4 4 4 4], LS_00000276759f1120_0_0, LS_00000276759f1120_0_4, LS_00000276759f1120_0_8, LS_00000276759f1120_0_12;
LS_00000276759f1120_1_4 .concat [ 4 4 4 4], LS_00000276759f1120_0_16, LS_00000276759f1120_0_20, LS_00000276759f1120_0_24, LS_00000276759f1120_0_28;
L_00000276759f1120 .concat [ 16 16 0 0], LS_00000276759f1120_1_0, LS_00000276759f1120_1_4;
L_00000276759f31a0 .part L_00000276759efe60, 0, 1;
LS_00000276759f25c0_0_0 .concat [ 1 1 1 1], L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0;
LS_00000276759f25c0_0_4 .concat [ 1 1 1 1], L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0;
LS_00000276759f25c0_0_8 .concat [ 1 1 1 1], L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0;
LS_00000276759f25c0_0_12 .concat [ 1 1 1 1], L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0;
LS_00000276759f25c0_0_16 .concat [ 1 1 1 1], L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0;
LS_00000276759f25c0_0_20 .concat [ 1 1 1 1], L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0;
LS_00000276759f25c0_0_24 .concat [ 1 1 1 1], L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0;
LS_00000276759f25c0_0_28 .concat [ 1 1 1 1], L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0, L_0000027675a5a4a0;
LS_00000276759f25c0_1_0 .concat [ 4 4 4 4], LS_00000276759f25c0_0_0, LS_00000276759f25c0_0_4, LS_00000276759f25c0_0_8, LS_00000276759f25c0_0_12;
LS_00000276759f25c0_1_4 .concat [ 4 4 4 4], LS_00000276759f25c0_0_16, LS_00000276759f25c0_0_20, LS_00000276759f25c0_0_24, LS_00000276759f25c0_0_28;
L_00000276759f25c0 .concat [ 16 16 0 0], LS_00000276759f25c0_1_0, LS_00000276759f25c0_1_4;
L_00000276759f2660 .part L_00000276759efe60, 1, 1;
LS_00000276759f28e0_0_0 .concat [ 1 1 1 1], L_00000276759f2660, L_00000276759f2660, L_00000276759f2660, L_00000276759f2660;
LS_00000276759f28e0_0_4 .concat [ 1 1 1 1], L_00000276759f2660, L_00000276759f2660, L_00000276759f2660, L_00000276759f2660;
LS_00000276759f28e0_0_8 .concat [ 1 1 1 1], L_00000276759f2660, L_00000276759f2660, L_00000276759f2660, L_00000276759f2660;
LS_00000276759f28e0_0_12 .concat [ 1 1 1 1], L_00000276759f2660, L_00000276759f2660, L_00000276759f2660, L_00000276759f2660;
LS_00000276759f28e0_0_16 .concat [ 1 1 1 1], L_00000276759f2660, L_00000276759f2660, L_00000276759f2660, L_00000276759f2660;
LS_00000276759f28e0_0_20 .concat [ 1 1 1 1], L_00000276759f2660, L_00000276759f2660, L_00000276759f2660, L_00000276759f2660;
LS_00000276759f28e0_0_24 .concat [ 1 1 1 1], L_00000276759f2660, L_00000276759f2660, L_00000276759f2660, L_00000276759f2660;
LS_00000276759f28e0_0_28 .concat [ 1 1 1 1], L_00000276759f2660, L_00000276759f2660, L_00000276759f2660, L_00000276759f2660;
LS_00000276759f28e0_1_0 .concat [ 4 4 4 4], LS_00000276759f28e0_0_0, LS_00000276759f28e0_0_4, LS_00000276759f28e0_0_8, LS_00000276759f28e0_0_12;
LS_00000276759f28e0_1_4 .concat [ 4 4 4 4], LS_00000276759f28e0_0_16, LS_00000276759f28e0_0_20, LS_00000276759f28e0_0_24, LS_00000276759f28e0_0_28;
L_00000276759f28e0 .concat [ 16 16 0 0], LS_00000276759f28e0_1_0, LS_00000276759f28e0_1_4;
L_00000276759f2980 .part L_00000276759efe60, 0, 1;
LS_00000276759f3380_0_0 .concat [ 1 1 1 1], L_00000276759f2980, L_00000276759f2980, L_00000276759f2980, L_00000276759f2980;
LS_00000276759f3380_0_4 .concat [ 1 1 1 1], L_00000276759f2980, L_00000276759f2980, L_00000276759f2980, L_00000276759f2980;
LS_00000276759f3380_0_8 .concat [ 1 1 1 1], L_00000276759f2980, L_00000276759f2980, L_00000276759f2980, L_00000276759f2980;
LS_00000276759f3380_0_12 .concat [ 1 1 1 1], L_00000276759f2980, L_00000276759f2980, L_00000276759f2980, L_00000276759f2980;
LS_00000276759f3380_0_16 .concat [ 1 1 1 1], L_00000276759f2980, L_00000276759f2980, L_00000276759f2980, L_00000276759f2980;
LS_00000276759f3380_0_20 .concat [ 1 1 1 1], L_00000276759f2980, L_00000276759f2980, L_00000276759f2980, L_00000276759f2980;
LS_00000276759f3380_0_24 .concat [ 1 1 1 1], L_00000276759f2980, L_00000276759f2980, L_00000276759f2980, L_00000276759f2980;
LS_00000276759f3380_0_28 .concat [ 1 1 1 1], L_00000276759f2980, L_00000276759f2980, L_00000276759f2980, L_00000276759f2980;
LS_00000276759f3380_1_0 .concat [ 4 4 4 4], LS_00000276759f3380_0_0, LS_00000276759f3380_0_4, LS_00000276759f3380_0_8, LS_00000276759f3380_0_12;
LS_00000276759f3380_1_4 .concat [ 4 4 4 4], LS_00000276759f3380_0_16, LS_00000276759f3380_0_20, LS_00000276759f3380_0_24, LS_00000276759f3380_0_28;
L_00000276759f3380 .concat [ 16 16 0 0], LS_00000276759f3380_1_0, LS_00000276759f3380_1_4;
S_00000276759b6220 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000276759b6090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027675a5a190 .functor AND 32, L_00000276759f3060, L_00000276759f34c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b6ac0_0 .net "in1", 31 0, L_00000276759f3060;  1 drivers
v00000276759b6b60_0 .net "in2", 31 0, L_00000276759f34c0;  1 drivers
v00000276759b6c00_0 .net "out", 31 0, L_0000027675a5a190;  alias, 1 drivers
S_00000276759b63b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000276759b6090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027675a5b310 .functor AND 32, L_00000276759f1260, L_00000276759f1940, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b8be0_0 .net "in1", 31 0, L_00000276759f1260;  1 drivers
v00000276759b7ec0_0 .net "in2", 31 0, L_00000276759f1940;  1 drivers
v00000276759b6d40_0 .net "out", 31 0, L_0000027675a5b310;  alias, 1 drivers
S_00000276759b5730 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000276759b6090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027675a5a270 .functor AND 32, L_00000276759f1120, L_00000276759f25c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b7420_0 .net "in1", 31 0, L_00000276759f1120;  1 drivers
v00000276759b7c40_0 .net "in2", 31 0, L_00000276759f25c0;  1 drivers
v00000276759b8460_0 .net "out", 31 0, L_0000027675a5a270;  alias, 1 drivers
S_00000276759bad90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000276759b6090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027675a5b0e0 .functor AND 32, L_00000276759f28e0, L_00000276759f3380, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000276759b6ca0_0 .net "in1", 31 0, L_00000276759f28e0;  1 drivers
v00000276759b7b00_0 .net "in2", 31 0, L_00000276759f3380;  1 drivers
v00000276759b8500_0 .net "out", 31 0, L_0000027675a5b0e0;  alias, 1 drivers
S_00000276759baf20 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000276759c0590 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759c05c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759c0600 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759c0638 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759c0670 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759c06a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759c06e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759c0718 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759c0750 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759c0788 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759c07c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759c07f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759c0830 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759c0868 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759c08a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759c08d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759c0910 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759c0948 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759c0980 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759c09b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759c09f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759c0a28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759c0a60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759c0a98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759c0ad0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000276759bea20_0 .var "EX1_PC", 31 0;
v00000276759be700_0 .var "EX1_PFC", 31 0;
v00000276759bc680_0 .var "EX1_forward_to_B", 31 0;
v00000276759bed40_0 .var "EX1_is_beq", 0 0;
v00000276759bccc0_0 .var "EX1_is_bne", 0 0;
v00000276759bcb80_0 .var "EX1_is_jal", 0 0;
v00000276759bcd60_0 .var "EX1_is_jr", 0 0;
v00000276759bdb20_0 .var "EX1_is_oper2_immed", 0 0;
v00000276759bd9e0_0 .var "EX1_memread", 0 0;
v00000276759bcea0_0 .var "EX1_memwrite", 0 0;
v00000276759beca0_0 .var "EX1_opcode", 11 0;
v00000276759bc860_0 .var "EX1_predicted", 0 0;
v00000276759be980_0 .var "EX1_rd_ind", 4 0;
v00000276759bd940_0 .var "EX1_rd_indzero", 0 0;
v00000276759bd300_0 .var "EX1_regwrite", 0 0;
v00000276759bdee0_0 .var "EX1_rs1", 31 0;
v00000276759bd620_0 .var "EX1_rs1_ind", 4 0;
v00000276759bcf40_0 .var "EX1_rs2", 31 0;
v00000276759bdda0_0 .var "EX1_rs2_ind", 4 0;
v00000276759beb60_0 .net "FLUSH", 0 0, v00000276759c64b0_0;  alias, 1 drivers
v00000276759be7a0_0 .net "ID_PC", 31 0, v00000276759c4f70_0;  alias, 1 drivers
v00000276759bdf80_0 .net "ID_PFC_to_EX", 31 0, L_00000276759eef60;  alias, 1 drivers
v00000276759be200_0 .net "ID_forward_to_B", 31 0, L_00000276759f0400;  alias, 1 drivers
v00000276759bca40_0 .net "ID_is_beq", 0 0, L_00000276759ee740;  alias, 1 drivers
v00000276759be2a0_0 .net "ID_is_bne", 0 0, L_00000276759ee7e0;  alias, 1 drivers
v00000276759be020_0 .net "ID_is_jal", 0 0, L_00000276759f0ea0;  alias, 1 drivers
v00000276759bc7c0_0 .net "ID_is_jr", 0 0, L_00000276759ee880;  alias, 1 drivers
v00000276759bcae0_0 .net "ID_is_oper2_immed", 0 0, L_00000276759f41e0;  alias, 1 drivers
v00000276759be3e0_0 .net "ID_memread", 0 0, L_00000276759f1a80;  alias, 1 drivers
v00000276759bcfe0_0 .net "ID_memwrite", 0 0, L_00000276759f2c00;  alias, 1 drivers
v00000276759be480_0 .net "ID_opcode", 11 0, v00000276759db380_0;  alias, 1 drivers
v00000276759bec00_0 .net "ID_predicted", 0 0, v00000276759c7630_0;  alias, 1 drivers
v00000276759bd1c0_0 .net "ID_rd_ind", 4 0, v00000276759dc460_0;  alias, 1 drivers
v00000276759bd260_0 .net "ID_rd_indzero", 0 0, L_00000276759f18a0;  1 drivers
v00000276759bc5e0_0 .net "ID_regwrite", 0 0, L_00000276759f19e0;  alias, 1 drivers
v00000276759bd080_0 .net "ID_rs1", 31 0, v00000276759c37b0_0;  alias, 1 drivers
v00000276759bc720_0 .net "ID_rs1_ind", 4 0, v00000276759db2e0_0;  alias, 1 drivers
v00000276759bd120_0 .net "ID_rs2", 31 0, v00000276759c3850_0;  alias, 1 drivers
v00000276759bd3a0_0 .net "ID_rs2_ind", 4 0, v00000276759dc6e0_0;  alias, 1 drivers
v00000276759bd440_0 .net "clk", 0 0, L_00000276759f45d0;  1 drivers
v00000276759bd4e0_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
E_00000276759479b0 .event posedge, v00000276759aeb80_0, v00000276759bd440_0;
S_00000276759bb0b0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000276759c0b10 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759c0b48 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759c0b80 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759c0bb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759c0bf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759c0c28 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759c0c60 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759c0c98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759c0cd0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759c0d08 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759c0d40 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759c0d78 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759c0db0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759c0de8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759c0e20 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759c0e58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759c0e90 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759c0ec8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759c0f00 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759c0f38 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759c0f70 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759c0fa8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759c0fe0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759c1018 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759c1050 .param/l "xori" 0 9 12, C4<001110000000>;
v00000276759bd580_0 .net "EX1_ALU_OPER1", 31 0, L_00000276759f6080;  alias, 1 drivers
v00000276759bd6c0_0 .net "EX1_ALU_OPER2", 31 0, L_0000027675a5b2a0;  alias, 1 drivers
v00000276759bd760_0 .net "EX1_PC", 31 0, v00000276759bea20_0;  alias, 1 drivers
v00000276759bd800_0 .net "EX1_PFC_to_IF", 31 0, L_00000276759f3420;  alias, 1 drivers
v00000276759bda80_0 .net "EX1_forward_to_B", 31 0, v00000276759bc680_0;  alias, 1 drivers
v00000276759bfe20_0 .net "EX1_is_beq", 0 0, v00000276759bed40_0;  alias, 1 drivers
v00000276759c03c0_0 .net "EX1_is_bne", 0 0, v00000276759bccc0_0;  alias, 1 drivers
v00000276759bf1a0_0 .net "EX1_is_jal", 0 0, v00000276759bcb80_0;  alias, 1 drivers
v00000276759c01e0_0 .net "EX1_is_jr", 0 0, v00000276759bcd60_0;  alias, 1 drivers
v00000276759c0000_0 .net "EX1_is_oper2_immed", 0 0, v00000276759bdb20_0;  alias, 1 drivers
v00000276759befc0_0 .net "EX1_memread", 0 0, v00000276759bd9e0_0;  alias, 1 drivers
v00000276759bf880_0 .net "EX1_memwrite", 0 0, v00000276759bcea0_0;  alias, 1 drivers
v00000276759bfb00_0 .net "EX1_opcode", 11 0, v00000276759beca0_0;  alias, 1 drivers
v00000276759bf060_0 .net "EX1_predicted", 0 0, v00000276759bc860_0;  alias, 1 drivers
v00000276759bf740_0 .net "EX1_rd_ind", 4 0, v00000276759be980_0;  alias, 1 drivers
v00000276759bff60_0 .net "EX1_rd_indzero", 0 0, v00000276759bd940_0;  alias, 1 drivers
v00000276759bf100_0 .net "EX1_regwrite", 0 0, v00000276759bd300_0;  alias, 1 drivers
v00000276759bfa60_0 .net "EX1_rs1", 31 0, v00000276759bdee0_0;  alias, 1 drivers
v00000276759bf920_0 .net "EX1_rs1_ind", 4 0, v00000276759bd620_0;  alias, 1 drivers
v00000276759bfec0_0 .net "EX1_rs2_ind", 4 0, v00000276759bdda0_0;  alias, 1 drivers
v00000276759bf420_0 .net "EX1_rs2_out", 31 0, L_0000027675a5ac80;  alias, 1 drivers
v00000276759bfce0_0 .var "EX2_ALU_OPER1", 31 0;
v00000276759bf240_0 .var "EX2_ALU_OPER2", 31 0;
v00000276759bfba0_0 .var "EX2_PC", 31 0;
v00000276759bf7e0_0 .var "EX2_PFC_to_IF", 31 0;
v00000276759bf9c0_0 .var "EX2_forward_to_B", 31 0;
v00000276759bf2e0_0 .var "EX2_is_beq", 0 0;
v00000276759c0460_0 .var "EX2_is_bne", 0 0;
v00000276759bf380_0 .var "EX2_is_jal", 0 0;
v00000276759bfc40_0 .var "EX2_is_jr", 0 0;
v00000276759bf4c0_0 .var "EX2_is_oper2_immed", 0 0;
v00000276759bfd80_0 .var "EX2_memread", 0 0;
v00000276759bf560_0 .var "EX2_memwrite", 0 0;
v00000276759c00a0_0 .var "EX2_opcode", 11 0;
v00000276759bf600_0 .var "EX2_predicted", 0 0;
v00000276759bf6a0_0 .var "EX2_rd_ind", 4 0;
v00000276759c0140_0 .var "EX2_rd_indzero", 0 0;
v00000276759c0280_0 .var "EX2_regwrite", 0 0;
v00000276759c0320_0 .var "EX2_rs1", 31 0;
v00000276759bede0_0 .var "EX2_rs1_ind", 4 0;
v00000276759bee80_0 .var "EX2_rs2_ind", 4 0;
v00000276759bef20_0 .var "EX2_rs2_out", 31 0;
v00000276759c7130_0 .net "FLUSH", 0 0, v00000276759c6910_0;  alias, 1 drivers
v00000276759c6690_0 .net "clk", 0 0, L_0000027675a5aa50;  1 drivers
v00000276759c7a90_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
E_0000027675948570 .event posedge, v00000276759aeb80_0, v00000276759c6690_0;
S_00000276759bb3d0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000276759c90a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759c90d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759c9110 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759c9148 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759c9180 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759c91b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759c91f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759c9228 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759c9260 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759c9298 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759c92d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759c9308 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759c9340 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759c9378 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759c93b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759c93e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759c9420 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759c9458 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759c9490 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759c94c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759c9500 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759c9538 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759c9570 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759c95a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759c95e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000276759f5440 .functor OR 1, L_00000276759ee740, L_00000276759ee7e0, C4<0>, C4<0>;
L_00000276759f5c90 .functor AND 1, L_00000276759f5440, L_00000276759f50c0, C4<1>, C4<1>;
L_00000276759f4cd0 .functor OR 1, L_00000276759ee740, L_00000276759ee7e0, C4<0>, C4<0>;
L_00000276759f5b40 .functor AND 1, L_00000276759f4cd0, L_00000276759f50c0, C4<1>, C4<1>;
L_00000276759f4d40 .functor OR 1, L_00000276759ee740, L_00000276759ee7e0, C4<0>, C4<0>;
L_00000276759f56e0 .functor AND 1, L_00000276759f4d40, v00000276759c7630_0, C4<1>, C4<1>;
v00000276759c5010_0 .net "EX1_memread", 0 0, v00000276759bd9e0_0;  alias, 1 drivers
v00000276759c4570_0 .net "EX1_opcode", 11 0, v00000276759beca0_0;  alias, 1 drivers
v00000276759c5150_0 .net "EX1_rd_ind", 4 0, v00000276759be980_0;  alias, 1 drivers
v00000276759c4610_0 .net "EX1_rd_indzero", 0 0, v00000276759bd940_0;  alias, 1 drivers
v00000276759c4430_0 .net "EX2_memread", 0 0, v00000276759bfd80_0;  alias, 1 drivers
v00000276759c5650_0 .net "EX2_opcode", 11 0, v00000276759c00a0_0;  alias, 1 drivers
v00000276759c5290_0 .net "EX2_rd_ind", 4 0, v00000276759bf6a0_0;  alias, 1 drivers
v00000276759c4890_0 .net "EX2_rd_indzero", 0 0, v00000276759c0140_0;  alias, 1 drivers
v00000276759c5a10_0 .net "ID_EX1_flush", 0 0, v00000276759c64b0_0;  alias, 1 drivers
v00000276759c5d30_0 .net "ID_EX2_flush", 0 0, v00000276759c6910_0;  alias, 1 drivers
v00000276759c38f0_0 .net "ID_is_beq", 0 0, L_00000276759ee740;  alias, 1 drivers
v00000276759c5790_0 .net "ID_is_bne", 0 0, L_00000276759ee7e0;  alias, 1 drivers
v00000276759c46b0_0 .net "ID_is_j", 0 0, L_00000276759f2340;  alias, 1 drivers
v00000276759c4250_0 .net "ID_is_jal", 0 0, L_00000276759f0ea0;  alias, 1 drivers
v00000276759c5dd0_0 .net "ID_is_jr", 0 0, L_00000276759ee880;  alias, 1 drivers
v00000276759c4a70_0 .net "ID_opcode", 11 0, v00000276759db380_0;  alias, 1 drivers
v00000276759c3c10_0 .net "ID_rs1_ind", 4 0, v00000276759db2e0_0;  alias, 1 drivers
v00000276759c4930_0 .net "ID_rs2_ind", 4 0, v00000276759dc6e0_0;  alias, 1 drivers
v00000276759c5970_0 .net "IF_ID_flush", 0 0, v00000276759c8990_0;  alias, 1 drivers
v00000276759c5470_0 .net "IF_ID_write", 0 0, v00000276759c8c10_0;  alias, 1 drivers
v00000276759c5ab0_0 .net "PC_src", 2 0, L_00000276759ef640;  alias, 1 drivers
v00000276759c3b70_0 .net "PFC_to_EX", 31 0, L_00000276759eef60;  alias, 1 drivers
v00000276759c5bf0_0 .net "PFC_to_IF", 31 0, L_00000276759eeec0;  alias, 1 drivers
v00000276759c4750_0 .net "WB_rd_ind", 4 0, v00000276759d69c0_0;  alias, 1 drivers
v00000276759c3e90_0 .net "Wrong_prediction", 0 0, L_0000027675a5bb60;  alias, 1 drivers
v00000276759c49d0_0 .net *"_ivl_11", 0 0, L_00000276759f5b40;  1 drivers
v00000276759c5330_0 .net *"_ivl_13", 9 0, L_00000276759eee20;  1 drivers
v00000276759c3cb0_0 .net *"_ivl_15", 9 0, L_00000276759ef320;  1 drivers
v00000276759c5e70_0 .net *"_ivl_16", 9 0, L_00000276759eec40;  1 drivers
v00000276759c53d0_0 .net *"_ivl_19", 9 0, L_00000276759f0860;  1 drivers
v00000276759c4d90_0 .net *"_ivl_20", 9 0, L_00000276759f0c20;  1 drivers
v00000276759c5830_0 .net *"_ivl_25", 0 0, L_00000276759f4d40;  1 drivers
v00000276759c55b0_0 .net *"_ivl_27", 0 0, L_00000276759f56e0;  1 drivers
v00000276759c5510_0 .net *"_ivl_29", 9 0, L_00000276759ee920;  1 drivers
v00000276759c3990_0 .net *"_ivl_3", 0 0, L_00000276759f5440;  1 drivers
L_0000027675a101f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000276759c3f30_0 .net/2u *"_ivl_30", 9 0, L_0000027675a101f0;  1 drivers
v00000276759c56f0_0 .net *"_ivl_32", 9 0, L_00000276759f0040;  1 drivers
v00000276759c3d50_0 .net *"_ivl_35", 9 0, L_00000276759efb40;  1 drivers
v00000276759c5c90_0 .net *"_ivl_37", 9 0, L_00000276759f0680;  1 drivers
v00000276759c58d0_0 .net *"_ivl_38", 9 0, L_00000276759eea60;  1 drivers
v00000276759c5b50_0 .net *"_ivl_40", 9 0, L_00000276759f0900;  1 drivers
L_0000027675a10238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759c50b0_0 .net/2s *"_ivl_45", 21 0, L_0000027675a10238;  1 drivers
L_0000027675a10280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759c3df0_0 .net/2s *"_ivl_50", 21 0, L_0000027675a10280;  1 drivers
v00000276759c47f0_0 .net *"_ivl_9", 0 0, L_00000276759f4cd0;  1 drivers
v00000276759c5f10_0 .net "clk", 0 0, L_000002767592b770;  alias, 1 drivers
v00000276759c51f0_0 .net "forward_to_B", 31 0, L_00000276759f0400;  alias, 1 drivers
v00000276759c3ad0_0 .net "imm", 31 0, v00000276759c3530_0;  1 drivers
v00000276759c3fd0_0 .net "inst", 31 0, v00000276759c4ed0_0;  alias, 1 drivers
v00000276759c5fb0_0 .net "is_branch_and_taken", 0 0, L_00000276759f5c90;  alias, 1 drivers
v00000276759c6050_0 .net "is_oper2_immed", 0 0, L_00000276759f41e0;  alias, 1 drivers
v00000276759c3a30_0 .net "mem_read", 0 0, L_00000276759f1a80;  alias, 1 drivers
v00000276759c4070_0 .net "mem_write", 0 0, L_00000276759f2c00;  alias, 1 drivers
v00000276759c4110_0 .net "pc", 31 0, v00000276759c4f70_0;  alias, 1 drivers
v00000276759c41b0_0 .net "pc_write", 0 0, v00000276759c8e90_0;  alias, 1 drivers
v00000276759c42f0_0 .net "predicted", 0 0, L_00000276759f50c0;  1 drivers
v00000276759c4390_0 .net "predicted_to_EX", 0 0, v00000276759c7630_0;  alias, 1 drivers
v00000276759c4b10_0 .net "reg_write", 0 0, L_00000276759f19e0;  alias, 1 drivers
v00000276759c44d0_0 .net "reg_write_from_wb", 0 0, v00000276759d6380_0;  alias, 1 drivers
v00000276759c4bb0_0 .net "rs1", 31 0, v00000276759c37b0_0;  alias, 1 drivers
v00000276759c4c50_0 .net "rs2", 31 0, v00000276759c3850_0;  alias, 1 drivers
v00000276759c4cf0_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
v00000276759c4e30_0 .net "wr_reg_data", 31 0, L_0000027675a6e780;  alias, 1 drivers
L_00000276759f0400 .functor MUXZ 32, v00000276759c3850_0, v00000276759c3530_0, L_00000276759f41e0, C4<>;
L_00000276759eee20 .part v00000276759c4f70_0, 0, 10;
L_00000276759ef320 .part v00000276759c4ed0_0, 0, 10;
L_00000276759eec40 .arith/sum 10, L_00000276759eee20, L_00000276759ef320;
L_00000276759f0860 .part v00000276759c4ed0_0, 0, 10;
L_00000276759f0c20 .functor MUXZ 10, L_00000276759f0860, L_00000276759eec40, L_00000276759f5b40, C4<>;
L_00000276759ee920 .part v00000276759c4f70_0, 0, 10;
L_00000276759f0040 .arith/sum 10, L_00000276759ee920, L_0000027675a101f0;
L_00000276759efb40 .part v00000276759c4f70_0, 0, 10;
L_00000276759f0680 .part v00000276759c4ed0_0, 0, 10;
L_00000276759eea60 .arith/sum 10, L_00000276759efb40, L_00000276759f0680;
L_00000276759f0900 .functor MUXZ 10, L_00000276759eea60, L_00000276759f0040, L_00000276759f56e0, C4<>;
L_00000276759eeec0 .concat8 [ 10 22 0 0], L_00000276759f0c20, L_0000027675a10238;
L_00000276759eef60 .concat8 [ 10 22 0 0], L_00000276759f0900, L_0000027675a10280;
S_00000276759bc050 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000276759bb3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000276759c9620 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759c9658 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759c9690 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759c96c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759c9700 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759c9738 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759c9770 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759c97a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759c97e0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759c9818 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759c9850 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759c9888 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759c98c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759c98f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759c9930 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759c9968 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759c99a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759c99d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759c9a10 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759c9a48 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759c9a80 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759c9ab8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759c9af0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759c9b28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759c9b60 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000276759f44f0 .functor OR 1, L_00000276759f50c0, L_00000276759f0ae0, C4<0>, C4<0>;
L_00000276759f5750 .functor OR 1, L_00000276759f44f0, L_00000276759f04a0, C4<0>, C4<0>;
v00000276759c73b0_0 .net "EX1_opcode", 11 0, v00000276759beca0_0;  alias, 1 drivers
v00000276759c83f0_0 .net "EX2_opcode", 11 0, v00000276759c00a0_0;  alias, 1 drivers
v00000276759c8350_0 .net "ID_opcode", 11 0, v00000276759db380_0;  alias, 1 drivers
v00000276759c69b0_0 .net "PC_src", 2 0, L_00000276759ef640;  alias, 1 drivers
v00000276759c7d10_0 .net "Wrong_prediction", 0 0, L_0000027675a5bb60;  alias, 1 drivers
L_0000027675a103e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000276759c6ff0_0 .net/2u *"_ivl_0", 2 0, L_0000027675a103e8;  1 drivers
v00000276759c7450_0 .net *"_ivl_10", 0 0, L_00000276759f0a40;  1 drivers
L_0000027675a10508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000276759c6550_0 .net/2u *"_ivl_12", 2 0, L_0000027675a10508;  1 drivers
L_0000027675a10550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000276759c82b0_0 .net/2u *"_ivl_14", 11 0, L_0000027675a10550;  1 drivers
v00000276759c76d0_0 .net *"_ivl_16", 0 0, L_00000276759f0ae0;  1 drivers
v00000276759c7770_0 .net *"_ivl_19", 0 0, L_00000276759f44f0;  1 drivers
L_0000027675a10430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000276759c7810_0 .net/2u *"_ivl_2", 11 0, L_0000027675a10430;  1 drivers
L_0000027675a10598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000276759c65f0_0 .net/2u *"_ivl_20", 11 0, L_0000027675a10598;  1 drivers
v00000276759c7f90_0 .net *"_ivl_22", 0 0, L_00000276759f04a0;  1 drivers
v00000276759c7ef0_0 .net *"_ivl_25", 0 0, L_00000276759f5750;  1 drivers
L_0000027675a105e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000276759c78b0_0 .net/2u *"_ivl_26", 2 0, L_0000027675a105e0;  1 drivers
L_0000027675a10628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000276759c7db0_0 .net/2u *"_ivl_28", 2 0, L_0000027675a10628;  1 drivers
v00000276759c8030_0 .net *"_ivl_30", 2 0, L_00000276759ef3c0;  1 drivers
v00000276759c6d70_0 .net *"_ivl_32", 2 0, L_00000276759f0b80;  1 drivers
v00000276759c80d0_0 .net *"_ivl_34", 2 0, L_00000276759ef5a0;  1 drivers
v00000276759c8170_0 .net *"_ivl_4", 0 0, L_00000276759f0180;  1 drivers
L_0000027675a10478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000276759c8210_0 .net/2u *"_ivl_6", 2 0, L_0000027675a10478;  1 drivers
L_0000027675a104c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000276759c6e10_0 .net/2u *"_ivl_8", 11 0, L_0000027675a104c0;  1 drivers
v00000276759c60f0_0 .net "clk", 0 0, L_000002767592b770;  alias, 1 drivers
v00000276759c8490_0 .net "predicted", 0 0, L_00000276759f50c0;  alias, 1 drivers
v00000276759c6eb0_0 .net "predicted_to_EX", 0 0, v00000276759c7630_0;  alias, 1 drivers
v00000276759c6a50_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
v00000276759c8530_0 .net "state", 1 0, v00000276759c7c70_0;  1 drivers
L_00000276759f0180 .cmp/eq 12, v00000276759db380_0, L_0000027675a10430;
L_00000276759f0a40 .cmp/eq 12, v00000276759beca0_0, L_0000027675a104c0;
L_00000276759f0ae0 .cmp/eq 12, v00000276759db380_0, L_0000027675a10550;
L_00000276759f04a0 .cmp/eq 12, v00000276759db380_0, L_0000027675a10598;
L_00000276759ef3c0 .functor MUXZ 3, L_0000027675a10628, L_0000027675a105e0, L_00000276759f5750, C4<>;
L_00000276759f0b80 .functor MUXZ 3, L_00000276759ef3c0, L_0000027675a10508, L_00000276759f0a40, C4<>;
L_00000276759ef5a0 .functor MUXZ 3, L_00000276759f0b80, L_0000027675a10478, L_00000276759f0180, C4<>;
L_00000276759ef640 .functor MUXZ 3, L_00000276759ef5a0, L_0000027675a103e8, L_0000027675a5bb60, C4<>;
S_00000276759ba750 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000276759bc050;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000276759c9ba0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759c9bd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759c9c10 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759c9c48 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759c9c80 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759c9cb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759c9cf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759c9d28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759c9d60 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759c9d98 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759c9dd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759c9e08 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759c9e40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759c9e78 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759c9eb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759c9ee8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759c9f20 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759c9f58 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759c9f90 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759c9fc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759ca000 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759ca038 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759ca070 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759ca0a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759ca0e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000276759f4db0 .functor OR 1, L_00000276759f00e0, L_00000276759f0540, C4<0>, C4<0>;
L_00000276759f5bb0 .functor OR 1, L_00000276759eeba0, L_00000276759eece0, C4<0>, C4<0>;
L_00000276759f52f0 .functor AND 1, L_00000276759f4db0, L_00000276759f5bb0, C4<1>, C4<1>;
L_00000276759f5050 .functor NOT 1, L_00000276759f52f0, C4<0>, C4<0>, C4<0>;
L_00000276759f5c20 .functor OR 1, v00000276759edf20_0, L_00000276759f5050, C4<0>, C4<0>;
L_00000276759f50c0 .functor NOT 1, L_00000276759f5c20, C4<0>, C4<0>, C4<0>;
v00000276759c71d0_0 .net "EX_opcode", 11 0, v00000276759c00a0_0;  alias, 1 drivers
v00000276759c85d0_0 .net "ID_opcode", 11 0, v00000276759db380_0;  alias, 1 drivers
v00000276759c79f0_0 .net "Wrong_prediction", 0 0, L_0000027675a5bb60;  alias, 1 drivers
L_0000027675a102c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000276759c7270_0 .net/2u *"_ivl_0", 11 0, L_0000027675a102c8;  1 drivers
L_0000027675a10358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000276759c74f0_0 .net/2u *"_ivl_10", 1 0, L_0000027675a10358;  1 drivers
v00000276759c6730_0 .net *"_ivl_12", 0 0, L_00000276759eeba0;  1 drivers
L_0000027675a103a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000276759c7b30_0 .net/2u *"_ivl_14", 1 0, L_0000027675a103a0;  1 drivers
v00000276759c6190_0 .net *"_ivl_16", 0 0, L_00000276759eece0;  1 drivers
v00000276759c6f50_0 .net *"_ivl_19", 0 0, L_00000276759f5bb0;  1 drivers
v00000276759c6870_0 .net *"_ivl_2", 0 0, L_00000276759f00e0;  1 drivers
v00000276759c7bd0_0 .net *"_ivl_21", 0 0, L_00000276759f52f0;  1 drivers
v00000276759c7590_0 .net *"_ivl_22", 0 0, L_00000276759f5050;  1 drivers
v00000276759c7310_0 .net *"_ivl_25", 0 0, L_00000276759f5c20;  1 drivers
L_0000027675a10310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000276759c6cd0_0 .net/2u *"_ivl_4", 11 0, L_0000027675a10310;  1 drivers
v00000276759c7950_0 .net *"_ivl_6", 0 0, L_00000276759f0540;  1 drivers
v00000276759c67d0_0 .net *"_ivl_9", 0 0, L_00000276759f4db0;  1 drivers
v00000276759c8670_0 .net "clk", 0 0, L_000002767592b770;  alias, 1 drivers
v00000276759c7e50_0 .net "predicted", 0 0, L_00000276759f50c0;  alias, 1 drivers
v00000276759c7630_0 .var "predicted_to_EX", 0 0;
v00000276759c8850_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
v00000276759c7c70_0 .var "state", 1 0;
E_00000276759485f0 .event posedge, v00000276759c8670_0, v00000276759aeb80_0;
L_00000276759f00e0 .cmp/eq 12, v00000276759db380_0, L_0000027675a102c8;
L_00000276759f0540 .cmp/eq 12, v00000276759db380_0, L_0000027675a10310;
L_00000276759eeba0 .cmp/eq 2, v00000276759c7c70_0, L_0000027675a10358;
L_00000276759eece0 .cmp/eq 2, v00000276759c7c70_0, L_0000027675a103a0;
S_00000276759bba10 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000276759bb3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000276759cc130 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759cc168 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759cc1a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759cc1d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759cc210 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759cc248 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759cc280 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759cc2b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759cc2f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759cc328 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759cc360 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759cc398 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759cc3d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759cc408 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759cc440 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759cc478 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759cc4b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759cc4e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759cc520 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759cc558 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759cc590 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759cc5c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759cc600 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759cc638 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759cc670 .param/l "xori" 0 9 12, C4<001110000000>;
v00000276759c8710_0 .net "EX1_memread", 0 0, v00000276759bd9e0_0;  alias, 1 drivers
v00000276759c6410_0 .net "EX1_rd_ind", 4 0, v00000276759be980_0;  alias, 1 drivers
v00000276759c87b0_0 .net "EX1_rd_indzero", 0 0, v00000276759bd940_0;  alias, 1 drivers
v00000276759c6230_0 .net "EX2_memread", 0 0, v00000276759bfd80_0;  alias, 1 drivers
v00000276759c62d0_0 .net "EX2_rd_ind", 4 0, v00000276759bf6a0_0;  alias, 1 drivers
v00000276759c6370_0 .net "EX2_rd_indzero", 0 0, v00000276759c0140_0;  alias, 1 drivers
v00000276759c64b0_0 .var "ID_EX1_flush", 0 0;
v00000276759c6910_0 .var "ID_EX2_flush", 0 0;
v00000276759c6af0_0 .net "ID_opcode", 11 0, v00000276759db380_0;  alias, 1 drivers
v00000276759c6b90_0 .net "ID_rs1_ind", 4 0, v00000276759db2e0_0;  alias, 1 drivers
v00000276759c6c30_0 .net "ID_rs2_ind", 4 0, v00000276759dc6e0_0;  alias, 1 drivers
v00000276759c8c10_0 .var "IF_ID_Write", 0 0;
v00000276759c8990_0 .var "IF_ID_flush", 0 0;
v00000276759c8e90_0 .var "PC_Write", 0 0;
v00000276759c8f30_0 .net "Wrong_prediction", 0 0, L_0000027675a5bb60;  alias, 1 drivers
E_0000027675947ff0/0 .event anyedge, v00000276759b4170_0, v00000276759bd9e0_0, v00000276759bd940_0, v00000276759bc720_0;
E_0000027675947ff0/1 .event anyedge, v00000276759be980_0, v00000276759bd3a0_0, v00000276758d2140_0, v00000276759c0140_0;
E_0000027675947ff0/2 .event anyedge, v00000276759aeae0_0, v00000276759be480_0;
E_0000027675947ff0 .event/or E_0000027675947ff0/0, E_0000027675947ff0/1, E_0000027675947ff0/2;
S_00000276759ba8e0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000276759bb3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000276759cc6b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759cc6e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759cc720 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759cc758 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759cc790 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759cc7c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759cc800 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759cc838 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759cc870 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759cc8a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759cc8e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759cc918 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759cc950 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759cc988 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759cc9c0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759cc9f8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759cca30 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759cca68 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759ccaa0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759ccad8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759ccb10 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759ccb48 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759ccb80 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759ccbb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759ccbf0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000276759f5d00 .functor OR 1, L_00000276759ef6e0, L_00000276759f0cc0, C4<0>, C4<0>;
L_00000276759f5830 .functor OR 1, L_00000276759f5d00, L_00000276759ef780, C4<0>, C4<0>;
L_00000276759f5590 .functor OR 1, L_00000276759f5830, L_00000276759ef820, C4<0>, C4<0>;
L_00000276759f58a0 .functor OR 1, L_00000276759f5590, L_00000276759ee560, C4<0>, C4<0>;
L_00000276759f4f00 .functor OR 1, L_00000276759f58a0, L_00000276759efa00, C4<0>, C4<0>;
L_00000276759f4aa0 .functor OR 1, L_00000276759f4f00, L_00000276759efbe0, C4<0>, C4<0>;
L_00000276759f4170 .functor OR 1, L_00000276759f4aa0, L_00000276759ee600, C4<0>, C4<0>;
L_00000276759f41e0 .functor OR 1, L_00000276759f4170, L_00000276759ee6a0, C4<0>, C4<0>;
L_00000276759f4f70 .functor OR 1, L_00000276759f2ac0, L_00000276759f3240, C4<0>, C4<0>;
L_00000276759f4560 .functor OR 1, L_00000276759f4f70, L_00000276759f2020, C4<0>, C4<0>;
L_00000276759f4e20 .functor OR 1, L_00000276759f4560, L_00000276759f1c60, C4<0>, C4<0>;
L_00000276759f42c0 .functor OR 1, L_00000276759f4e20, L_00000276759f20c0, C4<0>, C4<0>;
v00000276759c8a30_0 .net "ID_opcode", 11 0, v00000276759db380_0;  alias, 1 drivers
L_0000027675a10670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000276759c8b70_0 .net/2u *"_ivl_0", 11 0, L_0000027675a10670;  1 drivers
L_0000027675a10700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000276759c8ad0_0 .net/2u *"_ivl_10", 11 0, L_0000027675a10700;  1 drivers
L_0000027675a10bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000276759c8df0_0 .net/2u *"_ivl_102", 11 0, L_0000027675a10bc8;  1 drivers
L_0000027675a10c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000276759c8cb0_0 .net/2u *"_ivl_106", 11 0, L_0000027675a10c10;  1 drivers
v00000276759c8d50_0 .net *"_ivl_12", 0 0, L_00000276759ef780;  1 drivers
v00000276759c8fd0_0 .net *"_ivl_15", 0 0, L_00000276759f5830;  1 drivers
L_0000027675a10748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000276759c88f0_0 .net/2u *"_ivl_16", 11 0, L_0000027675a10748;  1 drivers
v00000276759c1c30_0 .net *"_ivl_18", 0 0, L_00000276759ef820;  1 drivers
v00000276759c2a90_0 .net *"_ivl_2", 0 0, L_00000276759ef6e0;  1 drivers
v00000276759c12d0_0 .net *"_ivl_21", 0 0, L_00000276759f5590;  1 drivers
L_0000027675a10790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000276759c1550_0 .net/2u *"_ivl_22", 11 0, L_0000027675a10790;  1 drivers
v00000276759c24f0_0 .net *"_ivl_24", 0 0, L_00000276759ee560;  1 drivers
v00000276759c1ff0_0 .net *"_ivl_27", 0 0, L_00000276759f58a0;  1 drivers
L_0000027675a107d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000276759c2090_0 .net/2u *"_ivl_28", 11 0, L_0000027675a107d8;  1 drivers
v00000276759c29f0_0 .net *"_ivl_30", 0 0, L_00000276759efa00;  1 drivers
v00000276759c28b0_0 .net *"_ivl_33", 0 0, L_00000276759f4f00;  1 drivers
L_0000027675a10820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759c2630_0 .net/2u *"_ivl_34", 11 0, L_0000027675a10820;  1 drivers
v00000276759c35d0_0 .net *"_ivl_36", 0 0, L_00000276759efbe0;  1 drivers
v00000276759c2bd0_0 .net *"_ivl_39", 0 0, L_00000276759f4aa0;  1 drivers
L_0000027675a106b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000276759c2450_0 .net/2u *"_ivl_4", 11 0, L_0000027675a106b8;  1 drivers
L_0000027675a10868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000276759c2b30_0 .net/2u *"_ivl_40", 11 0, L_0000027675a10868;  1 drivers
v00000276759c2590_0 .net *"_ivl_42", 0 0, L_00000276759ee600;  1 drivers
v00000276759c23b0_0 .net *"_ivl_45", 0 0, L_00000276759f4170;  1 drivers
L_0000027675a108b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000276759c1910_0 .net/2u *"_ivl_46", 11 0, L_0000027675a108b0;  1 drivers
v00000276759c33f0_0 .net *"_ivl_48", 0 0, L_00000276759ee6a0;  1 drivers
L_0000027675a108f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000276759c26d0_0 .net/2u *"_ivl_52", 11 0, L_0000027675a108f8;  1 drivers
L_0000027675a10940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000276759c2130_0 .net/2u *"_ivl_56", 11 0, L_0000027675a10940;  1 drivers
v00000276759c1d70_0 .net *"_ivl_6", 0 0, L_00000276759f0cc0;  1 drivers
L_0000027675a10988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000276759c2c70_0 .net/2u *"_ivl_60", 11 0, L_0000027675a10988;  1 drivers
L_0000027675a109d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000276759c1f50_0 .net/2u *"_ivl_64", 11 0, L_0000027675a109d0;  1 drivers
L_0000027675a10a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000276759c2770_0 .net/2u *"_ivl_68", 11 0, L_0000027675a10a18;  1 drivers
L_0000027675a10a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000276759c2810_0 .net/2u *"_ivl_72", 11 0, L_0000027675a10a60;  1 drivers
v00000276759c1730_0 .net *"_ivl_74", 0 0, L_00000276759f2ac0;  1 drivers
L_0000027675a10aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000276759c2d10_0 .net/2u *"_ivl_76", 11 0, L_0000027675a10aa8;  1 drivers
v00000276759c21d0_0 .net *"_ivl_78", 0 0, L_00000276759f3240;  1 drivers
v00000276759c2270_0 .net *"_ivl_81", 0 0, L_00000276759f4f70;  1 drivers
L_0000027675a10af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000276759c2950_0 .net/2u *"_ivl_82", 11 0, L_0000027675a10af0;  1 drivers
v00000276759c1eb0_0 .net *"_ivl_84", 0 0, L_00000276759f2020;  1 drivers
v00000276759c2db0_0 .net *"_ivl_87", 0 0, L_00000276759f4560;  1 drivers
L_0000027675a10b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000276759c10f0_0 .net/2u *"_ivl_88", 11 0, L_0000027675a10b38;  1 drivers
v00000276759c2e50_0 .net *"_ivl_9", 0 0, L_00000276759f5d00;  1 drivers
v00000276759c1e10_0 .net *"_ivl_90", 0 0, L_00000276759f1c60;  1 drivers
v00000276759c1410_0 .net *"_ivl_93", 0 0, L_00000276759f4e20;  1 drivers
L_0000027675a10b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000276759c2ef0_0 .net/2u *"_ivl_94", 11 0, L_0000027675a10b80;  1 drivers
v00000276759c1cd0_0 .net *"_ivl_96", 0 0, L_00000276759f20c0;  1 drivers
v00000276759c2f90_0 .net *"_ivl_99", 0 0, L_00000276759f42c0;  1 drivers
v00000276759c3030_0 .net "is_beq", 0 0, L_00000276759ee740;  alias, 1 drivers
v00000276759c2310_0 .net "is_bne", 0 0, L_00000276759ee7e0;  alias, 1 drivers
v00000276759c3210_0 .net "is_j", 0 0, L_00000276759f2340;  alias, 1 drivers
v00000276759c30d0_0 .net "is_jal", 0 0, L_00000276759f0ea0;  alias, 1 drivers
v00000276759c3170_0 .net "is_jr", 0 0, L_00000276759ee880;  alias, 1 drivers
v00000276759c32b0_0 .net "is_oper2_immed", 0 0, L_00000276759f41e0;  alias, 1 drivers
v00000276759c1b90_0 .net "memread", 0 0, L_00000276759f1a80;  alias, 1 drivers
v00000276759c3350_0 .net "memwrite", 0 0, L_00000276759f2c00;  alias, 1 drivers
v00000276759c3490_0 .net "regwrite", 0 0, L_00000276759f19e0;  alias, 1 drivers
L_00000276759ef6e0 .cmp/eq 12, v00000276759db380_0, L_0000027675a10670;
L_00000276759f0cc0 .cmp/eq 12, v00000276759db380_0, L_0000027675a106b8;
L_00000276759ef780 .cmp/eq 12, v00000276759db380_0, L_0000027675a10700;
L_00000276759ef820 .cmp/eq 12, v00000276759db380_0, L_0000027675a10748;
L_00000276759ee560 .cmp/eq 12, v00000276759db380_0, L_0000027675a10790;
L_00000276759efa00 .cmp/eq 12, v00000276759db380_0, L_0000027675a107d8;
L_00000276759efbe0 .cmp/eq 12, v00000276759db380_0, L_0000027675a10820;
L_00000276759ee600 .cmp/eq 12, v00000276759db380_0, L_0000027675a10868;
L_00000276759ee6a0 .cmp/eq 12, v00000276759db380_0, L_0000027675a108b0;
L_00000276759ee740 .cmp/eq 12, v00000276759db380_0, L_0000027675a108f8;
L_00000276759ee7e0 .cmp/eq 12, v00000276759db380_0, L_0000027675a10940;
L_00000276759ee880 .cmp/eq 12, v00000276759db380_0, L_0000027675a10988;
L_00000276759f0ea0 .cmp/eq 12, v00000276759db380_0, L_0000027675a109d0;
L_00000276759f2340 .cmp/eq 12, v00000276759db380_0, L_0000027675a10a18;
L_00000276759f2ac0 .cmp/eq 12, v00000276759db380_0, L_0000027675a10a60;
L_00000276759f3240 .cmp/eq 12, v00000276759db380_0, L_0000027675a10aa8;
L_00000276759f2020 .cmp/eq 12, v00000276759db380_0, L_0000027675a10af0;
L_00000276759f1c60 .cmp/eq 12, v00000276759db380_0, L_0000027675a10b38;
L_00000276759f20c0 .cmp/eq 12, v00000276759db380_0, L_0000027675a10b80;
L_00000276759f19e0 .reduce/nor L_00000276759f42c0;
L_00000276759f1a80 .cmp/eq 12, v00000276759db380_0, L_0000027675a10bc8;
L_00000276759f2c00 .cmp/eq 12, v00000276759db380_0, L_0000027675a10c10;
S_00000276759bbba0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000276759bb3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000276759d4c40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759d4c78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759d4cb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759d4ce8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759d4d20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759d4d58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759d4d90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759d4dc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759d4e00 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759d4e38 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759d4e70 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759d4ea8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759d4ee0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759d4f18 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759d4f50 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759d4f88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759d4fc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759d4ff8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759d5030 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759d5068 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759d50a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759d50d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759d5110 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759d5148 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759d5180 .param/l "xori" 0 9 12, C4<001110000000>;
v00000276759c3530_0 .var "Immed", 31 0;
v00000276759c1370_0 .net "Inst", 31 0, v00000276759c4ed0_0;  alias, 1 drivers
v00000276759c14b0_0 .net "opcode", 11 0, v00000276759db380_0;  alias, 1 drivers
E_00000276759483f0 .event anyedge, v00000276759be480_0, v00000276759c1370_0;
S_00000276759bac00 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000276759bb3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000276759c37b0_0 .var "Read_data1", 31 0;
v00000276759c3850_0 .var "Read_data2", 31 0;
v00000276759c1190_0 .net "Read_reg1", 4 0, v00000276759db2e0_0;  alias, 1 drivers
v00000276759c1230_0 .net "Read_reg2", 4 0, v00000276759dc6e0_0;  alias, 1 drivers
v00000276759c15f0_0 .net "Write_data", 31 0, L_0000027675a6e780;  alias, 1 drivers
v00000276759c1690_0 .net "Write_en", 0 0, v00000276759d6380_0;  alias, 1 drivers
v00000276759c17d0_0 .net "Write_reg", 4 0, v00000276759d69c0_0;  alias, 1 drivers
v00000276759c1af0_0 .net "clk", 0 0, L_000002767592b770;  alias, 1 drivers
v00000276759c1870_0 .var/i "i", 31 0;
v00000276759c19b0 .array "reg_file", 0 31, 31 0;
v00000276759c1a50_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
E_0000027675947af0 .event posedge, v00000276759c8670_0;
S_00000276759bb6f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000276759bac00;
 .timescale 0 0;
v00000276759c3710_0 .var/i "i", 31 0;
S_00000276759bb880 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000276759d51c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759d51f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759d5230 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759d5268 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759d52a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759d52d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759d5310 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759d5348 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759d5380 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759d53b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759d53f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759d5428 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759d5460 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759d5498 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759d54d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759d5508 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759d5540 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759d5578 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759d55b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759d55e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759d5620 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759d5658 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759d5690 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759d56c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759d5700 .param/l "xori" 0 9 12, C4<001110000000>;
v00000276759c4ed0_0 .var "ID_INST", 31 0;
v00000276759c4f70_0 .var "ID_PC", 31 0;
v00000276759db380_0 .var "ID_opcode", 11 0;
v00000276759dc460_0 .var "ID_rd_ind", 4 0;
v00000276759db2e0_0 .var "ID_rs1_ind", 4 0;
v00000276759dc6e0_0 .var "ID_rs2_ind", 4 0;
v00000276759db1a0_0 .net "IF_FLUSH", 0 0, v00000276759c8990_0;  alias, 1 drivers
v00000276759dbd80_0 .net "IF_INST", 31 0, L_00000276759f5ad0;  alias, 1 drivers
v00000276759dc820_0 .net "IF_PC", 31 0, v00000276759dade0_0;  alias, 1 drivers
v00000276759dc780_0 .net "clk", 0 0, L_00000276759f5520;  1 drivers
v00000276759dcf00_0 .net "if_id_Write", 0 0, v00000276759c8c10_0;  alias, 1 drivers
v00000276759dce60_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
E_0000027675947bb0 .event posedge, v00000276759aeb80_0, v00000276759dc780_0;
S_00000276759bb240 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000276759d5a20_0 .net "EX1_PFC", 31 0, L_00000276759f3420;  alias, 1 drivers
v00000276759d7aa0_0 .net "EX2_PFC", 31 0, v00000276759bf7e0_0;  alias, 1 drivers
v00000276759d7140_0 .net "ID_PFC", 31 0, L_00000276759eeec0;  alias, 1 drivers
v00000276759d6740_0 .net "PC_src", 2 0, L_00000276759ef640;  alias, 1 drivers
v00000276759d71e0_0 .net "PC_write", 0 0, v00000276759c8e90_0;  alias, 1 drivers
L_0000027675a10088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000276759d67e0_0 .net/2u *"_ivl_0", 31 0, L_0000027675a10088;  1 drivers
v00000276759d5d40_0 .net "clk", 0 0, L_000002767592b770;  alias, 1 drivers
v00000276759d7be0_0 .net "inst", 31 0, L_00000276759f5ad0;  alias, 1 drivers
v00000276759d7280_0 .net "inst_mem_in", 31 0, v00000276759dade0_0;  alias, 1 drivers
v00000276759d5840_0 .net "pc_reg_in", 31 0, L_00000276759f59f0;  1 drivers
v00000276759d6d80_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
L_00000276759ef0a0 .arith/sum 32, v00000276759dade0_0, L_0000027675a10088;
S_00000276759bb560 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000276759bb240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000276759f5ad0 .functor BUFZ 32, L_00000276759ef460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000276759dcc80_0 .net "Data_Out", 31 0, L_00000276759f5ad0;  alias, 1 drivers
v00000276759dc0a0 .array "InstMem", 0 1023, 31 0;
v00000276759db920_0 .net *"_ivl_0", 31 0, L_00000276759ef460;  1 drivers
v00000276759db880_0 .net *"_ivl_3", 9 0, L_00000276759efd20;  1 drivers
v00000276759dad40_0 .net *"_ivl_4", 11 0, L_00000276759ef140;  1 drivers
L_0000027675a101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000276759da980_0 .net *"_ivl_7", 1 0, L_0000027675a101a8;  1 drivers
v00000276759db600_0 .net "addr", 31 0, v00000276759dade0_0;  alias, 1 drivers
v00000276759dcd20_0 .net "clk", 0 0, L_000002767592b770;  alias, 1 drivers
v00000276759da8e0_0 .var/i "i", 31 0;
L_00000276759ef460 .array/port v00000276759dc0a0, L_00000276759ef140;
L_00000276759efd20 .part v00000276759dade0_0, 0, 10;
L_00000276759ef140 .concat [ 10 2 0 0], L_00000276759efd20, L_0000027675a101a8;
S_00000276759bbd30 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000276759bb240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000027675948130 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000276759dbf60_0 .net "DataIn", 31 0, L_00000276759f59f0;  alias, 1 drivers
v00000276759dade0_0 .var "DataOut", 31 0;
v00000276759dc280_0 .net "PC_Write", 0 0, v00000276759c8e90_0;  alias, 1 drivers
v00000276759daac0_0 .net "clk", 0 0, L_000002767592b770;  alias, 1 drivers
v00000276759dbe20_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
S_00000276759bbec0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000276759bb240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000276759484f0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002767592d4c0 .functor NOT 1, L_00000276759eeb00, C4<0>, C4<0>, C4<0>;
L_000002767592d530 .functor NOT 1, L_00000276759eff00, C4<0>, C4<0>, C4<0>;
L_000002767592d220 .functor AND 1, L_000002767592d4c0, L_000002767592d530, C4<1>, C4<1>;
L_00000276758cb6b0 .functor NOT 1, L_00000276759efaa0, C4<0>, C4<0>, C4<0>;
L_00000276758cbf70 .functor AND 1, L_000002767592d220, L_00000276758cb6b0, C4<1>, C4<1>;
L_00000276758cb3a0 .functor AND 32, L_00000276759effa0, L_00000276759ef0a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276758cb560 .functor NOT 1, L_00000276759eed80, C4<0>, C4<0>, C4<0>;
L_00000276759f43a0 .functor NOT 1, L_00000276759efc80, C4<0>, C4<0>, C4<0>;
L_00000276759f4250 .functor AND 1, L_00000276758cb560, L_00000276759f43a0, C4<1>, C4<1>;
L_00000276759f5360 .functor AND 1, L_00000276759f4250, L_00000276759f0720, C4<1>, C4<1>;
L_00000276759f5670 .functor AND 32, L_00000276759ef8c0, L_00000276759eeec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276759f5910 .functor OR 32, L_00000276758cb3a0, L_00000276759f5670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276759f5600 .functor NOT 1, L_00000276759ef1e0, C4<0>, C4<0>, C4<0>;
L_00000276759f4bf0 .functor AND 1, L_00000276759f5600, L_00000276759f0360, C4<1>, C4<1>;
L_00000276759f4800 .functor NOT 1, L_00000276759ef000, C4<0>, C4<0>, C4<0>;
L_00000276759f5a60 .functor AND 1, L_00000276759f4bf0, L_00000276759f4800, C4<1>, C4<1>;
L_00000276759f4330 .functor AND 32, L_00000276759f05e0, v00000276759dade0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276759f5280 .functor OR 32, L_00000276759f5910, L_00000276759f4330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276759f57c0 .functor NOT 1, L_00000276759ef500, C4<0>, C4<0>, C4<0>;
L_00000276759f53d0 .functor AND 1, L_00000276759f57c0, L_00000276759f09a0, C4<1>, C4<1>;
L_00000276759f54b0 .functor AND 1, L_00000276759f53d0, L_00000276759ef280, C4<1>, C4<1>;
L_00000276759f4e90 .functor AND 32, L_00000276759f0220, L_00000276759f3420, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276759f4410 .functor OR 32, L_00000276759f5280, L_00000276759f4e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000276759f4b80 .functor NOT 1, L_00000276759efdc0, C4<0>, C4<0>, C4<0>;
L_00000276759f4480 .functor AND 1, L_00000276759f07c0, L_00000276759f4b80, C4<1>, C4<1>;
L_00000276759f5980 .functor NOT 1, L_00000276759ee9c0, C4<0>, C4<0>, C4<0>;
L_00000276759f4c60 .functor AND 1, L_00000276759f4480, L_00000276759f5980, C4<1>, C4<1>;
L_00000276759f5130 .functor AND 32, L_00000276759ef960, v00000276759bf7e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000276759f59f0 .functor OR 32, L_00000276759f4410, L_00000276759f5130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000276759dbec0_0 .net *"_ivl_1", 0 0, L_00000276759eeb00;  1 drivers
v00000276759dc320_0 .net *"_ivl_11", 0 0, L_00000276759efaa0;  1 drivers
v00000276759dc8c0_0 .net *"_ivl_12", 0 0, L_00000276758cb6b0;  1 drivers
v00000276759dac00_0 .net *"_ivl_14", 0 0, L_00000276758cbf70;  1 drivers
v00000276759dc960_0 .net *"_ivl_16", 31 0, L_00000276759effa0;  1 drivers
v00000276759db6a0_0 .net *"_ivl_18", 31 0, L_00000276758cb3a0;  1 drivers
v00000276759daa20_0 .net *"_ivl_2", 0 0, L_000002767592d4c0;  1 drivers
v00000276759dc000_0 .net *"_ivl_21", 0 0, L_00000276759eed80;  1 drivers
v00000276759db560_0 .net *"_ivl_22", 0 0, L_00000276758cb560;  1 drivers
v00000276759da7a0_0 .net *"_ivl_25", 0 0, L_00000276759efc80;  1 drivers
v00000276759dc140_0 .net *"_ivl_26", 0 0, L_00000276759f43a0;  1 drivers
v00000276759db740_0 .net *"_ivl_28", 0 0, L_00000276759f4250;  1 drivers
v00000276759dc1e0_0 .net *"_ivl_31", 0 0, L_00000276759f0720;  1 drivers
v00000276759db420_0 .net *"_ivl_32", 0 0, L_00000276759f5360;  1 drivers
v00000276759dbce0_0 .net *"_ivl_34", 31 0, L_00000276759ef8c0;  1 drivers
v00000276759db7e0_0 .net *"_ivl_36", 31 0, L_00000276759f5670;  1 drivers
v00000276759db9c0_0 .net *"_ivl_38", 31 0, L_00000276759f5910;  1 drivers
v00000276759dc3c0_0 .net *"_ivl_41", 0 0, L_00000276759ef1e0;  1 drivers
v00000276759dba60_0 .net *"_ivl_42", 0 0, L_00000276759f5600;  1 drivers
v00000276759dc5a0_0 .net *"_ivl_45", 0 0, L_00000276759f0360;  1 drivers
v00000276759dbb00_0 .net *"_ivl_46", 0 0, L_00000276759f4bf0;  1 drivers
v00000276759dcaa0_0 .net *"_ivl_49", 0 0, L_00000276759ef000;  1 drivers
v00000276759dca00_0 .net *"_ivl_5", 0 0, L_00000276759eff00;  1 drivers
v00000276759dc500_0 .net *"_ivl_50", 0 0, L_00000276759f4800;  1 drivers
v00000276759dc640_0 .net *"_ivl_52", 0 0, L_00000276759f5a60;  1 drivers
v00000276759dbba0_0 .net *"_ivl_54", 31 0, L_00000276759f05e0;  1 drivers
v00000276759dcb40_0 .net *"_ivl_56", 31 0, L_00000276759f4330;  1 drivers
v00000276759dcbe0_0 .net *"_ivl_58", 31 0, L_00000276759f5280;  1 drivers
v00000276759da840_0 .net *"_ivl_6", 0 0, L_000002767592d530;  1 drivers
v00000276759dcdc0_0 .net *"_ivl_61", 0 0, L_00000276759ef500;  1 drivers
v00000276759dab60_0 .net *"_ivl_62", 0 0, L_00000276759f57c0;  1 drivers
v00000276759daca0_0 .net *"_ivl_65", 0 0, L_00000276759f09a0;  1 drivers
v00000276759dae80_0 .net *"_ivl_66", 0 0, L_00000276759f53d0;  1 drivers
v00000276759daf20_0 .net *"_ivl_69", 0 0, L_00000276759ef280;  1 drivers
v00000276759dbc40_0 .net *"_ivl_70", 0 0, L_00000276759f54b0;  1 drivers
v00000276759dafc0_0 .net *"_ivl_72", 31 0, L_00000276759f0220;  1 drivers
v00000276759db060_0 .net *"_ivl_74", 31 0, L_00000276759f4e90;  1 drivers
v00000276759db100_0 .net *"_ivl_76", 31 0, L_00000276759f4410;  1 drivers
v00000276759db240_0 .net *"_ivl_79", 0 0, L_00000276759f07c0;  1 drivers
v00000276759dd540_0 .net *"_ivl_8", 0 0, L_000002767592d220;  1 drivers
v00000276759dd040_0 .net *"_ivl_81", 0 0, L_00000276759efdc0;  1 drivers
v00000276759dd180_0 .net *"_ivl_82", 0 0, L_00000276759f4b80;  1 drivers
v00000276759dd220_0 .net *"_ivl_84", 0 0, L_00000276759f4480;  1 drivers
v00000276759dd0e0_0 .net *"_ivl_87", 0 0, L_00000276759ee9c0;  1 drivers
v00000276759dd5e0_0 .net *"_ivl_88", 0 0, L_00000276759f5980;  1 drivers
v00000276759dcfa0_0 .net *"_ivl_90", 0 0, L_00000276759f4c60;  1 drivers
v00000276759dd2c0_0 .net *"_ivl_92", 31 0, L_00000276759ef960;  1 drivers
v00000276759dd680_0 .net *"_ivl_94", 31 0, L_00000276759f5130;  1 drivers
v00000276759dd360_0 .net "ina", 31 0, L_00000276759ef0a0;  1 drivers
v00000276759dd400_0 .net "inb", 31 0, L_00000276759eeec0;  alias, 1 drivers
v00000276759dd4a0_0 .net "inc", 31 0, v00000276759dade0_0;  alias, 1 drivers
v00000276759d5de0_0 .net "ind", 31 0, L_00000276759f3420;  alias, 1 drivers
v00000276759d75a0_0 .net "ine", 31 0, v00000276759bf7e0_0;  alias, 1 drivers
L_0000027675a100d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759d5f20_0 .net "inf", 31 0, L_0000027675a100d0;  1 drivers
L_0000027675a10118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759d6ec0_0 .net "ing", 31 0, L_0000027675a10118;  1 drivers
L_0000027675a10160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000276759d6560_0 .net "inh", 31 0, L_0000027675a10160;  1 drivers
v00000276759d7640_0 .net "out", 31 0, L_00000276759f59f0;  alias, 1 drivers
v00000276759d6920_0 .net "sel", 2 0, L_00000276759ef640;  alias, 1 drivers
L_00000276759eeb00 .part L_00000276759ef640, 2, 1;
L_00000276759eff00 .part L_00000276759ef640, 1, 1;
L_00000276759efaa0 .part L_00000276759ef640, 0, 1;
LS_00000276759effa0_0_0 .concat [ 1 1 1 1], L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70;
LS_00000276759effa0_0_4 .concat [ 1 1 1 1], L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70;
LS_00000276759effa0_0_8 .concat [ 1 1 1 1], L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70;
LS_00000276759effa0_0_12 .concat [ 1 1 1 1], L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70;
LS_00000276759effa0_0_16 .concat [ 1 1 1 1], L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70;
LS_00000276759effa0_0_20 .concat [ 1 1 1 1], L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70;
LS_00000276759effa0_0_24 .concat [ 1 1 1 1], L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70;
LS_00000276759effa0_0_28 .concat [ 1 1 1 1], L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70, L_00000276758cbf70;
LS_00000276759effa0_1_0 .concat [ 4 4 4 4], LS_00000276759effa0_0_0, LS_00000276759effa0_0_4, LS_00000276759effa0_0_8, LS_00000276759effa0_0_12;
LS_00000276759effa0_1_4 .concat [ 4 4 4 4], LS_00000276759effa0_0_16, LS_00000276759effa0_0_20, LS_00000276759effa0_0_24, LS_00000276759effa0_0_28;
L_00000276759effa0 .concat [ 16 16 0 0], LS_00000276759effa0_1_0, LS_00000276759effa0_1_4;
L_00000276759eed80 .part L_00000276759ef640, 2, 1;
L_00000276759efc80 .part L_00000276759ef640, 1, 1;
L_00000276759f0720 .part L_00000276759ef640, 0, 1;
LS_00000276759ef8c0_0_0 .concat [ 1 1 1 1], L_00000276759f5360, L_00000276759f5360, L_00000276759f5360, L_00000276759f5360;
LS_00000276759ef8c0_0_4 .concat [ 1 1 1 1], L_00000276759f5360, L_00000276759f5360, L_00000276759f5360, L_00000276759f5360;
LS_00000276759ef8c0_0_8 .concat [ 1 1 1 1], L_00000276759f5360, L_00000276759f5360, L_00000276759f5360, L_00000276759f5360;
LS_00000276759ef8c0_0_12 .concat [ 1 1 1 1], L_00000276759f5360, L_00000276759f5360, L_00000276759f5360, L_00000276759f5360;
LS_00000276759ef8c0_0_16 .concat [ 1 1 1 1], L_00000276759f5360, L_00000276759f5360, L_00000276759f5360, L_00000276759f5360;
LS_00000276759ef8c0_0_20 .concat [ 1 1 1 1], L_00000276759f5360, L_00000276759f5360, L_00000276759f5360, L_00000276759f5360;
LS_00000276759ef8c0_0_24 .concat [ 1 1 1 1], L_00000276759f5360, L_00000276759f5360, L_00000276759f5360, L_00000276759f5360;
LS_00000276759ef8c0_0_28 .concat [ 1 1 1 1], L_00000276759f5360, L_00000276759f5360, L_00000276759f5360, L_00000276759f5360;
LS_00000276759ef8c0_1_0 .concat [ 4 4 4 4], LS_00000276759ef8c0_0_0, LS_00000276759ef8c0_0_4, LS_00000276759ef8c0_0_8, LS_00000276759ef8c0_0_12;
LS_00000276759ef8c0_1_4 .concat [ 4 4 4 4], LS_00000276759ef8c0_0_16, LS_00000276759ef8c0_0_20, LS_00000276759ef8c0_0_24, LS_00000276759ef8c0_0_28;
L_00000276759ef8c0 .concat [ 16 16 0 0], LS_00000276759ef8c0_1_0, LS_00000276759ef8c0_1_4;
L_00000276759ef1e0 .part L_00000276759ef640, 2, 1;
L_00000276759f0360 .part L_00000276759ef640, 1, 1;
L_00000276759ef000 .part L_00000276759ef640, 0, 1;
LS_00000276759f05e0_0_0 .concat [ 1 1 1 1], L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60;
LS_00000276759f05e0_0_4 .concat [ 1 1 1 1], L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60;
LS_00000276759f05e0_0_8 .concat [ 1 1 1 1], L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60;
LS_00000276759f05e0_0_12 .concat [ 1 1 1 1], L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60;
LS_00000276759f05e0_0_16 .concat [ 1 1 1 1], L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60;
LS_00000276759f05e0_0_20 .concat [ 1 1 1 1], L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60;
LS_00000276759f05e0_0_24 .concat [ 1 1 1 1], L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60;
LS_00000276759f05e0_0_28 .concat [ 1 1 1 1], L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60, L_00000276759f5a60;
LS_00000276759f05e0_1_0 .concat [ 4 4 4 4], LS_00000276759f05e0_0_0, LS_00000276759f05e0_0_4, LS_00000276759f05e0_0_8, LS_00000276759f05e0_0_12;
LS_00000276759f05e0_1_4 .concat [ 4 4 4 4], LS_00000276759f05e0_0_16, LS_00000276759f05e0_0_20, LS_00000276759f05e0_0_24, LS_00000276759f05e0_0_28;
L_00000276759f05e0 .concat [ 16 16 0 0], LS_00000276759f05e0_1_0, LS_00000276759f05e0_1_4;
L_00000276759ef500 .part L_00000276759ef640, 2, 1;
L_00000276759f09a0 .part L_00000276759ef640, 1, 1;
L_00000276759ef280 .part L_00000276759ef640, 0, 1;
LS_00000276759f0220_0_0 .concat [ 1 1 1 1], L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0;
LS_00000276759f0220_0_4 .concat [ 1 1 1 1], L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0;
LS_00000276759f0220_0_8 .concat [ 1 1 1 1], L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0;
LS_00000276759f0220_0_12 .concat [ 1 1 1 1], L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0;
LS_00000276759f0220_0_16 .concat [ 1 1 1 1], L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0;
LS_00000276759f0220_0_20 .concat [ 1 1 1 1], L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0;
LS_00000276759f0220_0_24 .concat [ 1 1 1 1], L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0;
LS_00000276759f0220_0_28 .concat [ 1 1 1 1], L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0, L_00000276759f54b0;
LS_00000276759f0220_1_0 .concat [ 4 4 4 4], LS_00000276759f0220_0_0, LS_00000276759f0220_0_4, LS_00000276759f0220_0_8, LS_00000276759f0220_0_12;
LS_00000276759f0220_1_4 .concat [ 4 4 4 4], LS_00000276759f0220_0_16, LS_00000276759f0220_0_20, LS_00000276759f0220_0_24, LS_00000276759f0220_0_28;
L_00000276759f0220 .concat [ 16 16 0 0], LS_00000276759f0220_1_0, LS_00000276759f0220_1_4;
L_00000276759f07c0 .part L_00000276759ef640, 2, 1;
L_00000276759efdc0 .part L_00000276759ef640, 1, 1;
L_00000276759ee9c0 .part L_00000276759ef640, 0, 1;
LS_00000276759ef960_0_0 .concat [ 1 1 1 1], L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60;
LS_00000276759ef960_0_4 .concat [ 1 1 1 1], L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60;
LS_00000276759ef960_0_8 .concat [ 1 1 1 1], L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60;
LS_00000276759ef960_0_12 .concat [ 1 1 1 1], L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60;
LS_00000276759ef960_0_16 .concat [ 1 1 1 1], L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60;
LS_00000276759ef960_0_20 .concat [ 1 1 1 1], L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60;
LS_00000276759ef960_0_24 .concat [ 1 1 1 1], L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60;
LS_00000276759ef960_0_28 .concat [ 1 1 1 1], L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60, L_00000276759f4c60;
LS_00000276759ef960_1_0 .concat [ 4 4 4 4], LS_00000276759ef960_0_0, LS_00000276759ef960_0_4, LS_00000276759ef960_0_8, LS_00000276759ef960_0_12;
LS_00000276759ef960_1_4 .concat [ 4 4 4 4], LS_00000276759ef960_0_16, LS_00000276759ef960_0_20, LS_00000276759ef960_0_24, LS_00000276759ef960_0_28;
L_00000276759ef960 .concat [ 16 16 0 0], LS_00000276759ef960_1_0, LS_00000276759ef960_1_4;
S_00000276759bc1e0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000276759d7780_0 .net "Write_Data", 31 0, v00000276759ad500_0;  alias, 1 drivers
v00000276759d7e60_0 .net "addr", 31 0, v00000276759ae900_0;  alias, 1 drivers
v00000276759d5b60_0 .net "clk", 0 0, L_000002767592b770;  alias, 1 drivers
v00000276759d6a60_0 .net "mem_out", 31 0, v00000276759d7460_0;  alias, 1 drivers
v00000276759d64c0_0 .net "mem_read", 0 0, v00000276759ad320_0;  alias, 1 drivers
v00000276759d6100_0 .net "mem_write", 0 0, v00000276759aea40_0;  alias, 1 drivers
S_00000276759baa70 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000276759bc1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000276759d6060 .array "DataMem", 1023 0, 31 0;
v00000276759d5fc0_0 .net "Data_In", 31 0, v00000276759ad500_0;  alias, 1 drivers
v00000276759d7460_0 .var "Data_Out", 31 0;
v00000276759d6880_0 .net "Write_en", 0 0, v00000276759aea40_0;  alias, 1 drivers
v00000276759d7320_0 .net "addr", 31 0, v00000276759ae900_0;  alias, 1 drivers
v00000276759d5ac0_0 .net "clk", 0 0, L_000002767592b770;  alias, 1 drivers
v00000276759d61a0_0 .var/i "i", 31 0;
S_00000276759bc370 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000276759e7770 .param/l "add" 0 9 6, C4<000000100000>;
P_00000276759e77a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000276759e77e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000276759e7818 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000276759e7850 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000276759e7888 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000276759e78c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000276759e78f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000276759e7930 .param/l "j" 0 9 19, C4<000010000000>;
P_00000276759e7968 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000276759e79a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000276759e79d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000276759e7a10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000276759e7a48 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000276759e7a80 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000276759e7ab8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000276759e7af0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000276759e7b28 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000276759e7b60 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000276759e7b98 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000276759e7bd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000276759e7c08 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000276759e7c40 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000276759e7c78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000276759e7cb0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000276759d7500_0 .net "MEM_ALU_OUT", 31 0, v00000276759ae900_0;  alias, 1 drivers
v00000276759d5e80_0 .net "MEM_Data_mem_out", 31 0, v00000276759d7460_0;  alias, 1 drivers
v00000276759d6240_0 .net "MEM_memread", 0 0, v00000276759ad320_0;  alias, 1 drivers
v00000276759d73c0_0 .net "MEM_opcode", 11 0, v00000276759ae9a0_0;  alias, 1 drivers
v00000276759d5c00_0 .net "MEM_rd_ind", 4 0, v00000276759ad000_0;  alias, 1 drivers
v00000276759d57a0_0 .net "MEM_rd_indzero", 0 0, v00000276759af120_0;  alias, 1 drivers
v00000276759d62e0_0 .net "MEM_regwrite", 0 0, v00000276759ae680_0;  alias, 1 drivers
v00000276759d7b40_0 .var "WB_ALU_OUT", 31 0;
v00000276759d6c40_0 .var "WB_Data_mem_out", 31 0;
v00000276759d5ca0_0 .var "WB_memread", 0 0;
v00000276759d69c0_0 .var "WB_rd_ind", 4 0;
v00000276759d76e0_0 .var "WB_rd_indzero", 0 0;
v00000276759d6380_0 .var "WB_regwrite", 0 0;
v00000276759d5980_0 .net "clk", 0 0, L_0000027675a5bd90;  1 drivers
v00000276759d58e0_0 .var "hlt", 0 0;
v00000276759d7820_0 .net "rst", 0 0, v00000276759edf20_0;  alias, 1 drivers
E_0000027675947c70 .event posedge, v00000276759aeb80_0, v00000276759d5980_0;
S_00000276759ba5c0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000276757996a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000027675a5be70 .functor AND 32, v00000276759d6c40_0, L_0000027675a60650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a5bcb0 .functor NOT 1, v00000276759d5ca0_0, C4<0>, C4<0>, C4<0>;
L_0000027675a5be00 .functor AND 32, v00000276759d7b40_0, L_0000027675a5df90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027675a6e780 .functor OR 32, L_0000027675a5be70, L_0000027675a5be00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000276759d6420_0 .net "Write_Data_RegFile", 31 0, L_0000027675a6e780;  alias, 1 drivers
v00000276759d7c80_0 .net *"_ivl_0", 31 0, L_0000027675a60650;  1 drivers
v00000276759d7d20_0 .net *"_ivl_2", 31 0, L_0000027675a5be70;  1 drivers
v00000276759d7dc0_0 .net *"_ivl_4", 0 0, L_0000027675a5bcb0;  1 drivers
v00000276759d70a0_0 .net *"_ivl_6", 31 0, L_0000027675a5df90;  1 drivers
v00000276759d6b00_0 .net *"_ivl_8", 31 0, L_0000027675a5be00;  1 drivers
v00000276759d6ba0_0 .net "alu_out", 31 0, v00000276759d7b40_0;  alias, 1 drivers
v00000276759d6600_0 .net "mem_out", 31 0, v00000276759d6c40_0;  alias, 1 drivers
v00000276759d6ce0_0 .net "mem_read", 0 0, v00000276759d5ca0_0;  alias, 1 drivers
LS_0000027675a60650_0_0 .concat [ 1 1 1 1], v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0;
LS_0000027675a60650_0_4 .concat [ 1 1 1 1], v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0;
LS_0000027675a60650_0_8 .concat [ 1 1 1 1], v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0;
LS_0000027675a60650_0_12 .concat [ 1 1 1 1], v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0;
LS_0000027675a60650_0_16 .concat [ 1 1 1 1], v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0;
LS_0000027675a60650_0_20 .concat [ 1 1 1 1], v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0;
LS_0000027675a60650_0_24 .concat [ 1 1 1 1], v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0;
LS_0000027675a60650_0_28 .concat [ 1 1 1 1], v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0, v00000276759d5ca0_0;
LS_0000027675a60650_1_0 .concat [ 4 4 4 4], LS_0000027675a60650_0_0, LS_0000027675a60650_0_4, LS_0000027675a60650_0_8, LS_0000027675a60650_0_12;
LS_0000027675a60650_1_4 .concat [ 4 4 4 4], LS_0000027675a60650_0_16, LS_0000027675a60650_0_20, LS_0000027675a60650_0_24, LS_0000027675a60650_0_28;
L_0000027675a60650 .concat [ 16 16 0 0], LS_0000027675a60650_1_0, LS_0000027675a60650_1_4;
LS_0000027675a5df90_0_0 .concat [ 1 1 1 1], L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0;
LS_0000027675a5df90_0_4 .concat [ 1 1 1 1], L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0;
LS_0000027675a5df90_0_8 .concat [ 1 1 1 1], L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0;
LS_0000027675a5df90_0_12 .concat [ 1 1 1 1], L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0;
LS_0000027675a5df90_0_16 .concat [ 1 1 1 1], L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0;
LS_0000027675a5df90_0_20 .concat [ 1 1 1 1], L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0;
LS_0000027675a5df90_0_24 .concat [ 1 1 1 1], L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0;
LS_0000027675a5df90_0_28 .concat [ 1 1 1 1], L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0, L_0000027675a5bcb0;
LS_0000027675a5df90_1_0 .concat [ 4 4 4 4], LS_0000027675a5df90_0_0, LS_0000027675a5df90_0_4, LS_0000027675a5df90_0_8, LS_0000027675a5df90_0_12;
LS_0000027675a5df90_1_4 .concat [ 4 4 4 4], LS_0000027675a5df90_0_16, LS_0000027675a5df90_0_20, LS_0000027675a5df90_0_24, LS_0000027675a5df90_0_28;
L_0000027675a5df90 .concat [ 16 16 0 0], LS_0000027675a5df90_1_0, LS_0000027675a5df90_1_4;
    .scope S_00000276759bbd30;
T_0 ;
    %wait E_00000276759485f0;
    %load/vec4 v00000276759dbe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000276759dade0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000276759dc280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000276759dbf60_0;
    %assign/vec4 v00000276759dade0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000276759bb560;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276759da8e0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000276759da8e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000276759da8e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %load/vec4 v00000276759da8e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000276759da8e0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 941096965, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 941162499, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 134217739, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759dc0a0, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000276759bb880;
T_2 ;
    %wait E_0000027675947bb0;
    %load/vec4 v00000276759dce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000276759c4f70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759c4ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759dc460_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759dc6e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759db2e0_0, 0;
    %assign/vec4 v00000276759db380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000276759dcf00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000276759db1a0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000276759c4f70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759c4ed0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759dc460_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759dc6e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759db2e0_0, 0;
    %assign/vec4 v00000276759db380_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000276759dcf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000276759dbd80_0;
    %assign/vec4 v00000276759c4ed0_0, 0;
    %load/vec4 v00000276759dc820_0;
    %assign/vec4 v00000276759c4f70_0, 0;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000276759dc6e0_0, 0;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000276759db380_0, 4, 5;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000276759db380_0, 4, 5;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000276759dbd80_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000276759db2e0_0, 0;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000276759dc460_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000276759dc460_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000276759dbd80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000276759dc460_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000276759bac00;
T_3 ;
    %wait E_00000276759485f0;
    %load/vec4 v00000276759c1a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276759c1870_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000276759c1870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000276759c1870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759c19b0, 0, 4;
    %load/vec4 v00000276759c1870_0;
    %addi 1, 0, 32;
    %store/vec4 v00000276759c1870_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000276759c17d0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000276759c1690_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000276759c15f0_0;
    %load/vec4 v00000276759c17d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759c19b0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759c19b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000276759bac00;
T_4 ;
    %wait E_0000027675947af0;
    %load/vec4 v00000276759c17d0_0;
    %load/vec4 v00000276759c1190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000276759c17d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000276759c1690_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000276759c15f0_0;
    %assign/vec4 v00000276759c37b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000276759c1190_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000276759c19b0, 4;
    %assign/vec4 v00000276759c37b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000276759bac00;
T_5 ;
    %wait E_0000027675947af0;
    %load/vec4 v00000276759c17d0_0;
    %load/vec4 v00000276759c1230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000276759c17d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000276759c1690_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000276759c15f0_0;
    %assign/vec4 v00000276759c3850_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000276759c1230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000276759c19b0, 4;
    %assign/vec4 v00000276759c3850_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000276759bac00;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000276759bb6f0;
    %jmp t_0;
    .scope S_00000276759bb6f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276759c3710_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000276759c3710_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000276759c3710_0;
    %ix/getv/s 4, v00000276759c3710_0;
    %load/vec4a v00000276759c19b0, 4;
    %ix/getv/s 4, v00000276759c3710_0;
    %load/vec4a v00000276759c19b0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000276759c3710_0;
    %addi 1, 0, 32;
    %store/vec4 v00000276759c3710_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000276759bac00;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000276759bbba0;
T_7 ;
    %wait E_00000276759483f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276759c3530_0, 0, 32;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000276759c1370_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000276759c3530_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000276759c1370_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000276759c3530_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759c14b0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000276759c1370_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000276759c1370_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000276759c3530_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000276759ba750;
T_8 ;
    %wait E_00000276759485f0;
    %load/vec4 v00000276759c8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000276759c7c70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000276759c71d0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000276759c71d0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000276759c7c70_0;
    %load/vec4 v00000276759c79f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000276759c7c70_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000276759c7c70_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000276759c7c70_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000276759c7c70_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000276759c7c70_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000276759c7c70_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000276759ba750;
T_9 ;
    %wait E_00000276759485f0;
    %load/vec4 v00000276759c8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c7630_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000276759c7e50_0;
    %assign/vec4 v00000276759c7630_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000276759bba10;
T_10 ;
    %wait E_0000027675947ff0;
    %load/vec4 v00000276759c8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276759c8e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276759c8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c8990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276759c64b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276759c6910_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000276759c8710_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000276759c87b0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000276759c6b90_0;
    %load/vec4 v00000276759c6410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000276759c6c30_0;
    %load/vec4 v00000276759c6410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000276759c6230_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000276759c6370_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000276759c6b90_0;
    %load/vec4 v00000276759c62d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000276759c6c30_0;
    %load/vec4 v00000276759c62d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c8e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c8990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276759c64b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c6910_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000276759c6af0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c8e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276759c8c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276759c8990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c64b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c6910_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276759c8e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276759c8c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c8990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c64b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759c6910_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000276759baf20;
T_11 ;
    %wait E_00000276759479b0;
    %load/vec4 v00000276759bd4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000276759bd940_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bc680_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bcd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bed40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bdb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bc860_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759be700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bcea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bd9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bd300_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bcf40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bdee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bea20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759be980_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bdda0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bd620_0, 0;
    %assign/vec4 v00000276759beca0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000276759beb60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000276759be480_0;
    %assign/vec4 v00000276759beca0_0, 0;
    %load/vec4 v00000276759bc720_0;
    %assign/vec4 v00000276759bd620_0, 0;
    %load/vec4 v00000276759bd3a0_0;
    %assign/vec4 v00000276759bdda0_0, 0;
    %load/vec4 v00000276759bd1c0_0;
    %assign/vec4 v00000276759be980_0, 0;
    %load/vec4 v00000276759be7a0_0;
    %assign/vec4 v00000276759bea20_0, 0;
    %load/vec4 v00000276759bd080_0;
    %assign/vec4 v00000276759bdee0_0, 0;
    %load/vec4 v00000276759bd120_0;
    %assign/vec4 v00000276759bcf40_0, 0;
    %load/vec4 v00000276759bc5e0_0;
    %assign/vec4 v00000276759bd300_0, 0;
    %load/vec4 v00000276759be3e0_0;
    %assign/vec4 v00000276759bd9e0_0, 0;
    %load/vec4 v00000276759bcfe0_0;
    %assign/vec4 v00000276759bcea0_0, 0;
    %load/vec4 v00000276759bdf80_0;
    %assign/vec4 v00000276759be700_0, 0;
    %load/vec4 v00000276759bec00_0;
    %assign/vec4 v00000276759bc860_0, 0;
    %load/vec4 v00000276759bcae0_0;
    %assign/vec4 v00000276759bdb20_0, 0;
    %load/vec4 v00000276759bca40_0;
    %assign/vec4 v00000276759bed40_0, 0;
    %load/vec4 v00000276759be2a0_0;
    %assign/vec4 v00000276759bccc0_0, 0;
    %load/vec4 v00000276759bc7c0_0;
    %assign/vec4 v00000276759bcd60_0, 0;
    %load/vec4 v00000276759be020_0;
    %assign/vec4 v00000276759bcb80_0, 0;
    %load/vec4 v00000276759be200_0;
    %assign/vec4 v00000276759bc680_0, 0;
    %load/vec4 v00000276759bd260_0;
    %assign/vec4 v00000276759bd940_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000276759bd940_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bc680_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bcb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bcd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bed40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bdb20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bc860_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759be700_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bcea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bd9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bd300_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bcf40_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bdee0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bea20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759be980_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bdda0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bd620_0, 0;
    %assign/vec4 v00000276759beca0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000276759bb0b0;
T_12 ;
    %wait E_0000027675948570;
    %load/vec4 v00000276759c7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000276759c0140_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bf7e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bf9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bfc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759c0460_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf600_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf560_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bfd80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759c0280_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bef20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759c0320_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bfba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bf6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bee80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bede0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000276759c00a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bf240_0, 0;
    %assign/vec4 v00000276759bfce0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000276759c7130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000276759bd580_0;
    %assign/vec4 v00000276759bfce0_0, 0;
    %load/vec4 v00000276759bd6c0_0;
    %assign/vec4 v00000276759bf240_0, 0;
    %load/vec4 v00000276759bfb00_0;
    %assign/vec4 v00000276759c00a0_0, 0;
    %load/vec4 v00000276759bf920_0;
    %assign/vec4 v00000276759bede0_0, 0;
    %load/vec4 v00000276759bfec0_0;
    %assign/vec4 v00000276759bee80_0, 0;
    %load/vec4 v00000276759bf740_0;
    %assign/vec4 v00000276759bf6a0_0, 0;
    %load/vec4 v00000276759bd760_0;
    %assign/vec4 v00000276759bfba0_0, 0;
    %load/vec4 v00000276759bfa60_0;
    %assign/vec4 v00000276759c0320_0, 0;
    %load/vec4 v00000276759bf420_0;
    %assign/vec4 v00000276759bef20_0, 0;
    %load/vec4 v00000276759bf100_0;
    %assign/vec4 v00000276759c0280_0, 0;
    %load/vec4 v00000276759befc0_0;
    %assign/vec4 v00000276759bfd80_0, 0;
    %load/vec4 v00000276759bf880_0;
    %assign/vec4 v00000276759bf560_0, 0;
    %load/vec4 v00000276759bf060_0;
    %assign/vec4 v00000276759bf600_0, 0;
    %load/vec4 v00000276759c0000_0;
    %assign/vec4 v00000276759bf4c0_0, 0;
    %load/vec4 v00000276759bfe20_0;
    %assign/vec4 v00000276759bf2e0_0, 0;
    %load/vec4 v00000276759c03c0_0;
    %assign/vec4 v00000276759c0460_0, 0;
    %load/vec4 v00000276759c01e0_0;
    %assign/vec4 v00000276759bfc40_0, 0;
    %load/vec4 v00000276759bf1a0_0;
    %assign/vec4 v00000276759bf380_0, 0;
    %load/vec4 v00000276759bda80_0;
    %assign/vec4 v00000276759bf9c0_0, 0;
    %load/vec4 v00000276759bd800_0;
    %assign/vec4 v00000276759bf7e0_0, 0;
    %load/vec4 v00000276759bff60_0;
    %assign/vec4 v00000276759c0140_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000276759c0140_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bf7e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bf9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bfc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759c0460_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf4c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf600_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bf560_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759bfd80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759c0280_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bef20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759c0320_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bfba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bf6a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bee80_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759bede0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000276759c00a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759bf240_0, 0;
    %assign/vec4 v00000276759bfce0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000276757bc8c0;
T_13 ;
    %wait E_00000276759482b0;
    %load/vec4 v00000276759b1dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000276759b1c90_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000276757c3300;
T_14 ;
    %wait E_00000276759478b0;
    %load/vec4 v00000276759b1330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000276759b1290_0;
    %pad/u 33;
    %load/vec4 v00000276759b1a10_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %assign/vec4 v00000276759b1830_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000276759b1290_0;
    %pad/u 33;
    %load/vec4 v00000276759b1a10_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %assign/vec4 v00000276759b1830_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000276759b1290_0;
    %pad/u 33;
    %load/vec4 v00000276759b1a10_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %assign/vec4 v00000276759b1830_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000276759b1290_0;
    %pad/u 33;
    %load/vec4 v00000276759b1a10_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %assign/vec4 v00000276759b1830_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000276759b1290_0;
    %pad/u 33;
    %load/vec4 v00000276759b1a10_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %assign/vec4 v00000276759b1830_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000276759b1290_0;
    %pad/u 33;
    %load/vec4 v00000276759b1a10_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %assign/vec4 v00000276759b1830_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000276759b1a10_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000276759b1830_0;
    %load/vec4 v00000276759b1a10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000276759b1290_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000276759b1a10_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000276759b1a10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000276759b1830_0, 0;
    %load/vec4 v00000276759b1290_0;
    %ix/getv 4, v00000276759b1a10_0;
    %shiftl 4;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000276759b1a10_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000276759b1830_0;
    %load/vec4 v00000276759b1a10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000276759b1290_0;
    %load/vec4 v00000276759b1a10_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000276759b1a10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000276759b1830_0, 0;
    %load/vec4 v00000276759b1290_0;
    %ix/getv 4, v00000276759b1a10_0;
    %shiftr 4;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759b1830_0, 0;
    %load/vec4 v00000276759b1290_0;
    %load/vec4 v00000276759b1a10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276759b1830_0, 0;
    %load/vec4 v00000276759b1a10_0;
    %load/vec4 v00000276759b1290_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000276759b1bf0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000027675706b50;
T_15 ;
    %wait E_00000276759481b0;
    %load/vec4 v00000276759aeb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000276759af120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759ae680_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759aea40_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759ad320_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000276759ae9a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759ad000_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759ad500_0, 0;
    %assign/vec4 v00000276759ae900_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000276758d1560_0;
    %assign/vec4 v00000276759ae900_0, 0;
    %load/vec4 v00000276759ae360_0;
    %assign/vec4 v00000276759ad500_0, 0;
    %load/vec4 v00000276759aeae0_0;
    %assign/vec4 v00000276759ad000_0, 0;
    %load/vec4 v00000276758bde20_0;
    %assign/vec4 v00000276759ae9a0_0, 0;
    %load/vec4 v00000276758d2140_0;
    %assign/vec4 v00000276759ad320_0, 0;
    %load/vec4 v00000276758bd560_0;
    %assign/vec4 v00000276759aea40_0, 0;
    %load/vec4 v00000276759ace20_0;
    %assign/vec4 v00000276759ae680_0, 0;
    %load/vec4 v00000276759ae220_0;
    %assign/vec4 v00000276759af120_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000276759baa70;
T_16 ;
    %wait E_0000027675947af0;
    %load/vec4 v00000276759d6880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000276759d5fc0_0;
    %load/vec4 v00000276759d7320_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759d6060, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000276759baa70;
T_17 ;
    %wait E_0000027675947af0;
    %load/vec4 v00000276759d7320_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000276759d6060, 4;
    %assign/vec4 v00000276759d7460_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000276759baa70;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276759d61a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000276759d61a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000276759d61a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000276759d6060, 0, 4;
    %load/vec4 v00000276759d61a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000276759d61a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000276759baa70;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276759d61a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000276759d61a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000276759d61a0_0;
    %load/vec4a v00000276759d6060, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000276759d61a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000276759d61a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000276759d61a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000276759bc370;
T_20 ;
    %wait E_0000027675947c70;
    %load/vec4 v00000276759d7820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000276759d76e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759d58e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759d6380_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000276759d5ca0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000276759d69c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000276759d6c40_0, 0;
    %assign/vec4 v00000276759d7b40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000276759d7500_0;
    %assign/vec4 v00000276759d7b40_0, 0;
    %load/vec4 v00000276759d5e80_0;
    %assign/vec4 v00000276759d6c40_0, 0;
    %load/vec4 v00000276759d6240_0;
    %assign/vec4 v00000276759d5ca0_0, 0;
    %load/vec4 v00000276759d5c00_0;
    %assign/vec4 v00000276759d69c0_0, 0;
    %load/vec4 v00000276759d62e0_0;
    %assign/vec4 v00000276759d6380_0, 0;
    %load/vec4 v00000276759d57a0_0;
    %assign/vec4 v00000276759d76e0_0, 0;
    %load/vec4 v00000276759d73c0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000276759d58e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000276757996a0;
T_21 ;
    %wait E_00000276759480f0;
    %load/vec4 v00000276759ed3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000276759edd40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000276759edd40_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000276759edd40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000027675789f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000276759ec9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000276759edf20_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000027675789f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000276759ec9e0_0;
    %inv;
    %assign/vec4 v00000276759ec9e0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000027675789f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./MultiplicationUsingAddition/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000276759edf20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000276759edf20_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000276759ee060_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
