<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="2574" height="1268" x="206" y="479" />
 <systemtable filter="All Interfaces" />
 <library expandedCategories="Project,Existing IP Variants,Library" />
 <generation path="" clear_previous="1" />
 <hdlexample language="VERILOG" />
</preferences>
