Analysis & Synthesis report for DE0_VGA
Fri Jun 15 09:50:49 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated
 13. Source assignments for VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component|altsyncram_hba1:auto_generated
 14. Source assignments for VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated
 15. Parameter Settings for User Entity Instance: VGA_CLK:u1|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: VGA_Ctrl:u2
 17. Parameter Settings for User Entity Instance: VGA_Display:u3|VGA_Pattern:u1
 18. Parameter Settings for User Entity Instance: VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: Slider:u5
 22. Parameter Settings for User Entity Instance: Ball:u6
 23. Parameter Settings for User Entity Instance: Crash:u7
 24. altpll Parameter Settings by Entity Instance
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "KeyBoard:u4"
 27. Port Connectivity Checks: "VGA_Display:u3|VGA_Image:u2"
 28. Port Connectivity Checks: "VGA_Display:u3|VGA_Pattern:u1"
 29. Port Connectivity Checks: "VGA_Display:u3"
 30. Port Connectivity Checks: "VGA_Ctrl:u2"
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 15 09:50:49 2018    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; DE0_VGA                                  ;
; Top-level Entity Name              ; DE0_VGA                                  ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 1,687                                    ;
;     Total combinational functions  ; 1,683                                    ;
;     Dedicated logic registers      ; 234                                      ;
; Total registers                    ; 234                                      ;
; Total pins                         ; 252                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 230,400                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C16F484C6       ;                    ;
; Top-level entity name                                          ; DE0_VGA            ; DE0_VGA            ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+
; V/VGA_Display.v                  ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/VGA_Display.v                   ;
; V/VGA_Image.v                    ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/VGA_Image.v                     ;
; V/KeyBoard.v                     ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/KeyBoard.v                      ;
; V/Crash.v                        ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/Crash.v                         ;
; V/Ball.v                         ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/Ball.v                          ;
; V/Slider.v                       ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/Slider.v                        ;
; V/VGA_Ctrl.v                     ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/VGA_Ctrl.v                      ;
; V/VGA_CLK.v                      ; yes             ; User Wizard-Generated File             ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/VGA_CLK.v                       ;
; V/VGA_Pattern.v                  ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/VGA_Pattern.v                   ;
; DE0_VGA.v                        ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/DE0_VGA.v                         ;
; V/Level_CTRL.v                   ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/Level_CTRL.v                    ;
; V/LED.v                          ; yes             ; User Verilog HDL File                  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/LED.v                           ;
; images/B.v                       ; yes             ; User Wizard-Generated File             ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/images/B.v                        ;
; images/G.v                       ; yes             ; User Wizard-Generated File             ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/images/G.v                        ;
; images/R.v                       ; yes             ; User Wizard-Generated File             ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/images/R.v                        ;
; V/Setting.v                      ; yes             ; Auto-Found Verilog HDL File            ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/V/Setting.v                       ;
; altpll.tdf                       ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/altpll.tdf            ;
; aglobal90.inc                    ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/aglobal90.inc         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; db/VGA_CLK_altpll.v              ; yes             ; Auto-Generated Megafunction            ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/db/VGA_CLK_altpll.v               ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/lpm_decode.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                           ; f:/program files/quartus-90/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_sba1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/db/altsyncram_sba1.tdf            ;
; ../assets/BLOCKS_R.mif           ; yes             ; Auto-Found Memory Initialization File  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/assets/BLOCKS_R.mif               ;
; db/decode_57a.tdf                ; yes             ; Auto-Generated Megafunction            ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/db/decode_57a.tdf                 ;
; db/mux_olb.tdf                   ; yes             ; Auto-Generated Megafunction            ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/db/mux_olb.tdf                    ;
; db/altsyncram_hba1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/db/altsyncram_hba1.tdf            ;
; ../assets/BLOCKS_G.mif           ; yes             ; Auto-Found Memory Initialization File  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/assets/BLOCKS_G.mif               ;
; db/altsyncram_cba1.tdf           ; yes             ; Auto-Generated Megafunction            ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/db/altsyncram_cba1.tdf            ;
; ../assets/BLOCKS_B.mif           ; yes             ; Auto-Found Memory Initialization File  ; F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/assets/BLOCKS_B.mif               ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 1,687              ;
;                                             ;                    ;
; Total combinational functions               ; 1683               ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 906                ;
;     -- 3 input functions                    ; 371                ;
;     -- <=2 input functions                  ; 406                ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 1261               ;
;     -- arithmetic mode                      ; 422                ;
;                                             ;                    ;
; Total registers                             ; 234                ;
;     -- Dedicated logic registers            ; 234                ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 252                ;
; Total memory bits                           ; 230400             ;
; Total PLLs                                  ; 1                  ;
; Maximum fan-out node                        ; Level_CTRL:u8|oRST ;
; Maximum fan-out                             ; 216                ;
; Total fan-out                               ; 7186               ;
; Average fan-out                             ; 2.80               ;
+---------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_VGA                                        ; 1683 (0)          ; 234 (0)      ; 230400      ; 0            ; 0       ; 0         ; 252  ; 0            ; |DE0_VGA                                                                                                                        ; work         ;
;    |Ball:u6|                                    ; 52 (52)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|Ball:u6                                                                                                                ; work         ;
;    |Crash:u7|                                   ; 1059 (1059)       ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|Crash:u7                                                                                                               ; work         ;
;    |LED:u9|                                     ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|LED:u9                                                                                                                 ; work         ;
;    |Level_CTRL:u8|                              ; 87 (87)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|Level_CTRL:u8                                                                                                          ; work         ;
;    |Slider:u5|                                  ; 32 (32)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|Slider:u5                                                                                                              ; work         ;
;    |VGA_CLK:u1|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_CLK:u1                                                                                                             ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_CLK:u1|altpll:altpll_component                                                                                     ; work         ;
;          |VGA_CLK_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_CLK:u1|altpll:altpll_component|VGA_CLK_altpll:auto_generated                                                       ; work         ;
;    |VGA_Ctrl:u2|                                ; 114 (114)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Ctrl:u2                                                                                                            ; work         ;
;    |VGA_Display:u3|                             ; 334 (1)           ; 46 (0)       ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3                                                                                                         ; work         ;
;       |VGA_Image:u2|                            ; 47 (44)           ; 22 (18)      ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2                                                                                            ; work         ;
;          |B:u3|                                 ; 3 (0)             ; 4 (0)        ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|B:u3                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|   ; 3 (0)             ; 4 (0)        ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component                                                       ; work         ;
;                |altsyncram_cba1:auto_generated| ; 3 (0)             ; 4 (4)        ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated                        ; work         ;
;                   |decode_57a:rden_decode|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|decode_57a:rden_decode ; work         ;
;          |G:u2|                                 ; 0 (0)             ; 0 (0)        ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|G:u2                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component                                                       ; work         ;
;                |altsyncram_hba1:auto_generated| ; 0 (0)             ; 0 (0)        ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component|altsyncram_hba1:auto_generated                        ; work         ;
;          |R:u1|                                 ; 0 (0)             ; 0 (0)        ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|R:u1                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component                                                       ; work         ;
;                |altsyncram_sba1:auto_generated| ; 0 (0)             ; 0 (0)        ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated                        ; work         ;
;       |VGA_Pattern:u1|                          ; 286 (286)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_VGA|VGA_Display:u3|VGA_Pattern:u1                                                                                          ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------+
; Name                                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                    ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------+
; VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 19200        ; 4            ; --           ; --           ; 76800 ; ../assets/BLOCKS_B.mif ;
; VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component|altsyncram_hba1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 19200        ; 4            ; --           ; --           ; 76800 ; ../assets/BLOCKS_G.mif ;
; VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 19200        ; 4            ; --           ; --           ; 76800 ; ../assets/BLOCKS_R.mif ;
+------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; VGA_Display:u3|VGA_Image:u2|Ycoloradd[0..4]                                                                          ; Stuck at GND due to stuck port data_in                                                                                           ;
; VGA_Display:u3|VGA_Pattern:u1|blockX[5..10]                                                                          ; Stuck at GND due to stuck port data_in                                                                                           ;
; VGA_Display:u3|VGA_Pattern:u1|blockY[5..10]                                                                          ; Stuck at GND due to stuck port data_in                                                                                           ;
; VGA_Display:u3|VGA_Pattern:u1|oGreen[0..1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                           ;
; Level_CTRL:u8|oSlider_flag[1]                                                                                        ; Merged with Level_CTRL:u8|oSlider_flag[0]                                                                                        ;
; VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component|altsyncram_hba1:auto_generated|address_reg_a[1]     ; Merged with VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|address_reg_a[1]     ;
; VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated|address_reg_a[1]     ; Merged with VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|address_reg_a[1]     ;
; VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component|altsyncram_hba1:auto_generated|address_reg_a[0]     ; Merged with VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|address_reg_a[0]     ;
; VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated|address_reg_a[0]     ; Merged with VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|address_reg_a[0]     ;
; VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component|altsyncram_hba1:auto_generated|out_address_reg_a[1] ; Merged with VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|out_address_reg_a[1] ;
; VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated|out_address_reg_a[1] ; Merged with VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|out_address_reg_a[1] ;
; VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component|altsyncram_hba1:auto_generated|out_address_reg_a[0] ; Merged with VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|out_address_reg_a[0] ;
; VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated|out_address_reg_a[0] ; Merged with VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated|out_address_reg_a[0] ;
; VGA_Display:u3|VGA_Pattern:u1|numF[1]                                                                                ; Merged with VGA_Display:u3|VGA_Pattern:u1|blockX[1]                                                                              ;
; VGA_Display:u3|VGA_Pattern:u1|numF[0]                                                                                ; Merged with VGA_Display:u3|VGA_Pattern:u1|blockX[0]                                                                              ;
; VGA_Display:u3|VGA_Pattern:u1|oRed[0]                                                                                ; Merged with VGA_Display:u3|VGA_Pattern:u1|oBlue[0]                                                                               ;
; VGA_Display:u3|VGA_Pattern:u1|oBlue[2]                                                                               ; Merged with VGA_Display:u3|VGA_Pattern:u1|oRed[2]                                                                                ;
; VGA_Display:u3|VGA_Pattern:u1|oBlue[1]                                                                               ; Merged with VGA_Display:u3|VGA_Pattern:u1|oRed[1]                                                                                ;
; Ball:u6|ball_y[1]                                                                                                    ; Merged with Ball:u6|ball_x[1]                                                                                                    ;
; LED:u9|oLED[1]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                           ;
; Crash:u7|oState_flag[0,19..21,38..40,59..63,76..80,82,84,86,93,95,97,99..299]                                        ; Stuck at GND due to stuck port data_in                                                                                           ;
; Total Number of Removed Registers = 259                                                                              ;                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 234   ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 166   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 59    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Ball:u6|ball_x[8]                       ; 10      ;
; Ball:u6|ball_x[6]                       ; 59      ;
; Ball:u6|ball_y[7]                       ; 17      ;
; Ball:u6|ball_y[6]                       ; 12      ;
; Ball:u6|ball_y[3]                       ; 11      ;
; Slider:u5|slider_y[8]                   ; 5       ;
; Slider:u5|slider_y[7]                   ; 5       ;
; Slider:u5|slider_y[6]                   ; 6       ;
; Slider:u5|slider_y[4]                   ; 6       ;
; Slider:u5|slider_y[3]                   ; 5       ;
; Slider:u5|slider_y[1]                   ; 7       ;
; Slider:u5|slider_x[8]                   ; 6       ;
; Slider:u5|slider_x[6]                   ; 6       ;
; VGA_Ctrl:u2|oVGA_HS                     ; 14      ;
; VGA_Ctrl:u2|oVGA_VS                     ; 21      ;
; Crash:u7|oState_flag[30]                ; 6       ;
; Crash:u7|oState_flag[29]                ; 6       ;
; Crash:u7|oState_flag[28]                ; 6       ;
; Crash:u7|oState_flag[31]                ; 6       ;
; Total number of inverted registers = 19 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_VGA|LED:u9|oLED[4]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE0_VGA|VGA_Display:u3|VGA_Pattern:u1|oBlue[0] ;
; 5:1                ; 7 bits    ; 21 LEs        ; 0 LEs                ; 21 LEs                 ; Yes        ; |DE0_VGA|Slider:u5|slider_x[3]                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |DE0_VGA|Slider:u5|slider_y[9]                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE0_VGA|Level_CTRL:u8|oLevel[1]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |DE0_VGA|Slider:u5|slider_x[8]                  ;
; 5:1                ; 6 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE0_VGA|Slider:u5|slider_y[7]                  ;
; 4:1                ; 75 bits   ; 150 LEs       ; 150 LEs              ; 0 LEs                  ; No         ; |DE0_VGA|Crash:u7|Mux0                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE0_VGA|VGA_Ctrl:u2|oVGA_G[0]                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |DE0_VGA|VGA_Ctrl:u2|oVGA_R[0]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component|altsyncram_hba1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CLK:u1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------+
; Parameter Name                ; Value             ; Type                        ;
+-------------------------------+-------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                     ;
; PLL_TYPE                      ; Fast              ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                     ;
; LOCK_LOW                      ; 1                 ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                     ;
; SKIP_VCO                      ; OFF               ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                     ;
; BANDWIDTH                     ; 0                 ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; VCO_MIN                       ; 0                 ; Untyped                     ;
; VCO_MAX                       ; 0                 ; Untyped                     ;
; VCO_CENTER                    ; 0                 ; Untyped                     ;
; PFD_MIN                       ; 0                 ; Untyped                     ;
; PFD_MAX                       ; 0                 ; Untyped                     ;
; M_INITIAL                     ; 0                 ; Untyped                     ;
; M                             ; 0                 ; Untyped                     ;
; N                             ; 1                 ; Untyped                     ;
; M2                            ; 1                 ; Untyped                     ;
; N2                            ; 1                 ; Untyped                     ;
; SS                            ; 1                 ; Untyped                     ;
; C0_HIGH                       ; 0                 ; Untyped                     ;
; C1_HIGH                       ; 0                 ; Untyped                     ;
; C2_HIGH                       ; 0                 ; Untyped                     ;
; C3_HIGH                       ; 0                 ; Untyped                     ;
; C4_HIGH                       ; 0                 ; Untyped                     ;
; C5_HIGH                       ; 0                 ; Untyped                     ;
; C6_HIGH                       ; 0                 ; Untyped                     ;
; C7_HIGH                       ; 0                 ; Untyped                     ;
; C8_HIGH                       ; 0                 ; Untyped                     ;
; C9_HIGH                       ; 0                 ; Untyped                     ;
; C0_LOW                        ; 0                 ; Untyped                     ;
; C1_LOW                        ; 0                 ; Untyped                     ;
; C2_LOW                        ; 0                 ; Untyped                     ;
; C3_LOW                        ; 0                 ; Untyped                     ;
; C4_LOW                        ; 0                 ; Untyped                     ;
; C5_LOW                        ; 0                 ; Untyped                     ;
; C6_LOW                        ; 0                 ; Untyped                     ;
; C7_LOW                        ; 0                 ; Untyped                     ;
; C8_LOW                        ; 0                 ; Untyped                     ;
; C9_LOW                        ; 0                 ; Untyped                     ;
; C0_INITIAL                    ; 0                 ; Untyped                     ;
; C1_INITIAL                    ; 0                 ; Untyped                     ;
; C2_INITIAL                    ; 0                 ; Untyped                     ;
; C3_INITIAL                    ; 0                 ; Untyped                     ;
; C4_INITIAL                    ; 0                 ; Untyped                     ;
; C5_INITIAL                    ; 0                 ; Untyped                     ;
; C6_INITIAL                    ; 0                 ; Untyped                     ;
; C7_INITIAL                    ; 0                 ; Untyped                     ;
; C8_INITIAL                    ; 0                 ; Untyped                     ;
; C9_INITIAL                    ; 0                 ; Untyped                     ;
; C0_MODE                       ; BYPASS            ; Untyped                     ;
; C1_MODE                       ; BYPASS            ; Untyped                     ;
; C2_MODE                       ; BYPASS            ; Untyped                     ;
; C3_MODE                       ; BYPASS            ; Untyped                     ;
; C4_MODE                       ; BYPASS            ; Untyped                     ;
; C5_MODE                       ; BYPASS            ; Untyped                     ;
; C6_MODE                       ; BYPASS            ; Untyped                     ;
; C7_MODE                       ; BYPASS            ; Untyped                     ;
; C8_MODE                       ; BYPASS            ; Untyped                     ;
; C9_MODE                       ; BYPASS            ; Untyped                     ;
; C0_PH                         ; 0                 ; Untyped                     ;
; C1_PH                         ; 0                 ; Untyped                     ;
; C2_PH                         ; 0                 ; Untyped                     ;
; C3_PH                         ; 0                 ; Untyped                     ;
; C4_PH                         ; 0                 ; Untyped                     ;
; C5_PH                         ; 0                 ; Untyped                     ;
; C6_PH                         ; 0                 ; Untyped                     ;
; C7_PH                         ; 0                 ; Untyped                     ;
; C8_PH                         ; 0                 ; Untyped                     ;
; C9_PH                         ; 0                 ; Untyped                     ;
; L0_HIGH                       ; 1                 ; Untyped                     ;
; L1_HIGH                       ; 1                 ; Untyped                     ;
; G0_HIGH                       ; 1                 ; Untyped                     ;
; G1_HIGH                       ; 1                 ; Untyped                     ;
; G2_HIGH                       ; 1                 ; Untyped                     ;
; G3_HIGH                       ; 1                 ; Untyped                     ;
; E0_HIGH                       ; 1                 ; Untyped                     ;
; E1_HIGH                       ; 1                 ; Untyped                     ;
; E2_HIGH                       ; 1                 ; Untyped                     ;
; E3_HIGH                       ; 1                 ; Untyped                     ;
; L0_LOW                        ; 1                 ; Untyped                     ;
; L1_LOW                        ; 1                 ; Untyped                     ;
; G0_LOW                        ; 1                 ; Untyped                     ;
; G1_LOW                        ; 1                 ; Untyped                     ;
; G2_LOW                        ; 1                 ; Untyped                     ;
; G3_LOW                        ; 1                 ; Untyped                     ;
; E0_LOW                        ; 1                 ; Untyped                     ;
; E1_LOW                        ; 1                 ; Untyped                     ;
; E2_LOW                        ; 1                 ; Untyped                     ;
; E3_LOW                        ; 1                 ; Untyped                     ;
; L0_INITIAL                    ; 1                 ; Untyped                     ;
; L1_INITIAL                    ; 1                 ; Untyped                     ;
; G0_INITIAL                    ; 1                 ; Untyped                     ;
; G1_INITIAL                    ; 1                 ; Untyped                     ;
; G2_INITIAL                    ; 1                 ; Untyped                     ;
; G3_INITIAL                    ; 1                 ; Untyped                     ;
; E0_INITIAL                    ; 1                 ; Untyped                     ;
; E1_INITIAL                    ; 1                 ; Untyped                     ;
; E2_INITIAL                    ; 1                 ; Untyped                     ;
; E3_INITIAL                    ; 1                 ; Untyped                     ;
; L0_MODE                       ; BYPASS            ; Untyped                     ;
; L1_MODE                       ; BYPASS            ; Untyped                     ;
; G0_MODE                       ; BYPASS            ; Untyped                     ;
; G1_MODE                       ; BYPASS            ; Untyped                     ;
; G2_MODE                       ; BYPASS            ; Untyped                     ;
; G3_MODE                       ; BYPASS            ; Untyped                     ;
; E0_MODE                       ; BYPASS            ; Untyped                     ;
; E1_MODE                       ; BYPASS            ; Untyped                     ;
; E2_MODE                       ; BYPASS            ; Untyped                     ;
; E3_MODE                       ; BYPASS            ; Untyped                     ;
; L0_PH                         ; 0                 ; Untyped                     ;
; L1_PH                         ; 0                 ; Untyped                     ;
; G0_PH                         ; 0                 ; Untyped                     ;
; G1_PH                         ; 0                 ; Untyped                     ;
; G2_PH                         ; 0                 ; Untyped                     ;
; G3_PH                         ; 0                 ; Untyped                     ;
; E0_PH                         ; 0                 ; Untyped                     ;
; E1_PH                         ; 0                 ; Untyped                     ;
; E2_PH                         ; 0                 ; Untyped                     ;
; E3_PH                         ; 0                 ; Untyped                     ;
; M_PH                          ; 0                 ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                     ;
; CBXI_PARAMETER                ; VGA_CLK_altpll    ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE              ;
+-------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; V_FRONT        ; 10    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 33    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 45    ; Signed Integer                  ;
; V_TOTAL        ; 525   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Display:u3|VGA_Pattern:u1                                                                                                                                                                                                                                                                              ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name         ; Value                                                                                                                                                                                                                                                                                                        ; Type            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; SLIDER_LENGTH          ; 100                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_WIDTH           ; 10                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; SLIDER_LEFT_BOUNDARY   ; 50                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; SLIDER_RIGHT_BOUNDARY  ; 590                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_UP_BOUNDARY     ; 400                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_DOWN_BOUNDARY   ; 475                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_X_INIT_LOCATION ; 320                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_Y_INIT_LOCATION ; 475                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_LOW_SPEED       ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; SLIDER_MEDIUM_SPEED    ; 2                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; SLIDER_HIGH_SPEED      ; 3                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_X_INIT_LOCATION   ; 320                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; BALL_Y_INIT_LOCATION   ; 200                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; BALL_RADIUS            ; 10                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BALL_TOWARD_RIGHT      ; 0                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_LEFT       ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_UP         ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_DOWN       ; 0                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BLOCK_SIZE             ; 32                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BLOCK_RST_1            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000 ; Unsigned Binary ;
; BLOCK_RST_2            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000111111111111110000011111111111111110001111111111111111110 ; Unsigned Binary ;
; BLOCK_RST_3            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010111111010101000001111111111110000011111111111111111100000111111111111000001111111111111111110 ; Unsigned Binary ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                            ;
+------------------------------------+------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                         ;
; WIDTH_A                            ; 4                      ; Signed Integer                                  ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                  ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                         ;
; WIDTH_B                            ; 1                      ; Untyped                                         ;
; WIDTHAD_B                          ; 1                      ; Untyped                                         ;
; NUMWORDS_B                         ; 1                      ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                         ;
; BYTE_SIZE                          ; 8                      ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                         ;
; INIT_FILE                          ; ../assets/BLOCKS_R.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_sba1        ; Untyped                                         ;
+------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                            ;
+------------------------------------+------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                         ;
; WIDTH_A                            ; 4                      ; Signed Integer                                  ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                  ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                         ;
; WIDTH_B                            ; 1                      ; Untyped                                         ;
; WIDTHAD_B                          ; 1                      ; Untyped                                         ;
; NUMWORDS_B                         ; 1                      ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                         ;
; BYTE_SIZE                          ; 8                      ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                         ;
; INIT_FILE                          ; ../assets/BLOCKS_G.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_hba1        ; Untyped                                         ;
+------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                            ;
+------------------------------------+------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                         ;
; WIDTH_A                            ; 4                      ; Signed Integer                                  ;
; WIDTHAD_A                          ; 15                     ; Signed Integer                                  ;
; NUMWORDS_A                         ; 19200                  ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                         ;
; WIDTH_B                            ; 1                      ; Untyped                                         ;
; WIDTHAD_B                          ; 1                      ; Untyped                                         ;
; NUMWORDS_B                         ; 1                      ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                         ;
; BYTE_SIZE                          ; 8                      ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                         ;
; INIT_FILE                          ; ../assets/BLOCKS_B.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_cba1        ; Untyped                                         ;
+------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Slider:u5                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name         ; Value                                                                                                                                                                                                                                                                                                        ; Type            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; SLIDER_LENGTH          ; 100                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_WIDTH           ; 10                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; SLIDER_LEFT_BOUNDARY   ; 50                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; SLIDER_RIGHT_BOUNDARY  ; 590                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_UP_BOUNDARY     ; 400                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_DOWN_BOUNDARY   ; 475                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_X_INIT_LOCATION ; 320                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_Y_INIT_LOCATION ; 475                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_LOW_SPEED       ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; SLIDER_MEDIUM_SPEED    ; 2                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; SLIDER_HIGH_SPEED      ; 3                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_X_INIT_LOCATION   ; 320                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; BALL_Y_INIT_LOCATION   ; 200                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; BALL_RADIUS            ; 10                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BALL_TOWARD_RIGHT      ; 0                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_LEFT       ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_UP         ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_DOWN       ; 0                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BLOCK_SIZE             ; 32                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BLOCK_RST_1            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000 ; Unsigned Binary ;
; BLOCK_RST_2            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000111111111111110000011111111111111110001111111111111111110 ; Unsigned Binary ;
; BLOCK_RST_3            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010111111010101000001111111111110000011111111111111111100000111111111111000001111111111111111110 ; Unsigned Binary ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ball:u6                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name         ; Value                                                                                                                                                                                                                                                                                                        ; Type            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; SLIDER_LENGTH          ; 100                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_WIDTH           ; 10                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; SLIDER_LEFT_BOUNDARY   ; 50                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; SLIDER_RIGHT_BOUNDARY  ; 590                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_UP_BOUNDARY     ; 400                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_DOWN_BOUNDARY   ; 475                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_X_INIT_LOCATION ; 320                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_Y_INIT_LOCATION ; 475                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_LOW_SPEED       ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; SLIDER_MEDIUM_SPEED    ; 2                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; SLIDER_HIGH_SPEED      ; 3                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_X_INIT_LOCATION   ; 320                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; BALL_Y_INIT_LOCATION   ; 200                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; BALL_RADIUS            ; 10                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BALL_TOWARD_RIGHT      ; 0                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_LEFT       ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_UP         ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_DOWN       ; 0                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BLOCK_SIZE             ; 32                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BLOCK_RST_1            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000 ; Unsigned Binary ;
; BLOCK_RST_2            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000111111111111110000011111111111111110001111111111111111110 ; Unsigned Binary ;
; BLOCK_RST_3            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010111111010101000001111111111110000011111111111111111100000111111111111000001111111111111111110 ; Unsigned Binary ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Crash:u7                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name         ; Value                                                                                                                                                                                                                                                                                                        ; Type            ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; SLIDER_LENGTH          ; 100                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_WIDTH           ; 10                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; SLIDER_LEFT_BOUNDARY   ; 50                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; SLIDER_RIGHT_BOUNDARY  ; 590                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_UP_BOUNDARY     ; 400                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_DOWN_BOUNDARY   ; 475                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_X_INIT_LOCATION ; 320                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_Y_INIT_LOCATION ; 475                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; SLIDER_LOW_SPEED       ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; SLIDER_MEDIUM_SPEED    ; 2                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; SLIDER_HIGH_SPEED      ; 3                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_X_INIT_LOCATION   ; 320                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; BALL_Y_INIT_LOCATION   ; 200                                                                                                                                                                                                                                                                                                          ; Signed Integer  ;
; BALL_RADIUS            ; 10                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BALL_TOWARD_RIGHT      ; 0                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_LEFT       ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_UP         ; 1                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BALL_TOWARD_DOWN       ; 0                                                                                                                                                                                                                                                                                                            ; Signed Integer  ;
; BLOCK_SIZE             ; 32                                                                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BLOCK_RST_1            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000 ; Unsigned Binary ;
; BLOCK_RST_2            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000111111111111110000011111111111111110001111111111111111110 ; Unsigned Binary ;
; BLOCK_RST_3            ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010111111010101000001111111111110000011111111111111111100000111111111111000001111111111111111110 ; Unsigned Binary ;
+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; VGA_CLK:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; Fast                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                ;
; Entity Instance                           ; VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 4                                                                ;
;     -- NUMWORDS_A                         ; 19200                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 4                                                                ;
;     -- NUMWORDS_A                         ; 19200                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 4                                                                ;
;     -- NUMWORDS_A                         ; 19200                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                           ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyBoard:u4"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; oControl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Display:u3|VGA_Image:u2"                                                                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed   ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (4 bits) it drives; bit(s) "oRed[9..4]" have no fanouts                           ;
; oGreen ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (4 bits) it drives; bit(s) "oGreen[9..4]" have no fanouts                         ;
; oBlue  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (4 bits) it drives; bit(s) "oBlue[9..4]" have no fanouts                          ;
; iVGA_X ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "iVGA_X[10..10]" will be connected to GND. ;
; iVGA_Y ; Input  ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "iVGA_Y[10..10]" will be connected to GND. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Display:u3|VGA_Pattern:u1"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; oRed   ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (4 bits) it drives; bit(s) "oRed[9..4]" have no fanouts   ;
; oGreen ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (4 bits) it drives; bit(s) "oGreen[9..4]" have no fanouts ;
; oBlue  ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (4 bits) it drives; bit(s) "oBlue[9..4]" have no fanouts  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Display:u3"                                                                                                                                                          ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed   ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; oGreen ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; oBlue  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u2"                                                                                                                              ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; oCurrent_X   ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "oCurrent_X[10..10]" have no fanouts ;
; oCurrent_Y   ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "oCurrent_Y[10..10]" have no fanouts ;
; oVGA_R[9..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oVGA_G[9..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oVGA_B[9..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; oVGA_SYNC    ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; oVGA_BLANK   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; oVGA_CLOCK   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Jun 15 09:50:05 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_VGA -c DE0_VGA
Info: Found 1 design units, including 1 entities, in source file V/VGA_Display.v
    Info: Found entity 1: VGA_Display
Warning (10238): Verilog Module Declaration warning at VGA_Image.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "VGA_Image"
Info: Found 1 design units, including 1 entities, in source file V/VGA_Image.v
    Info: Found entity 1: VGA_Image
Info: Found 1 design units, including 1 entities, in source file V/KeyBoard.v
    Info: Found entity 1: KeyBoard
Info: Found 1 design units, including 1 entities, in source file V/Crash.v
    Info: Found entity 1: Crash
Info: Found 1 design units, including 1 entities, in source file V/Ball.v
    Info: Found entity 1: Ball
Info: Found 1 design units, including 1 entities, in source file V/Slider.v
    Info: Found entity 1: Slider
Info: Found 1 design units, including 1 entities, in source file V/VGA_Ctrl.v
    Info: Found entity 1: VGA_Ctrl
Info: Found 1 design units, including 1 entities, in source file V/VGA_CLK.v
    Info: Found entity 1: VGA_CLK
Info: Found 1 design units, including 1 entities, in source file V/VGA_Pattern.v
    Info: Found entity 1: VGA_Pattern
Info: Found 1 design units, including 1 entities, in source file DE0_VGA.v
    Info: Found entity 1: DE0_VGA
Info: Found 1 design units, including 1 entities, in source file V/Level_CTRL.v
    Info: Found entity 1: Level_CTRL
Info: Found 1 design units, including 1 entities, in source file V/LED.v
    Info: Found entity 1: LED
Info: Found 1 design units, including 1 entities, in source file images/B.v
    Info: Found entity 1: B
Info: Found 1 design units, including 1 entities, in source file images/G.v
    Info: Found entity 1: G
Info: Found 1 design units, including 1 entities, in source file images/R.v
    Info: Found entity 1: R
Info: Elaborating entity "DE0_VGA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE0_VGA.v(208): truncated value with size 16 to match size of target (15)
Warning (10034): Output port "UART_TXD" at DE0_VGA.v(144) has no driver
Warning (10034): Output port "UART_CTS" at DE0_VGA.v(146) has no driver
Warning (10034): Output port "DRAM_ADDR[12]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[11]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[10]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[9]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[8]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[7]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[6]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[5]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[4]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[3]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[2]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[1]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_ADDR[0]" at DE0_VGA.v(150) has no driver
Warning (10034): Output port "DRAM_LDQM" at DE0_VGA.v(151) has no driver
Warning (10034): Output port "DRAM_UDQM" at DE0_VGA.v(152) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE0_VGA.v(153) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE0_VGA.v(154) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE0_VGA.v(155) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE0_VGA.v(156) has no driver
Warning (10034): Output port "DRAM_BA_0" at DE0_VGA.v(157) has no driver
Warning (10034): Output port "DRAM_BA_1" at DE0_VGA.v(158) has no driver
Warning (10034): Output port "DRAM_CLK" at DE0_VGA.v(159) has no driver
Warning (10034): Output port "DRAM_CKE" at DE0_VGA.v(160) has no driver
Warning (10034): Output port "FL_ADDR[21]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[20]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[19]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[18]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[17]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[16]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[15]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[14]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[13]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[12]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[11]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[10]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[9]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[8]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[7]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[6]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[5]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[4]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[3]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[2]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[1]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_ADDR[0]" at DE0_VGA.v(164) has no driver
Warning (10034): Output port "FL_WE_N" at DE0_VGA.v(165) has no driver
Warning (10034): Output port "FL_RST_N" at DE0_VGA.v(166) has no driver
Warning (10034): Output port "FL_OE_N" at DE0_VGA.v(167) has no driver
Warning (10034): Output port "FL_CE_N" at DE0_VGA.v(168) has no driver
Warning (10034): Output port "FL_WP_N" at DE0_VGA.v(169) has no driver
Warning (10034): Output port "FL_BYTE_N" at DE0_VGA.v(170) has no driver
Warning (10034): Output port "LCD_BLON" at DE0_VGA.v(174) has no driver
Warning (10034): Output port "LCD_RW" at DE0_VGA.v(175) has no driver
Warning (10034): Output port "LCD_EN" at DE0_VGA.v(176) has no driver
Warning (10034): Output port "LCD_RS" at DE0_VGA.v(177) has no driver
Warning (10034): Output port "SD_CLK" at DE0_VGA.v(182) has no driver
Warning (10034): Output port "GPIO0_CLKOUT[1]" at DE0_VGA.v(197) has no driver
Warning (10034): Output port "GPIO0_CLKOUT[0]" at DE0_VGA.v(197) has no driver
Warning (10034): Output port "GPIO1_CLKOUT[1]" at DE0_VGA.v(200) has no driver
Warning (10034): Output port "GPIO1_CLKOUT[0]" at DE0_VGA.v(200) has no driver
Info: Elaborating entity "VGA_CLK" for hierarchy "VGA_CLK:u1"
Info: Elaborating entity "altpll" for hierarchy "VGA_CLK:u1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_CLK:u1|altpll:altpll_component"
Info: Instantiated megafunction "VGA_CLK:u1|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_CLK"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "Fast"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/VGA_CLK_altpll.v
    Info: Found entity 1: VGA_CLK_altpll
Info: Elaborating entity "VGA_CLK_altpll" for hierarchy "VGA_CLK:u1|altpll:altpll_component|VGA_CLK_altpll:auto_generated"
Info: Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u2"
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(60): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(61): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(62): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(64): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(65): truncated value with size 32 to match size of target (11)
Info: Elaborating entity "VGA_Display" for hierarchy "VGA_Display:u3"
Warning (10230): Verilog HDL assignment warning at VGA_Display.v(56): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "VGA_Pattern" for hierarchy "VGA_Display:u3|VGA_Pattern:u1"
Info: Elaborating entity "VGA_Image" for hierarchy "VGA_Display:u3|VGA_Image:u2"
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(50): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(65): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(67): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(68): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(72): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(73): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(74): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(75): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(79): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Image.v(80): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "oRed[9]" at VGA_Image.v(12) has no driver
Warning (10034): Output port "oRed[8]" at VGA_Image.v(12) has no driver
Warning (10034): Output port "oRed[7]" at VGA_Image.v(12) has no driver
Warning (10034): Output port "oRed[6]" at VGA_Image.v(12) has no driver
Warning (10034): Output port "oRed[5]" at VGA_Image.v(12) has no driver
Warning (10034): Output port "oRed[4]" at VGA_Image.v(12) has no driver
Warning (10034): Output port "oGreen[9]" at VGA_Image.v(13) has no driver
Warning (10034): Output port "oGreen[8]" at VGA_Image.v(13) has no driver
Warning (10034): Output port "oGreen[7]" at VGA_Image.v(13) has no driver
Warning (10034): Output port "oGreen[6]" at VGA_Image.v(13) has no driver
Warning (10034): Output port "oGreen[5]" at VGA_Image.v(13) has no driver
Warning (10034): Output port "oGreen[4]" at VGA_Image.v(13) has no driver
Warning (10034): Output port "oBlue[9]" at VGA_Image.v(14) has no driver
Warning (10034): Output port "oBlue[8]" at VGA_Image.v(14) has no driver
Warning (10034): Output port "oBlue[7]" at VGA_Image.v(14) has no driver
Warning (10034): Output port "oBlue[6]" at VGA_Image.v(14) has no driver
Warning (10034): Output port "oBlue[5]" at VGA_Image.v(14) has no driver
Warning (10034): Output port "oBlue[4]" at VGA_Image.v(14) has no driver
Info: Elaborating entity "R" for hierarchy "VGA_Display:u3|VGA_Image:u2|R:u1"
Info: Elaborating entity "altsyncram" for hierarchy "VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component"
Info: Instantiated megafunction "VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../assets/BLOCKS_R.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "19200"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sba1.tdf
    Info: Found entity 1: altsyncram_sba1
Info: Elaborating entity "altsyncram_sba1" for hierarchy "VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_57a.tdf
    Info: Found entity 1: decode_57a
Info: Elaborating entity "decode_57a" for hierarchy "VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated|decode_57a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_olb.tdf
    Info: Found entity 1: mux_olb
Info: Elaborating entity "mux_olb" for hierarchy "VGA_Display:u3|VGA_Image:u2|R:u1|altsyncram:altsyncram_component|altsyncram_sba1:auto_generated|mux_olb:mux2"
Info: Elaborating entity "G" for hierarchy "VGA_Display:u3|VGA_Image:u2|G:u2"
Info: Elaborating entity "altsyncram" for hierarchy "VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../assets/BLOCKS_G.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "19200"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hba1.tdf
    Info: Found entity 1: altsyncram_hba1
Info: Elaborating entity "altsyncram_hba1" for hierarchy "VGA_Display:u3|VGA_Image:u2|G:u2|altsyncram:altsyncram_component|altsyncram_hba1:auto_generated"
Info: Elaborating entity "B" for hierarchy "VGA_Display:u3|VGA_Image:u2|B:u3"
Info: Elaborating entity "altsyncram" for hierarchy "VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../assets/BLOCKS_B.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "19200"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cba1.tdf
    Info: Found entity 1: altsyncram_cba1
Info: Elaborating entity "altsyncram_cba1" for hierarchy "VGA_Display:u3|VGA_Image:u2|B:u3|altsyncram:altsyncram_component|altsyncram_cba1:auto_generated"
Info: Elaborating entity "KeyBoard" for hierarchy "KeyBoard:u4"
Info: Elaborating entity "Slider" for hierarchy "Slider:u5"
Warning (10230): Verilog HDL assignment warning at Slider.v(37): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Slider.v(40): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Slider.v(43): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Slider.v(46): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Slider.v(49): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Slider.v(35): inferring latch(es) for variable "slider_x", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Slider.v(58): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Slider.v(61): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Slider.v(64): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Slider.v(67): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Slider.v(70): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Slider.v(56): inferring latch(es) for variable "slider_y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "slider_y[0]" at Slider.v(56)
Info (10041): Inferred latch for "slider_x[0]" at Slider.v(35)
Info: Elaborating entity "Ball" for hierarchy "Ball:u6"
Warning (10230): Verilog HDL assignment warning at Ball.v(40): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Ball.v(43): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Ball.v(46): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Ball.v(55): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Ball.v(58): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Ball.v(61): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Ball.v(53): inferring latch(es) for variable "ball_x", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at Ball.v(72): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Ball.v(75): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Ball.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Ball.v(87): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Ball.v(90): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Ball.v(93): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Ball.v(85): inferring latch(es) for variable "ball_y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ball_y[0]" at Ball.v(85)
Info (10041): Inferred latch for "ball_x[0]" at Ball.v(53)
Info: Elaborating entity "Crash" for hierarchy "Crash:u7"
Warning (10230): Verilog HDL assignment warning at Crash.v(50): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Crash.v(52): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Crash.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Crash.v(88): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Crash.v(106): truncated value with size 32 to match size of target (1)
Critical Warning (10237): Verilog HDL warning at Crash.v(125): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(126): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(127): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(129): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(130): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(131): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(133): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(134): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(135): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(137): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(138): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Crash.v(139): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info: Elaborating entity "Level_CTRL" for hierarchy "Level_CTRL:u8"
Warning (10036): Verilog HDL or VHDL warning at Level_CTRL.v(35): object "PASS_LEVEL" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Level_CTRL.v(49): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Level_CTRL.v(68): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Level_CTRL.v(91): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "LED" for hierarchy "LED:u9"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[9]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[8]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[7]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[6]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[5]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[4]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[9]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[8]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[7]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[6]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[5]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[4]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[9]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[8]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[7]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[6]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[5]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[4]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[9]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[8]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[7]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[6]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[5]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_R[4]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[9]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[8]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[7]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[6]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[5]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_G[4]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[9]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[8]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[7]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[6]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[5]" is missing source, defaulting to GND
    Warning (12110): Net "mVGA_B[4]" is missing source, defaulting to GND
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following bidir pins have no drivers
    Warning: Bidir "FL_DQ15_AM1" has no driver
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Crash:u7|oState_flag[22]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[22]~_emulated" and latch "Crash:u7|oState_flag[22]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[23]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[23]~_emulated" and latch "Crash:u7|oState_flag[22]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[49]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[49]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[50]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[50]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[48]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[48]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[51]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[51]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[16]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[16]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[17]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[17]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[18]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[18]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[54]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[54]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[53]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[53]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[52]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[52]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[55]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[55]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[41]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[41]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[42]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[42]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[43]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[43]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[14]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[14]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[13]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[13]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[12]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[12]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[15]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[15]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[9]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[9]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[10]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[10]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[8]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[8]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[11]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[11]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[46]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[46]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[45]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[45]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[44]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[44]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[47]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[47]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[33]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[33]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[34]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[34]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[32]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[32]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[35]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[35]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[6]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[6]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[5]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[5]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[4]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[4]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[7]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[7]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[1]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[1]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[2]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[2]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[3]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[3]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[36]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[36]~_emulated" and latch "Crash:u7|oState_flag[22]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[37]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[37]~_emulated" and latch "Crash:u7|oState_flag[22]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[25]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[25]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[26]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[26]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[24]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[24]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[27]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[27]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[56]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[56]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[57]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[57]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[58]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[58]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[74]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[74]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[73]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[73]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[72]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[72]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[75]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[75]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[81]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[81]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[83]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[83]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[65]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[65]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[66]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[66]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[64]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[64]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[67]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[67]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[89]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[89]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[90]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[90]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[88]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[88]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[91]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[91]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[70]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[70]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[69]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[69]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[68]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[68]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[71]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[71]~_emulated" and latch "Crash:u7|oState_flag[49]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[85]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[85]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[87]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[87]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[92]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[92]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[94]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[94]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[96]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[96]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
    Warning (13310): Register "Crash:u7|oState_flag[98]" is converted into an equivalent circuit using register "Crash:u7|oState_flag[98]~_emulated" and latch "Crash:u7|oState_flag[41]~latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_D[1]" is stuck at GND
    Warning (13410): Pin "HEX0_DP" is stuck at VCC
    Warning (13410): Pin "HEX1_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX1_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX1_DP" is stuck at VCC
    Warning (13410): Pin "HEX2_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX2_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX2_DP" is stuck at VCC
    Warning (13410): Pin "HEX3_D[0]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[1]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[2]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[3]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[4]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[5]" is stuck at VCC
    Warning (13410): Pin "HEX3_D[6]" is stuck at VCC
    Warning (13410): Pin "HEX3_DP" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDG[9]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_BYTE_N" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO0_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[0]" is stuck at GND
    Warning (13410): Pin "GPIO1_CLKOUT[1]" is stuck at GND
Info: Generated suppressed messages file F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/DE0_VGA.map.smsg
Warning: Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
Info: Implemented 1989 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 118 output pins
    Info: Implemented 111 bidirectional pins
    Info: Implemented 1700 logic cells
    Info: Implemented 36 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 377 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Fri Jun 15 09:50:50 2018
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/Project/FPGA/BLOCK3.0/BLOCK/FPGA-game-master/DE0_VGA.map.smsg.


