  **** HLS Build v2025.1.1 6214317
INFO: [HLS 200-2005] Using work_dir /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg
WARNING: [HLS 200-2001] file not found '../src/include/weight_loader.h' see [hls] from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(13)
WARNING: [HLS 200-2001] file not found '../src/main/weight_loader.cpp' see [hls] from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(15)
WARNING: [HLS 200-2001] file not found '../src/include/scale_loader_distributor.h' see [hls] from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(16)
WARNING: [HLS 200-2001] file not found '../src/main/scale_loader_distributor.cpp' see [hls] from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/common/params.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/common/params.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Mul_Adder_Tree_128.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Mul_Adder_Tree_128.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/weight_loader.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(13)
WARNING: [HLS 200-40] Cannot find design file '../src/include/weight_loader.h'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Mul_Adder_Tree_128.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Mul_Adder_Tree_128.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/weight_loader.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(15)
WARNING: [HLS 200-40] Cannot find design file '../src/main/weight_loader.cpp'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/scale_loader_distributor.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(16)
WARNING: [HLS 200-40] Cannot find design file '../src/include/scale_loader_distributor.h'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/scale_loader_distributor.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(17)
WARNING: [HLS 200-40] Cannot find design file '../src/main/scale_loader_distributor.cpp'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Accumulator_Quantizer.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Accumulator_Quantizer.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Bias_Merger.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Bias_Merger.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Gemv_Test.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Gemv_Test.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Scale_Loader_Distributor.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(21)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Scale_Loader_Distributor.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Stream_Copy.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(22)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Stream_Copy.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Weight_Loader.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(23)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Weight_Loader.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Accumulator_Quantizer.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(24)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Accumulator_Quantizer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Bias_Merger.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(25)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Bias_Merger.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Gemv_Test.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(26)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Gemv_Test.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Scale_Loader_Distributor.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(27)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Scale_Loader_Distributor.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Stream_Copy.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(28)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Stream_Copy.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Weight_Loader.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(29)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Weight_Loader.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/SoftMax.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(30)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/SoftMax.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/SoftMax.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(31)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/SoftMax.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src/testbench/Softmax/tb_SoftMax.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(32)
INFO: [HLS 200-10] Adding test bench file '/home/percy/data/HDL/HybridModelTest/src/testbench/Softmax/tb_SoftMax.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=Softmax' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcv80-lsva4737-2MHP-e-S' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(1)
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1465] Applying config ini 'clock=200MHz' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=27%' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/vitis-comp.json
WARNING: [HLS 200-40] Cannot find source file ../src/main/scale_loader_distributor.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file ../src/include/scale_loader_distributor.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file ../src/main/weight_loader.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file ../src/include/weight_loader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5.73 seconds. CPU system time: 1.45 seconds. Elapsed time: 7.08 seconds; current allocated memory: 668.840 MB.
INFO: [HLS 200-10] Analyzing design file '../src/main/SoftMax.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../src/main/SoftMax.cpp:14:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (../src/main/SoftMax.cpp:14:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../src/main/SoftMax.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-10] Analyzing design file '../src/main/Weight_Loader.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file '../src/main/Stream_Copy.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file '../src/main/Scale_Loader_Distributor.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file '../src/main/Gemv_Test.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../src/main/Gemv_Test.cpp:73:42)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../src/main/Gemv_Test.cpp:73:60)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../src/main/Gemv_Test.cpp:85:75)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../src/main/Gemv_Test.cpp:36:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../src/main/Gemv_Test.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'output_buffer' (../src/main/Gemv_Test.cpp:29:19)
INFO: [HLS 200-10] Analyzing design file '../src/main/Bias_Merger.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file '../src/main/Accumulator_Quantizer.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO: [HLS 200-10] Analyzing design file '../src/main/Mul_Adder_Tree_128.cpp' ... 
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../src/main/Mul_Adder_Tree_128.cpp:30:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../src/main/Mul_Adder_Tree_128.cpp:30:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../src/main/Mul_Adder_Tree_128.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 134.61 seconds. CPU system time: 13.84 seconds. Elapsed time: 150.09 seconds; current allocated memory: 710.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,127 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 708 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 472 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 315 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 293 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 293 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 313 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'in_stream' (../src/main/SoftMax.cpp:7:0)
WARNING: [HLS 214-387] Ignore depth setting for top argument 'out_stream' (../src/main/SoftMax.cpp:7:0)
INFO: [HLS 214-131] Inlining function 'hls::exp(half)' into 'hls::half_exp(half)' (/wrk/ci/prod/2025.1.1/hls_product/continuous/218/2025.1.1/src/shared/hls/clib/hlsmath/src/c++/exphalf.cpp:30:9)
INFO: [HLS 214-131] Inlining function 'hls::half_exp(half)' into 'Softmax(hls::stream<half, 0>&, hls::stream<half, 0>&, int)' (../src/main/SoftMax.cpp:64:36)
INFO: [HLS 214-376] automatically set the pipeline for Loop< divide> at ../src/main/SoftMax.cpp:75:5 
INFO: [HLS 214-455] Changing loop 'Loop_max_value_proc' (../src/main/SoftMax.cpp:38:5) to a process function for dataflow in function 'Softmax' (../src/main/SoftMax.cpp:38:5)
INFO: [HLS 214-455] Changing loop 'Loop_sub_max_proc' (../src/main/SoftMax.cpp:52:5) to a process function for dataflow in function 'Softmax' (../src/main/SoftMax.cpp:52:5)
INFO: [HLS 214-455] Changing loop 'Loop_divide_proc' (../src/main/SoftMax.cpp:75:5) to a process function for dataflow in function 'Softmax' (../src/main/SoftMax.cpp:75:5)
INFO: [HLS 214-455] Changing loop 'Loop_softmax_output_proc' (../src/main/SoftMax.cpp:83:5) to a process function for dataflow in function 'Softmax' (../src/main/SoftMax.cpp:83:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.67 seconds. Elapsed time: 8.17 seconds; current allocated memory: 713.230 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 713.230 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 713.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/main/SoftMax.cpp:70: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 713.230 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'Softmax' (../src/main/SoftMax.cpp:3:1), detected/extracted 4 process function(s): 
	 'Loop_max_value_proc'
	 'Loop_sub_max_proc'
	 'Loop_divide_proc'
	 'Loop_softmax_output_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/SoftMax.cpp:59:9) to (../src/main/SoftMax.cpp:57:26) in function 'Loop_sub_max_proc'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/SoftMax.cpp:56:15) to (../src/main/SoftMax.cpp:52:5) in function 'Loop_sub_max_proc'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 735.281 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'sub_max'(../src/main/SoftMax.cpp:52:5) and 'VITIS_LOOP_57_2'(../src/main/SoftMax.cpp:57:26) in function 'Loop_sub_max_proc' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'softmax_output'(../src/main/SoftMax.cpp:83:5) and 'VITIS_LOOP_86_3'(../src/main/SoftMax.cpp:86:26) in function 'Loop_softmax_output_proc' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'max_value'(../src/main/SoftMax.cpp:38:5) and 'VITIS_LOOP_41_1'(../src/main/SoftMax.cpp:41:26) in function 'Loop_max_value_proc' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'sub_max' (../src/main/SoftMax.cpp:52:5) in function 'Loop_sub_max_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'softmax_output' (../src/main/SoftMax.cpp:83:5) in function 'Loop_softmax_output_proc' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'max_value' (../src/main/SoftMax.cpp:38:5) in function 'Loop_max_value_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 793.105 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Softmax' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 794.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 794.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_max_value_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 794.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 794.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_57_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 795.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sub_max_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 795.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_divide_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'divide'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'divide'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 795.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 795.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_86_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 795.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 795.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_softmax_output_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 796.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 796.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Loop_softmax_output_proc_U0 (from Loop_sub_max_proc_U0 to Loop_softmax_output_proc_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 796.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 796.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hcmp_16ns_16ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 796.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_max_value_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_max_value_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 796.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2' pipeline 'VITIS_LOOP_57_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_6ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hexp_16ns_16ns_16_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hptodp_16ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sub_max_proc_Pipeline_VITIS_LOOP_57_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 799.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sub_max_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_32ns_5ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sub_max_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 803.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_divide_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_divide_proc' pipeline 'divide' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hdiv_16ns_16ns_16_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_divide_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 805.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3' pipeline 'VITIS_LOOP_86_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_softmax_output_proc_Pipeline_VITIS_LOOP_86_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 806.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_softmax_output_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_softmax_output_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 807.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Softmax/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Softmax/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Softmax/seq_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Softmax' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'seq_len' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax'.
INFO: [RTMG 210-285] Implementing FIFO 'max_value_stream_U(Softmax_fifo_w16_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_bypass_stream_U(Softmax_fifo_w16_d16384_U)' using Ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'seq_len_c1_U(Softmax_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_exp_stream_U(Softmax_fifo_w16_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'exp_bypass_stream_U(Softmax_fifo_w16_d16384_U)' using Ultra RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'seq_len_c_U(Softmax_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inv_sum_exp_stream_U(Softmax_fifo_w16_d128_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_sub_max_proc_U0_U(Softmax_start_for_Loop_sub_max_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_divide_proc_U0_U(Softmax_start_for_Loop_divide_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_softmax_output_proc_U0_U(Softmax_start_for_Loop_softmax_output_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 807.902 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 811.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 827.602 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Softmax.
INFO: [VLOG 209-307] Generating Verilog RTL for Softmax.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.05 MHz
INFO: [HLS 200-112] Total CPU user time: 147.36 seconds. Total CPU system time: 16.23 seconds. Total elapsed time: 169.69 seconds; peak allocated memory: 827.602 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 2m 53s
