# 512-Bit-AES-Encryption
512-bit AES using 128-bit AES in Verilog (FPGA-modelsim)
