Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/FPGA/Xilinx_install/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0ad23b6989d248f1b4032f109687a41a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_adxl362_controller_tb_behav xil_defaultlib.spi_adxl362_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_adxl362_controller
Compiling module xil_defaultlib.spi_adxl362_controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_adxl362_controller_tb_behav
