<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Open FFBoard: rusb2_type.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_blue_128.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Open FFBoard
   </div>
   <div id="projectbrief">Open source force feedback firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rusb2__type_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rusb2_type.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rusb2__type_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * The MIT License (MIT)</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * Copyright (c) 2022 Rafael Silva (@perigoso)</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * of this software and associated documentation files (the &quot;Software&quot;), to deal</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * in the Software without restriction, including without limitation the rights</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * copies of the Software, and to permit persons to whom the Software is</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * The above copyright notice and this permission notice shall be included in</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * all copies or substantial portions of the Software.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * THE SOFTWARE.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> *</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> * This file is part of the TinyUSB stack.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#ifndef _TUSB_RUSB2_TYPE_H_</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#define _TUSB_RUSB2_TYPE_H_</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// CCRX specific attribute to generate a Code that Accesses Variables in the Declared Size</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#ifdef __CCRX__</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">  #define _ccrx_evenaccess __evenaccess</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">  #define _ccrx_evenaccess</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/*--------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Register Definitions                                           */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">/*--------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/* Start of definition of packed structs (used by the CCRX toolchain) */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>TU_ATTR_PACKED_BEGIN</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>TU_ATTR_BIT_FIELD_ORDER_BEGIN</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">// TODO same as RUSB2_PIPE_TR_t</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html">   53</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> <a class="code hl_struct" href="struct__ccrx__evenaccess.html">_ccrx_evenaccess</a> {</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abaf32fa3ed92ab39a512f75683fb1309">   56</a></span>      <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a>      : 8;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1c3d69e7b55ab0a1aeb5addd4098aed4">   57</a></span>      <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1c3d69e7b55ab0a1aeb5addd4098aed4">TRCLR</a>: 1;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afed0ac45514c27376db65cd0c2d73db8">   58</a></span>      <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afed0ac45514c27376db65cd0c2d73db8">TRENB</a>: 1;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a77e758f5e0e324747ae6aa9f6eac8940">   59</a></span>      <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a>      : 0;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    };</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1928f5308bdfd3ee9c18d8c87502ba2b">   61</a></span>    <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1928f5308bdfd3ee9c18d8c87502ba2b">TRE</a>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  };</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad48fb4dc58569824e4d92df490273acb">   63</a></span>  <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad48fb4dc58569824e4d92df490273acb">TRN</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a2bf12db57b68458f7fa674590801ab97">   64</a></span>} <a class="code hl_typedef" href="rusb2__type_8h.html#a2bf12db57b68458f7fa674590801ab97">reg_pipetre_t</a>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html">   66</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a513ac4afbb6b0fa8595a64ab0645bdeb">   68</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a513ac4afbb6b0fa8595a64ab0645bdeb">E</a>; <span class="comment">/* (@ 0x00000000) Pipe Transaction Counter Enable Register */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#ab05d5bb3b96d15c976c46c576208a6c7">   71</a></span>      <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a>                : 8;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#ab2087c92d9a703ba940aa44564f4a678">   72</a></span>      <span class="keyword">volatile</span> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#ab2087c92d9a703ba940aa44564f4a678">TRCLR</a> : 1; <span class="comment">/* [8..8] Transaction Counter Clear */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#aa2c5cc3604da37300fdb78a436ae3c97">   73</a></span>      <span class="keyword">volatile</span> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#aa2c5cc3604da37300fdb78a436ae3c97">TRENB</a> : 1; <span class="comment">/* [9..9] Transaction Counter Enable */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a4dfa483be25eeb2af83c2a2733281b03">   74</a></span>      <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a>                : 6;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a7b2bcf1d5d048c5c865bbe8a94f67655">   75</a></span>    } E_b;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  };</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a1f0250e1d8ffa2bff7b45c03731f681d">   79</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a1f0250e1d8ffa2bff7b45c03731f681d">N</a>; <span class="comment">/* (@ 0x00000002) Pipe Transaction Counter Register */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a953e5c73272033c93b281f54aed6f639">   82</a></span>      <span class="keyword">volatile</span> <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">uint16_t</a> <a class="code hl_variable" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a953e5c73272033c93b281f54aed6f639">TRNCNT</a> : 16; <span class="comment">/* [15..0] Transaction Counter */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a6fd149392bf9db8f7dd05e6abc210130">   83</a></span>    } N_b;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  };</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>} <a class="code hl_struct" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html">RUSB2_PIPE_TR_t</a>; <span class="comment">/* Size = 4 (0x4) */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* RUSB2 Registers Structure */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct__ccrx__evenaccess.html">_ccrx_evenaccess</a> {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab0f5952bd8c0b97a0e8e37275b2f9a4e">   91</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab0f5952bd8c0b97a0e8e37275b2f9a4e">SYSCFG</a>; <span class="comment">/* (@ 0x00000000) System Configuration Control Register */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a89eaacf1041061a4709664362f428aad">   94</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a89eaacf1041061a4709664362f428aad">USBE</a>  : 1; <span class="comment">/* [0..0] USB Operation Enable */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>      uint16_t                : 2;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a00f90c663fd90c9812dfaa89ed4ba1c9">   96</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a00f90c663fd90c9812dfaa89ed4ba1c9">DMRPU</a> : 1; <span class="comment">/* [3..3] D- Line Resistor Control */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abb2a9016f89b5ec3ef6f32a85a3b9bd9">   97</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abb2a9016f89b5ec3ef6f32a85a3b9bd9">DPRPU</a> : 1; <span class="comment">/* [4..4] D+ Line Resistor Control */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad86e51bf5a1977f03de6f5aa21b6a0c3">   98</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad86e51bf5a1977f03de6f5aa21b6a0c3">DRPD</a>  : 1; <span class="comment">/* [5..5] D+/D- Line Resistor Control */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abab60fedddcac2558de15cc0514cb8d6">   99</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abab60fedddcac2558de15cc0514cb8d6">DCFM</a>  : 1; <span class="comment">/* [6..6] Controller Function Select */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3c9a210ce2d44757f7d4c96b01d2e861">  100</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3c9a210ce2d44757f7d4c96b01d2e861">HSE</a>   : 1; <span class="comment">// [7..7] High-Speed Operation Enable</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2ad9edc705ab19aa8eb1626318648707">  101</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2ad9edc705ab19aa8eb1626318648707">CNEN</a>  : 1; <span class="comment">/* [8..8] CNEN Single End Receiver Enable */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>      uint16_t                : 1;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa3a79103c22dbe712d143e8f3bd12469">  103</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa3a79103c22dbe712d143e8f3bd12469">SCKE</a>  : 1; <span class="comment">/* [10..10] USB Clock Enable */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab59d9c012c91ac675bc31a3451c8ac4d">  104</a></span>      uint16_t                : 5;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac9653e11f38c5e9073c6369703889c58">  105</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac9653e11f38c5e9073c6369703889c58">SYSCFG_b</a>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  };</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4d2a2edfa3b6246ed03a04b980e766a0">  109</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4d2a2edfa3b6246ed03a04b980e766a0">BUSWAIT</a>; <span class="comment">/* (@ 0x00000002) CPU Bus Wait Register */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4df6463cdac01b2dd7b58f88ee2ff45e">  112</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4df6463cdac01b2dd7b58f88ee2ff45e">BWAIT</a> : 4; <span class="comment">/* [3..0] CPU Bus Access Wait Specification BWAIT waits (BWAIT+2 access cycles) */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>      uint16_t                : 12;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a09625deec3fe351824ee862ad107888c">  114</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a09625deec3fe351824ee862ad107888c">BUSWAIT_b</a>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  };</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#acd6f6cf53627a70c2ef40bf9d9c8ee04">  118</a></span>    <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#acd6f6cf53627a70c2ef40bf9d9c8ee04">SYSSTS0</a>; <span class="comment">/* (@ 0x00000004) System Configuration Status Register 0 */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a09960ca2873ca5563febfe041df8371a">  121</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a09960ca2873ca5563febfe041df8371a">LNST</a>   : 2; <span class="comment">/* [1..0] USB Data Line Status Monitor */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abb4f35cfbd4fbe687e7677af2410e39a">  122</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abb4f35cfbd4fbe687e7677af2410e39a">IDMON</a>  : 1; <span class="comment">/* [2..2] External ID0 Input Pin Monitor */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>      uint16_t                       : 2;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a76284c4e514c513a2dd418df4078ffe9">  124</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a76284c4e514c513a2dd418df4078ffe9">SOFEA</a>  : 1; <span class="comment">/* [5..5] SOF Active Monitor While Host Controller Function is Selected. */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a0fa8fe4e07f947829384eb56e96651a1">  125</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a0fa8fe4e07f947829384eb56e96651a1">HTACT</a>  : 1; <span class="comment">/* [6..6] USB Host Sequencer Status Monitor */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>      uint16_t                       : 7;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a722a15fa23a741e51d414de0f8f54fd0">  127</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a722a15fa23a741e51d414de0f8f54fd0">OVCMON</a> : 2; <span class="comment">/* [15..14] External USB0_OVRCURA/ USB0_OVRCURB Input Pin Monitor */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5649bf95f364aa4a9f775860dee1f093">  128</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5649bf95f364aa4a9f775860dee1f093">SYSSTS0_b</a>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  };</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a358be0ef0137213338ea5c85eb2dd886">  132</a></span>    <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a358be0ef0137213338ea5c85eb2dd886">PLLSTA</a>; <span class="comment">/* (@ 0x00000006) PLL Status Register */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1b1481987b0f682eccbf62547bdc9564">  135</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1b1481987b0f682eccbf62547bdc9564">PLLLOCK</a> : 1; <span class="comment">/* [0..0] PLL Lock Flag */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>      uint16_t                        : 15;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9bb365b1d810a63bf4e7d68f48e979be">  137</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9bb365b1d810a63bf4e7d68f48e979be">PLLSTA_b</a>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  };</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2a8ad6458dd7ccd58543a82ca481ee53">  141</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2a8ad6458dd7ccd58543a82ca481ee53">DVSTCTR0</a>; <span class="comment">/* (@ 0x00000008) Device State Control Register 0 */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3bcac74736e20445288af493c1d53457">  144</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3bcac74736e20445288af493c1d53457">RHST</a> : 3; <span class="comment">/* [2..0] USB Bus Reset Status */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>      uint16_t                     : 1;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3f966aa6ef121713083c2807e0004cf7">  146</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3f966aa6ef121713083c2807e0004cf7">UACT</a>       : 1; <span class="comment">/* [4..4] USB Bus Enable */</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5e3878ba0f517fb9cb8d3b39462e620b">  147</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5e3878ba0f517fb9cb8d3b39462e620b">RESUME</a>     : 1; <span class="comment">/* [5..5] Resume Output */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af5403dbfaf89536f3aa5a6bd3ad46885">  148</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af5403dbfaf89536f3aa5a6bd3ad46885">USBRST</a>     : 1; <span class="comment">/* [6..6] USB Bus Reset Output */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aab3dcde0ea86c055613e4866b7c9b665">  149</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aab3dcde0ea86c055613e4866b7c9b665">RWUPE</a>      : 1; <span class="comment">/* [7..7] Wakeup Detection Enable */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aea0fcc5fc4afa1d383d5e5f0d929fa35">  150</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aea0fcc5fc4afa1d383d5e5f0d929fa35">WKUP</a>       : 1; <span class="comment">/* [8..8] Wakeup Output */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a416c53564f0b0e20c9a1ed1dfb43c76b">  151</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a416c53564f0b0e20c9a1ed1dfb43c76b">VBUSEN</a>     : 1; <span class="comment">/* [9..9] USB_VBUSEN Output Pin Control */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad0c3b4dc27f5005e91f9b350ef015b04">  152</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad0c3b4dc27f5005e91f9b350ef015b04">EXICEN</a>     : 1; <span class="comment">/* [10..10] USB_EXICEN Output Pin Control */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aae22d503d20bc6846818c5463fd5ba18">  153</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aae22d503d20bc6846818c5463fd5ba18">HNPBTOA</a>    : 1; <span class="comment">/* [11..11] Host Negotiation Protocol (HNP) */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>      uint16_t                     : 4;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac3f2eaf4b3733ae9d20165c2b6ecce06">  155</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac3f2eaf4b3733ae9d20165c2b6ecce06">DVSTCTR0_b</a>;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  };</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9fdea56308b7de82ec316305e2170042">  157</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9fdea56308b7de82ec316305e2170042">RESERVED</a>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a14a9ae17720c6a16a57ade139c657184">  160</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a14a9ae17720c6a16a57ade139c657184">TESTMODE</a>; <span class="comment">/* (@ 0x0000000C) USB Test Mode Register */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8334fd15b36a099e5d37a3f9396eba91">  163</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8334fd15b36a099e5d37a3f9396eba91">UTST</a> : 4; <span class="comment">/* [3..0] Test Mode */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>      uint16_t               : 12;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a20ca9f6e61a51a588fdd37849f457ed3">  165</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a20ca9f6e61a51a588fdd37849f457ed3">TESTMODE_b</a>;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  };</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3fdd33eb8446889bfde2448de78b8ac1">  167</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3fdd33eb8446889bfde2448de78b8ac1">RESERVED1</a>;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a482295d78a39f22329ad659a7802a150">  168</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a482295d78a39f22329ad659a7802a150">RESERVED2</a>;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3a115cf7bc2308745f2fc6a5ec3ce42d">  171</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3a115cf7bc2308745f2fc6a5ec3ce42d">CFIFO</a>; <span class="comment">/* (@ 0x00000014) CFIFO Port Register */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>      <span class="keyword">union </span>{</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3e404431a52466b02aa44fccb2cad9ff">  175</a></span>        <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3e404431a52466b02aa44fccb2cad9ff">CFIFOL</a>; <span class="comment">/* (@ 0x00000014) CFIFO Port Register L */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afdeaf000b68eb47a419d8c6841a16d42">  176</a></span>        <span class="keyword">volatile</span> uint8_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afdeaf000b68eb47a419d8c6841a16d42">CFIFOLL</a>; <span class="comment">/* (@ 0x00000014) CFIFO Port Register LL */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>      };</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>      <span class="keyword">union </span>{</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a201e8ad3ce62d1800a1c01b0c0ccce39">  180</a></span>        <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a201e8ad3ce62d1800a1c01b0c0ccce39">CFIFOH</a>; <span class="comment">/* (@ 0x00000016) CFIFO Port Register H */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>        <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac3a7012ff5a864e06103f73e30ea299a">  183</a></span>          <span class="keyword">volatile</span> <span class="keyword">const</span> uint8_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac3a7012ff5a864e06103f73e30ea299a">RESERVED3</a>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a112ad821fee7e770e23a90f2be700f67">  184</a></span>          <span class="keyword">volatile</span> uint8_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a112ad821fee7e770e23a90f2be700f67">CFIFOHH</a>; <span class="comment">/* (@ 0x00000017) CFIFO Port Register HH */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>        };</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>      };</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    };</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  };</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5bf3e002e667bcb7f77ffe08b304ab31">  191</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5bf3e002e667bcb7f77ffe08b304ab31">D0FIFO</a>; <span class="comment">/* (@ 0x00000018) D0FIFO Port Register */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>      <span class="keyword">union </span>{</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a040045f5c29a87c470111358eb055a00">  195</a></span>        <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a040045f5c29a87c470111358eb055a00">D0FIFOL</a>; <span class="comment">/* (@ 0x00000018) D0FIFO Port Register L */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad336315632eee637524ba13e9bc94881">  196</a></span>        <span class="keyword">volatile</span> uint8_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad336315632eee637524ba13e9bc94881">D0FIFOLL</a>; <span class="comment">/* (@ 0x00000018) D0FIFO Port Register LL */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>      };</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      <span class="keyword">union </span>{</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5f715e2729d28a665d256135265d9a16">  200</a></span>        <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5f715e2729d28a665d256135265d9a16">D0FIFOH</a>; <span class="comment">/* (@ 0x0000001A) D0FIFO Port Register H */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>        <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a10576c0840f4f610eac11687f64ebf0c">  203</a></span>          <span class="keyword">volatile</span> <span class="keyword">const</span> uint8_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a10576c0840f4f610eac11687f64ebf0c">RESERVED4</a>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4cf7f54314b547ac383fb121f48e1ea6">  204</a></span>          <span class="keyword">volatile</span> uint8_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4cf7f54314b547ac383fb121f48e1ea6">D0FIFOHH</a>; <span class="comment">/* (@ 0x0000001B) D0FIFO Port Register HH */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>        };</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>      };</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    };</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  };</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1e37d27bc313bbb08d054e9f97a2eaf9">  211</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1e37d27bc313bbb08d054e9f97a2eaf9">D1FIFO</a>; <span class="comment">/* (@ 0x0000001C) D1FIFO Port Register */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>      <span class="keyword">union </span>{</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a82deb0570b233ee15c13832f86191dbf">  215</a></span>        <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a82deb0570b233ee15c13832f86191dbf">D1FIFOL</a>; <span class="comment">/* (@ 0x0000001C) D1FIFO Port Register L */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aeac8a85d1bd77969171f5622481b52f1">  216</a></span>        <span class="keyword">volatile</span> uint8_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aeac8a85d1bd77969171f5622481b52f1">D1FIFOLL</a>; <span class="comment">/* (@ 0x0000001C) D1FIFO Port Register LL */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>      };</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>      <span class="keyword">union </span>{</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a51d9523f4de51990803ab638232475c8">  220</a></span>        <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a51d9523f4de51990803ab638232475c8">D1FIFOH</a>; <span class="comment">/* (@ 0x0000001E) D1FIFO Port Register H */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a91dfa4d4c468f2394c4e3cac669a5d14">  223</a></span>          <span class="keyword">volatile</span> <span class="keyword">const</span> uint8_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a91dfa4d4c468f2394c4e3cac669a5d14">RESERVED5</a>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa2ef116707140135b7a53894299d6376">  224</a></span>          <span class="keyword">volatile</span> uint8_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa2ef116707140135b7a53894299d6376">D1FIFOHH</a>; <span class="comment">/* (@ 0x0000001F) D1FIFO Port Register HH */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>        };</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>      };</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    };</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  };</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4f28f989e6745880ce82750859d02d25">  231</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4f28f989e6745880ce82750859d02d25">CFIFOSEL</a>; <span class="comment">/* (@ 0x00000020) CFIFO Port Select Register */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a077d32b278003f650b3547ff94fbe61c">  234</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a077d32b278003f650b3547ff94fbe61c">CURPIPE</a> : 4; <span class="comment">/* [3..0] CFIFO Port Access Pipe Specification */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>      uint16_t                  : 1;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a59642cc092b27fede87938472fb26b0e">  236</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a59642cc092b27fede87938472fb26b0e">ISEL</a>    : 1; <span class="comment">/* [5..5] CFIFO Port Access Direction When DCP is Selected */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>      uint16_t                  : 2;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aeae9ada29716cb9f43a316c4d6fcf4e8">  238</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aeae9ada29716cb9f43a316c4d6fcf4e8">BIGEND</a>  : 1; <span class="comment">/* [8..8] CFIFO Port Endian Control */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>      uint16_t                  : 1;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa45de57670b365af3cf2918f037033d8">  240</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa45de57670b365af3cf2918f037033d8">MBW</a>     : 2; <span class="comment">/* [11..10] CFIFO Port Access Bit Width */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a827e6174dbdbf78ca7d240e6845c7bc0">  241</a></span>      uint16_t                  : 2;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a719bdbd1238bc56273540dced49ecffb">  242</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a719bdbd1238bc56273540dced49ecffb">REW</a>     : 1; <span class="comment">/* [14..14] Buffer Pointer Rewind */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa021cc60315c6a038802c641deb24a2b">  243</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa021cc60315c6a038802c641deb24a2b">RCNT</a>    : 1; <span class="comment">/* [15..15] Read Count Mode */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a60aa075de3c9a866f55b7c15a88e366a">  244</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a60aa075de3c9a866f55b7c15a88e366a">CFIFOSEL_b</a>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  };</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae2dec26df4e95c4cc7626885ead05a22">  248</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae2dec26df4e95c4cc7626885ead05a22">CFIFOCTR</a>; <span class="comment">/* (@ 0x00000022) CFIFO Port Control Register */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa32d3ed00278101b6fe15f6f0ea15f60">  251</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa32d3ed00278101b6fe15f6f0ea15f60">DTLN</a> : 12; <span class="comment">/* [11..0] Receive Data LengthIndicates the length of the receive data. */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>      uint16_t                     : 1;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad04e62fa0bd00765e9b6464e2384b26f">  253</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad04e62fa0bd00765e9b6464e2384b26f">FRDY</a> : 1;  <span class="comment">/* [13..13] FIFO Port Ready */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3ddffdf97b3557cab03fd35318ebf0a6">  254</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3ddffdf97b3557cab03fd35318ebf0a6">BCLR</a>       : 1;  <span class="comment">/* [14..14] CPU Buffer ClearNote: Only 0 can be read. */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa87079c1056dc23c52c1f38d99c418b0">  255</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa87079c1056dc23c52c1f38d99c418b0">BVAL</a>       : 1;  <span class="comment">/* [15..15] Buffer Memory Valid Flag */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a47b70c5863ad62930936126b90ce1635">  256</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a47b70c5863ad62930936126b90ce1635">CFIFOCTR_b</a>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  };</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a88514d8993a0174a670746f9f77841b5">  258</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a88514d8993a0174a670746f9f77841b5">RESERVED6</a>;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a28801d0ded910c3bc9c270a59b776db6">  261</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a28801d0ded910c3bc9c270a59b776db6">D0FIFOSEL</a>; <span class="comment">/* (@ 0x00000028) D0FIFO Port Select Register */</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a077d32b278003f650b3547ff94fbe61c">CURPIPE</a> : 4; <span class="comment">/* [3..0] FIFO Port Access Pipe Specification */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>      uint16_t                  : 4;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aeae9ada29716cb9f43a316c4d6fcf4e8">BIGEND</a>  : 1; <span class="comment">/* [8..8] FIFO Port Endian Control */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>      uint16_t                  : 1;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa45de57670b365af3cf2918f037033d8">MBW</a>     : 2; <span class="comment">/* [11..10] FIFO Port Access Bit Width */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa8eeca77a1b4e2b4bbf5fc525aaf9e53">  269</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa8eeca77a1b4e2b4bbf5fc525aaf9e53">DREQE</a>   : 1; <span class="comment">/* [12..12] DMA/DTC Transfer Request Enable */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a20bcd3c5c4a51c8a364630bdacfac243">  270</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a20bcd3c5c4a51c8a364630bdacfac243">DCLRM</a>   : 1; <span class="comment">/* [13..13] Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a719bdbd1238bc56273540dced49ecffb">REW</a>     : 1; <span class="comment">/* [14..14] Buffer Pointer RewindNote: Only 0 can be read. */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa021cc60315c6a038802c641deb24a2b">RCNT</a>    : 1; <span class="comment">/* [15..15] Read Count Mode */</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aaca9b33e75ad151e84cb7bdf4d619a9a">  273</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aaca9b33e75ad151e84cb7bdf4d619a9a">D0FIFOSEL_b</a>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  };</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad1f0b6736103f5e5461d5eac9e4a3edd">  277</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad1f0b6736103f5e5461d5eac9e4a3edd">D0FIFOCTR</a>; <span class="comment">/* (@ 0x0000002A) D0FIFO Port Control Register */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa32d3ed00278101b6fe15f6f0ea15f60">DTLN</a> : 12; <span class="comment">/* [11..0] Receive Data LengthIndicates the length of the receive data. */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>      uint16_t                     : 1;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad04e62fa0bd00765e9b6464e2384b26f">FRDY</a> : 1;  <span class="comment">/* [13..13] FIFO Port Ready */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3ddffdf97b3557cab03fd35318ebf0a6">BCLR</a>       : 1;  <span class="comment">/* [14..14] CPU Buffer ClearNote: Only 0 can be read. */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa87079c1056dc23c52c1f38d99c418b0">BVAL</a>       : 1;  <span class="comment">/* [15..15] Buffer Memory Valid Flag */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a67d15f1ea3fa99d8222e8eaca17e77f2">  285</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a67d15f1ea3fa99d8222e8eaca17e77f2">D0FIFOCTR_b</a>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  };</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6d760c4bd80ffbb44f719742b35a2162">  289</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6d760c4bd80ffbb44f719742b35a2162">D1FIFOSEL</a>; <span class="comment">/* (@ 0x0000002C) D1FIFO Port Select Register */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a077d32b278003f650b3547ff94fbe61c">CURPIPE</a> : 4; <span class="comment">/* [3..0] FIFO Port Access Pipe Specification */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>      uint16_t                  : 4;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aeae9ada29716cb9f43a316c4d6fcf4e8">BIGEND</a>  : 1; <span class="comment">/* [8..8] FIFO Port Endian Control */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      uint16_t                  : 1;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa45de57670b365af3cf2918f037033d8">MBW</a>     : 2; <span class="comment">/* [11..10] FIFO Port Access Bit Width */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa8eeca77a1b4e2b4bbf5fc525aaf9e53">DREQE</a>   : 1; <span class="comment">/* [12..12] DMA/DTC Transfer Request Enable */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a20bcd3c5c4a51c8a364630bdacfac243">DCLRM</a>   : 1; <span class="comment">/* [13..13] Auto Buffer Memory Clear Mode Accessed after Specified Pipe Data is Read */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a719bdbd1238bc56273540dced49ecffb">REW</a>     : 1; <span class="comment">/* [14..14] Buffer Pointer Rewind */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa021cc60315c6a038802c641deb24a2b">RCNT</a>    : 1; <span class="comment">/* [15..15] Read Count Mode */</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af52578c629610a23b57ce7acbb4a0f7d">  301</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af52578c629610a23b57ce7acbb4a0f7d">D1FIFOSEL_b</a>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  };</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6406bcc04f0d73cc96d6c121225cd8c3">  305</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6406bcc04f0d73cc96d6c121225cd8c3">D1FIFOCTR</a>; <span class="comment">/* (@ 0x0000002E) D1FIFO Port Control Register */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa32d3ed00278101b6fe15f6f0ea15f60">DTLN</a> : 12; <span class="comment">/* [11..0] Receive Data LengthIndicates the length of the receive data. */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>      uint16_t                     : 1;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad04e62fa0bd00765e9b6464e2384b26f">FRDY</a> : 1;  <span class="comment">/* [13..13] FIFO Port Ready */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3ddffdf97b3557cab03fd35318ebf0a6">BCLR</a>       : 1;  <span class="comment">/* [14..14] CPU Buffer ClearNote: Only 0 can be read. */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa87079c1056dc23c52c1f38d99c418b0">BVAL</a>       : 1;  <span class="comment">/* [15..15] Buffer Memory Valid Flag */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3d9ebbaa68e4b5e4a6554a27433c9a12">  313</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3d9ebbaa68e4b5e4a6554a27433c9a12">D1FIFOCTR_b</a>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  };</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a97f133bb156c913ff7e53a89fd561582">  317</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a97f133bb156c913ff7e53a89fd561582">INTENB0</a>; <span class="comment">/* (@ 0x00000030) Interrupt Enable Register 0 */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>      uint16_t                : 8;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae498724b0a8c249107535b38acb89363">  321</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae498724b0a8c249107535b38acb89363">BRDYE</a> : 1; <span class="comment">/* [8..8] Buffer Ready Interrupt Enable */</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a556a449f9f9defc47558a16814cc6f16">  322</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a556a449f9f9defc47558a16814cc6f16">NRDYE</a> : 1; <span class="comment">/* [9..9] Buffer Not Ready Response Interrupt Enable */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a0603b79cc1dcf03197f5d3e3aeadf8f7">  323</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a0603b79cc1dcf03197f5d3e3aeadf8f7">BEMPE</a> : 1; <span class="comment">/* [10..10] Buffer Empty Interrupt Enable */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#acfaa9dbfcbd0e3a0465e2edfda2b93fe">  324</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#acfaa9dbfcbd0e3a0465e2edfda2b93fe">CTRE</a>  : 1; <span class="comment">/* [11..11] Control Transfer Stage Transition Interrupt Enable */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afa05accf1d91e6a6b6ae32c7210d715d">  325</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afa05accf1d91e6a6b6ae32c7210d715d">DVSE</a>  : 1; <span class="comment">/* [12..12] Device State Transition Interrupt Enable */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9450b67f22bf8f0e8e5fb996d0d47dae">  326</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9450b67f22bf8f0e8e5fb996d0d47dae">SOFE</a>  : 1; <span class="comment">/* [13..13] Frame Number Update Interrupt Enable */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac7676ab937b0a641376b3daa03a2a0c9">  327</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac7676ab937b0a641376b3daa03a2a0c9">RSME</a>  : 1; <span class="comment">/* [14..14] Resume Interrupt Enable */</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a55d08bcba6039dda4dbf36a7aacf8685">  328</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a55d08bcba6039dda4dbf36a7aacf8685">VBSE</a>  : 1; <span class="comment">/* [15..15] VBUS Interrupt Enable */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a98fd17e2160cc9c01945e6261fb7637e">  329</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a98fd17e2160cc9c01945e6261fb7637e">INTENB0_b</a>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  };</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a529cd88f17346596c992dae68120c273">  333</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a529cd88f17346596c992dae68120c273">INTENB1</a>; <span class="comment">/* (@ 0x00000032) Interrupt Enable Register 1 */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a775704c0e4dba385227993cb9ce25583">  336</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a775704c0e4dba385227993cb9ce25583">PDDETINTE0</a> : 1; <span class="comment">/* [0..0] PDDETINT0 Detection Interrupt Enable */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      uint16_t                     : 3;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad420fcc8fa4b1d39324b913e719df638">  338</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad420fcc8fa4b1d39324b913e719df638">SACKE</a>      : 1; <span class="comment">/* [4..4] Setup Transaction Normal Response Interrupt Enable */</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa6571a70bd08f2811e891036305c6b2c">  339</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa6571a70bd08f2811e891036305c6b2c">SIGNE</a>      : 1; <span class="comment">/* [5..5] Setup Transaction Error Interrupt Enable */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a63923ee85eb8805572579219eb5db5bc">  340</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a63923ee85eb8805572579219eb5db5bc">EOFERRE</a>    : 1; <span class="comment">/* [6..6] EOF Error Detection Interrupt Enable */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>               uint16_t            : 1;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1ffc65b3bc47028a66371b663a247e66">  342</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1ffc65b3bc47028a66371b663a247e66">LPMENDE</a>    : 1; </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a63b38944bdec34c0f1c391b8467288c1">  343</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a63b38944bdec34c0f1c391b8467288c1">L1RSMENDE</a>  : 1; </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>               uint16_t            : 1;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab6afe595459d2a5fa5a4042b67f9b338">  345</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab6afe595459d2a5fa5a4042b67f9b338">ATTCHE</a>     : 1; <span class="comment">/* [11..11] Connection Detection Interrupt Enable */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a10492172ef1aebfe4b7c7d1357ea7c5a">  346</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a10492172ef1aebfe4b7c7d1357ea7c5a">DTCHE</a>      : 1; <span class="comment">/* [12..12] Disconnection Detection Interrupt Enable */</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>      uint16_t                     : 1;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a39500c7fa9c2150db9603ee30fb8c698">  348</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a39500c7fa9c2150db9603ee30fb8c698">BCHGE</a>      : 1; <span class="comment">/* [14..14] USB Bus Change Interrupt Enable */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#adf45a15c7d7a9dbedffb2cc03811bd73">  349</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#adf45a15c7d7a9dbedffb2cc03811bd73">OVRCRE</a>     : 1; <span class="comment">/* [15..15] Overcurrent Input Change Interrupt Enable */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7c1bec1c962ee5789b96a60df5e9783d">  350</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7c1bec1c962ee5789b96a60df5e9783d">INTENB1_b</a>;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  };</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad6826bd526226048f85155812192b166">  352</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad6826bd526226048f85155812192b166">RESERVED7</a>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#affeb4239e2dc2e2ac49c0fd6af294ecb">  355</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#affeb4239e2dc2e2ac49c0fd6af294ecb">BRDYENB</a>; <span class="comment">/* (@ 0x00000036) BRDY Interrupt Enable Register */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9e5d83c1f02cccab15ef6bdb840ab440">  358</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9e5d83c1f02cccab15ef6bdb840ab440">PIPE0BRDYE</a> : 1; <span class="comment">/* [0..0] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a673eefbf9622e3686c6ca0f0f55c4656">  359</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a673eefbf9622e3686c6ca0f0f55c4656">PIPE1BRDYE</a> : 1; <span class="comment">/* [1..1] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9d70cbb2590ddfb2adf394f9170ed5eb">  360</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9d70cbb2590ddfb2adf394f9170ed5eb">PIPE2BRDYE</a> : 1; <span class="comment">/* [2..2] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#acfbb933bd226b101fdf321ba8ed7057f">  361</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#acfbb933bd226b101fdf321ba8ed7057f">PIPE3BRDYE</a> : 1; <span class="comment">/* [3..3] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a85795020848b4b6087f8943920b9b91c">  362</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a85795020848b4b6087f8943920b9b91c">PIPE4BRDYE</a> : 1; <span class="comment">/* [4..4] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9e901322d4d598859016b430e32737b1">  363</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9e901322d4d598859016b430e32737b1">PIPE5BRDYE</a> : 1; <span class="comment">/* [5..5] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae6eb0170621e2aa34e84e6cbc41b2f3e">  364</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae6eb0170621e2aa34e84e6cbc41b2f3e">PIPE6BRDYE</a> : 1; <span class="comment">/* [6..6] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a96d16d288ed2cfddda714d3df5192a5b">  365</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a96d16d288ed2cfddda714d3df5192a5b">PIPE7BRDYE</a> : 1; <span class="comment">/* [7..7] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a27683912a61b2d32f51012d3711bde6d">  366</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a27683912a61b2d32f51012d3711bde6d">PIPE8BRDYE</a> : 1; <span class="comment">/* [8..8] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aff8e963facd884e6c67ea9d7cc4620c1">  367</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aff8e963facd884e6c67ea9d7cc4620c1">PIPE9BRDYE</a> : 1; <span class="comment">/* [9..9] BRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>      uint16_t                     : 6;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a07a57e46971952ffcd98987e36538f51">  369</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a07a57e46971952ffcd98987e36538f51">BRDYENB_b</a>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  };</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a836ed2aea262ec2bc466e1231a6453c2">  373</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a836ed2aea262ec2bc466e1231a6453c2">NRDYENB</a>; <span class="comment">/* (@ 0x00000038) NRDY Interrupt Enable Register */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1d63c6569a5821251a3af62364b73bff">  376</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1d63c6569a5821251a3af62364b73bff">PIPE0NRDYE</a> : 1; <span class="comment">/* [0..0] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8a102078b755e69addfd4eefe572287b">  377</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8a102078b755e69addfd4eefe572287b">PIPE1NRDYE</a> : 1; <span class="comment">/* [1..1] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5e8c8fd49b79e046f8735d1d860ea15d">  378</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5e8c8fd49b79e046f8735d1d860ea15d">PIPE2NRDYE</a> : 1; <span class="comment">/* [2..2] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa918ecf5fdf9a6c6f949ad9df9c86672">  379</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa918ecf5fdf9a6c6f949ad9df9c86672">PIPE3NRDYE</a> : 1; <span class="comment">/* [3..3] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a64645167082044acd4e196f2e1890e2e">  380</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a64645167082044acd4e196f2e1890e2e">PIPE4NRDYE</a> : 1; <span class="comment">/* [4..4] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a974ebb03c1d07feecc55f2310f511043">  381</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a974ebb03c1d07feecc55f2310f511043">PIPE5NRDYE</a> : 1; <span class="comment">/* [5..5] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3c836838c3adce0ccac5db9b4fcb8380">  382</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3c836838c3adce0ccac5db9b4fcb8380">PIPE6NRDYE</a> : 1; <span class="comment">/* [6..6] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad57495edc7cfbc7d7ffe53172d69f90b">  383</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad57495edc7cfbc7d7ffe53172d69f90b">PIPE7NRDYE</a> : 1; <span class="comment">/* [7..7] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad5ce1b9596e4fb264dffbc76df24f7e2">  384</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad5ce1b9596e4fb264dffbc76df24f7e2">PIPE8NRDYE</a> : 1; <span class="comment">/* [8..8] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7f96e65ce68729af88ed75119dfb18da">  385</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7f96e65ce68729af88ed75119dfb18da">PIPE9NRDYE</a> : 1; <span class="comment">/* [9..9] NRDY Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>      uint16_t                     : 6;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a69398c4b4a847b9f853e4d7c952772ec">  387</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a69398c4b4a847b9f853e4d7c952772ec">NRDYENB_b</a>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  };</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ace6ede68621ca0b366604f0099261224">  391</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ace6ede68621ca0b366604f0099261224">BEMPENB</a>; <span class="comment">/* (@ 0x0000003A) BEMP Interrupt Enable Register */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac22cbf4f95a554e30778889604ece577">  394</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac22cbf4f95a554e30778889604ece577">PIPE0BEMPE</a> : 1; <span class="comment">/* [0..0] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a344a861494024d6a66d249d42da7ee9b">  395</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a344a861494024d6a66d249d42da7ee9b">PIPE1BEMPE</a> : 1; <span class="comment">/* [1..1] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa70a29b4e007b19f79a441eec16a8fbc">  396</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa70a29b4e007b19f79a441eec16a8fbc">PIPE2BEMPE</a> : 1; <span class="comment">/* [2..2] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1bd0ddc114184041818f1295bfc33fb0">  397</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1bd0ddc114184041818f1295bfc33fb0">PIPE3BEMPE</a> : 1; <span class="comment">/* [3..3] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6717ea00a47e4f012b4bac8510e2b57e">  398</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6717ea00a47e4f012b4bac8510e2b57e">PIPE4BEMPE</a> : 1; <span class="comment">/* [4..4] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7799fca3374ee3f03fe07ebbc417ec97">  399</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7799fca3374ee3f03fe07ebbc417ec97">PIPE5BEMPE</a> : 1; <span class="comment">/* [5..5] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa1290fb17286f5cce49760d71904b6ef">  400</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa1290fb17286f5cce49760d71904b6ef">PIPE6BEMPE</a> : 1; <span class="comment">/* [6..6] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad8276dbb3b3dc656ad2ad85e5ac6e7df">  401</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad8276dbb3b3dc656ad2ad85e5ac6e7df">PIPE7BEMPE</a> : 1; <span class="comment">/* [7..7] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa8d5acabf9c4b9eb33ed7058b194f19c">  402</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa8d5acabf9c4b9eb33ed7058b194f19c">PIPE8BEMPE</a> : 1; <span class="comment">/* [8..8] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af3e3ff7b609f941ff35fa22cc4c76ff5">  403</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af3e3ff7b609f941ff35fa22cc4c76ff5">PIPE9BEMPE</a> : 1; <span class="comment">/* [9..9] BEMP Interrupt Enable for PIPE */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>      uint16_t                     : 6;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac9197f8db3eef6c853075557f92b7d94">  405</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac9197f8db3eef6c853075557f92b7d94">BEMPENB_b</a>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  };</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a30f4f9440ffe9f58e642f8dfb96e3aad">  409</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a30f4f9440ffe9f58e642f8dfb96e3aad">SOFCFG</a>; <span class="comment">/* (@ 0x0000003C) SOF Output Configuration Register */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>      uint16_t                        : 4;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8bcc1dff188615df36cbf55f7e3699be">  413</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8bcc1dff188615df36cbf55f7e3699be">EDGESTS</a> : 1; <span class="comment">/* [4..4] Edge Interrupt Output Status Monitor */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abe78153b294d319b461ee0abcadad428">  414</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abe78153b294d319b461ee0abcadad428">INTL</a>          : 1; <span class="comment">/* [5..5] Interrupt Output Sense Select */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a64915b2dde771f2f53a561186645ae46">  415</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a64915b2dde771f2f53a561186645ae46">BRDYM</a>         : 1; <span class="comment">/* [6..6] BRDY Interrupt Status Clear Timing */</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      uint16_t                        : 1;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6153a769230290ae949cead314ec25b0">  417</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6153a769230290ae949cead314ec25b0">TRNENSEL</a>      : 1; <span class="comment">/* [8..8] Transaction-Enabled Time Select */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>      uint16_t                        : 7;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7ee83139e3fb03429ed7b0fc44345463">  419</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7ee83139e3fb03429ed7b0fc44345463">SOFCFG_b</a>;</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  };</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5e3f405ac32d30da25edde9e72b8875e">  423</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5e3f405ac32d30da25edde9e72b8875e">PHYSET</a>; <span class="comment">/* (@ 0x0000003E) PHY Setting Register */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7ca7ff7a0b2436fa2da55877026a12d7">  426</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7ca7ff7a0b2436fa2da55877026a12d7">DIRPD</a>    : 1; <span class="comment">/* [0..0] Power-Down Control */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a84abc0d94d9797d267ee17358502bdec">  427</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a84abc0d94d9797d267ee17358502bdec">PLLRESET</a> : 1; <span class="comment">/* [1..1] PLL Reset Control */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>      uint16_t                   : 1;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af0cddd776fbc0ab9d73ccfffe52cfc5e">  429</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af0cddd776fbc0ab9d73ccfffe52cfc5e">CDPEN</a>    : 1; <span class="comment">/* [3..3] Charging Downstream Port Enable */</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a85180373af0bb396ecb49bd6c4bc0df5">  430</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a85180373af0bb396ecb49bd6c4bc0df5">CLKSEL</a>   : 2; <span class="comment">/* [5..4] Input System Clock Frequency */</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>      uint16_t                   : 2;</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa786c46ae6a57165ddc815fe0830d7b9">  432</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa786c46ae6a57165ddc815fe0830d7b9">REPSEL</a>   : 2; <span class="comment">/* [9..8] Terminating Resistance Adjustment Cycle */</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      uint16_t                   : 1;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abbe94d4b62e7f67b97c14afda87dc351">  434</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abbe94d4b62e7f67b97c14afda87dc351">REPSTART</a> : 1; <span class="comment">/* [11..11] Forcibly Start Terminating Resistance Adjustment */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>      uint16_t                   : 3;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad1a74e8ff3b9607f417e3e91934e102d">  436</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad1a74e8ff3b9607f417e3e91934e102d">HSEB</a>     : 1; <span class="comment">/* [15..15] CL-Only Mode */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a24fd0e33a468105d19ad482d916ac66f">  437</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a24fd0e33a468105d19ad482d916ac66f">PHYSET_b</a>;</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  };</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7bd2b37496b0fd6c5d368a55594e1cf1">  441</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7bd2b37496b0fd6c5d368a55594e1cf1">INTSTS0</a>; <span class="comment">/* (@ 0x00000040) Interrupt Status Register 0 */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4227769bcb79451f49a73efb902f0518">  444</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4227769bcb79451f49a73efb902f0518">CTSQ</a>  : 3; <span class="comment">/* [2..0] Control Transfer Stage */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a20fc5e745148f4a78e5cedc2bb18c65b">  445</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a20fc5e745148f4a78e5cedc2bb18c65b">VALID</a>       : 1; <span class="comment">/* [3..3] USB Request Reception */</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3668c431421e3013ff655f59eb754aec">  446</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3668c431421e3013ff655f59eb754aec">DVSQ</a>  : 3; <span class="comment">/* [6..4] Device State */</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4d7acf46e23c9f5df50a5696210dfebd">  447</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4d7acf46e23c9f5df50a5696210dfebd">VBSTS</a> : 1; <span class="comment">/* [7..7] VBUS Input Status */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa79ba26859f1341b39b46c712afc7cbb">  448</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa79ba26859f1341b39b46c712afc7cbb">BRDY</a>  : 1; <span class="comment">/* [8..8] Buffer Ready Interrupt Status */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a61b8499ead3c97e3a614e7abebbc4850">  449</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a61b8499ead3c97e3a614e7abebbc4850">NRDY</a>  : 1; <span class="comment">/* [9..9] Buffer Not Ready Interrupt Status */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8614d24606412caeae19db6cefe16afe">  450</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8614d24606412caeae19db6cefe16afe">BEMP</a>  : 1; <span class="comment">/* [10..10] Buffer Empty Interrupt Status */</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ada40643f6f14f695fc3146b031b32bc3">  451</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ada40643f6f14f695fc3146b031b32bc3">CTRT</a>        : 1; <span class="comment">/* [11..11] Control Transfer Stage Transition Interrupt Status */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9958258a68eb949cbf78e6a9fbb6e710">  452</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9958258a68eb949cbf78e6a9fbb6e710">DVST</a>        : 1; <span class="comment">/* [12..12] Device State Transition Interrupt Status */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7f94d493af78181ca09929527cd6e3cb">  453</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7f94d493af78181ca09929527cd6e3cb">SOFR</a>        : 1; <span class="comment">/* [13..13] Frame Number Refresh Interrupt Status */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aaee7462783fb92a258fdc882b5b00251">  454</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aaee7462783fb92a258fdc882b5b00251">RESM</a>        : 1; <span class="comment">/* [14..14] Resume Interrupt Status */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9cda54c9273471f1eb266cc18f25206e">  455</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9cda54c9273471f1eb266cc18f25206e">VBINT</a>       : 1; <span class="comment">/* [15..15] VBUS Interrupt Status */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a76d8f94c8c8b031892e42cb2b533ebf5">  456</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a76d8f94c8c8b031892e42cb2b533ebf5">INTSTS0_b</a>;</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  };</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af2cd2d9ee4c7ff36c62625d589c338c2">  460</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af2cd2d9ee4c7ff36c62625d589c338c2">INTSTS1</a>; <span class="comment">/* (@ 0x00000042) Interrupt Status Register 1 */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4cde1bc2a29a7c6f371b5ba998f09e2b">  463</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4cde1bc2a29a7c6f371b5ba998f09e2b">PDDETINT0</a> : 1; <span class="comment">/* [0..0] PDDET0 Detection Interrupt Status */</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>      uint16_t                    : 3;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a33233015ce68f4d6bb9262ab87c6c469">  465</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a33233015ce68f4d6bb9262ab87c6c469">SACK</a>      : 1; <span class="comment">/* [4..4] Setup Transaction Normal Response Interrupt Status */</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a978383be414f96db7916a4f59c37d1f7">  466</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a978383be414f96db7916a4f59c37d1f7">SIGN</a>      : 1; <span class="comment">/* [5..5] Setup Transaction Error Interrupt Status */</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4b5ae4e4a2eb1f73620ec345594bc645">  467</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4b5ae4e4a2eb1f73620ec345594bc645">EOFERR</a>    : 1; <span class="comment">/* [6..6] EOF Error Detection Interrupt Status */</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>      uint16_t                    : 1;</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2ac2a4dc4be2aeba6102917161e07b68">  469</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2ac2a4dc4be2aeba6102917161e07b68">LPMEND</a>    : 1; <span class="comment">/* [8..8] LPM Transaction End Interrupt Status */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afa0334952b8fb0ee2d895fa6a19e57c2">  470</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afa0334952b8fb0ee2d895fa6a19e57c2">L1RSMEND</a>  : 1; <span class="comment">/* [9..9] L1 Resume End Interrupt Status */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>      uint16_t                    : 1;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab2d499323e61515d40654916e36131fe">  472</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab2d499323e61515d40654916e36131fe">ATTCH</a>     : 1; <span class="comment">/* [11..11] ATTCH Interrupt Status */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a32eb12f97452b998bed4f8d1703d414d">  473</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a32eb12f97452b998bed4f8d1703d414d">DTCH</a>      : 1; <span class="comment">/* [12..12] USB Disconnection Detection Interrupt Status */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>      uint16_t                    : 1;</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a95139b953a2e816a47c149e1905d1148">  475</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a95139b953a2e816a47c149e1905d1148">BCHG</a>      : 1; <span class="comment">/* [14..14] USB Bus Change Interrupt Status */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a738d897510c15742c7518b598c995240">  476</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a738d897510c15742c7518b598c995240">OVRCR</a>     : 1; <span class="comment">/* [15..15] Overcurrent Input Change Interrupt Status */</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1e88fe3d6c627edf9b27bdc6ec74e55d">  477</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1e88fe3d6c627edf9b27bdc6ec74e55d">INTSTS1_b</a>;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  };</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3b24be6e6c6d057958717a8387658454">  479</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3b24be6e6c6d057958717a8387658454">RESERVED8</a>;</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af45b215ec7fdd570dd6be4723955e2d5">  482</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af45b215ec7fdd570dd6be4723955e2d5">BRDYSTS</a>; <span class="comment">/* (@ 0x00000046) BRDY Interrupt Status Register */</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abc7bbaeb3d9b69b40e50f4aa4fdd8511">  485</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abc7bbaeb3d9b69b40e50f4aa4fdd8511">PIPE0BRDY</a> : 1; <span class="comment">/* [0..0] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae027a847268790cdfedf5505782135c7">  486</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae027a847268790cdfedf5505782135c7">PIPE1BRDY</a> : 1; <span class="comment">/* [1..1] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a53e22bec2f4da0e1b0670389761f800e">  487</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a53e22bec2f4da0e1b0670389761f800e">PIPE2BRDY</a> : 1; <span class="comment">/* [2..2] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4845ad70c731024fc142d031fa27f5c5">  488</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4845ad70c731024fc142d031fa27f5c5">PIPE3BRDY</a> : 1; <span class="comment">/* [3..3] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afc79a45223b79b0acb7388eed7b816bb">  489</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afc79a45223b79b0acb7388eed7b816bb">PIPE4BRDY</a> : 1; <span class="comment">/* [4..4] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1373c23453c5b3b01a2fc6901c8af165">  490</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1373c23453c5b3b01a2fc6901c8af165">PIPE5BRDY</a> : 1; <span class="comment">/* [5..5] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad86d5f2af25bb23e143b4297f5a3b351">  491</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad86d5f2af25bb23e143b4297f5a3b351">PIPE6BRDY</a> : 1; <span class="comment">/* [6..6] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5586952801c796b5548caac0df5f29cc">  492</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5586952801c796b5548caac0df5f29cc">PIPE7BRDY</a> : 1; <span class="comment">/* [7..7] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a11e1f7fb2ba4b39912b26e5e20ec36ba">  493</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a11e1f7fb2ba4b39912b26e5e20ec36ba">PIPE8BRDY</a> : 1; <span class="comment">/* [8..8] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a08c089ee9d94be56159d1cb4253cbd88">  494</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a08c089ee9d94be56159d1cb4253cbd88">PIPE9BRDY</a> : 1; <span class="comment">/* [9..9] BRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>      uint16_t                    : 6;</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aaa02b3b4c7cb2df71e29070175773602">  496</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aaa02b3b4c7cb2df71e29070175773602">BRDYSTS_b</a>;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  };</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a664717057552beedfbfefc3deaa93a4f">  500</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a664717057552beedfbfefc3deaa93a4f">NRDYSTS</a>; <span class="comment">/* (@ 0x00000048) NRDY Interrupt Status Register */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac5a9e9adb6c669ca6cff7bd6795ed7bc">  503</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac5a9e9adb6c669ca6cff7bd6795ed7bc">PIPE0NRDY</a> : 1; <span class="comment">/* [0..0] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a32c62e0d4a90556478a6d00928e148a6">  504</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a32c62e0d4a90556478a6d00928e148a6">PIPE1NRDY</a> : 1; <span class="comment">/* [1..1] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a134a19018f4d303a84c99b289d7f42bd">  505</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a134a19018f4d303a84c99b289d7f42bd">PIPE2NRDY</a> : 1; <span class="comment">/* [2..2] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aaf9930ed21157696e246f46a1ca26e11">  506</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aaf9930ed21157696e246f46a1ca26e11">PIPE3NRDY</a> : 1; <span class="comment">/* [3..3] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a05a17ca4a17f9aada7e61cbe5daac56c">  507</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a05a17ca4a17f9aada7e61cbe5daac56c">PIPE4NRDY</a> : 1; <span class="comment">/* [4..4] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa20886ee41b551469722fd82deebe293">  508</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa20886ee41b551469722fd82deebe293">PIPE5NRDY</a> : 1; <span class="comment">/* [5..5] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6932d2c1f4ab23e9c5940a74822680d1">  509</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6932d2c1f4ab23e9c5940a74822680d1">PIPE6NRDY</a> : 1; <span class="comment">/* [6..6] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab3e78ced41e01f173aae6f7633a92fb5">  510</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab3e78ced41e01f173aae6f7633a92fb5">PIPE7NRDY</a> : 1; <span class="comment">/* [7..7] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5c4a87aea20c6acff32b74c29154a257">  511</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5c4a87aea20c6acff32b74c29154a257">PIPE8NRDY</a> : 1; <span class="comment">/* [8..8] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a547a884fbfc29b7798cdced6b91f7dfa">  512</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a547a884fbfc29b7798cdced6b91f7dfa">PIPE9NRDY</a> : 1; <span class="comment">/* [9..9] NRDY Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>      uint16_t                    : 6;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad3ba91490fdc09e2ecdf2c4a5d4a6f43">  514</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad3ba91490fdc09e2ecdf2c4a5d4a6f43">NRDYSTS_b</a>;</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  };</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a087240c1f93eb6db83851b9f7cb31a5e">  518</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a087240c1f93eb6db83851b9f7cb31a5e">BEMPSTS</a>; <span class="comment">/* (@ 0x0000004A) BEMP Interrupt Status Register */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a04f867c354690c2db3a68cecf1d2aaab">  521</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a04f867c354690c2db3a68cecf1d2aaab">PIPE0BEMP</a> : 1; <span class="comment">/* [0..0] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a37e755527d099b452731766485505fd7">  522</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a37e755527d099b452731766485505fd7">PIPE1BEMP</a> : 1; <span class="comment">/* [1..1] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a039213d2246c0940acbbc3f4305fe1b3">  523</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a039213d2246c0940acbbc3f4305fe1b3">PIPE2BEMP</a> : 1; <span class="comment">/* [2..2] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af4d32b00b8c2a7e3b615a3b0fc22716c">  524</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af4d32b00b8c2a7e3b615a3b0fc22716c">PIPE3BEMP</a> : 1; <span class="comment">/* [3..3] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a89a3901333c15f0400b1b72e76ef61c4">  525</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a89a3901333c15f0400b1b72e76ef61c4">PIPE4BEMP</a> : 1; <span class="comment">/* [4..4] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae4c93c2541539b3de663e075f02e7e2c">  526</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae4c93c2541539b3de663e075f02e7e2c">PIPE5BEMP</a> : 1; <span class="comment">/* [5..5] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2b4b4fb0b3d416638c524aa52b417a79">  527</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2b4b4fb0b3d416638c524aa52b417a79">PIPE6BEMP</a> : 1; <span class="comment">/* [6..6] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad4713e96f9ab443834b2c37d8bcd8885">  528</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad4713e96f9ab443834b2c37d8bcd8885">PIPE7BEMP</a> : 1; <span class="comment">/* [7..7] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5652fbc72f2e36d759f78d376da15b98">  529</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5652fbc72f2e36d759f78d376da15b98">PIPE8BEMP</a> : 1; <span class="comment">/* [8..8] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa9af79bbb814f26ad825f47d214992af">  530</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa9af79bbb814f26ad825f47d214992af">PIPE9BEMP</a> : 1; <span class="comment">/* [9..9] BEMP Interrupt Status for PIPE */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>      uint16_t                    : 6;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aac5f0ee7ff8975dabc5d0e02de1a0c21">  532</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aac5f0ee7ff8975dabc5d0e02de1a0c21">BEMPSTS_b</a>;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  };</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1c160f4d8e1d0d888462ec06ae8eec25">  536</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1c160f4d8e1d0d888462ec06ae8eec25">FRMNUM</a>; <span class="comment">/* (@ 0x0000004C) Frame Number Register */</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9bfe08c543df1b5fcf7a2fc10190f46d">  539</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9bfe08c543df1b5fcf7a2fc10190f46d">FRNM</a> : 11; <span class="comment">/* [10..0] Frame NumberLatest frame number */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>      uint16_t                     : 3;</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab9bce858bdcb10444e152f1d40fe0d96">  541</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab9bce858bdcb10444e152f1d40fe0d96">CRCE</a>       : 1; <span class="comment">/* [14..14] Receive Data Error */</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac71136b00df2501283b4433d590ffabc">  542</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac71136b00df2501283b4433d590ffabc">OVRN</a>       : 1; <span class="comment">/* [15..15] Overrun/Underrun Detection Status */</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a0ca1a6a49dfa78332342af69d7aefa6d">  543</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a0ca1a6a49dfa78332342af69d7aefa6d">FRMNUM_b</a>;</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  };</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a378aa5388e8e9fae6a1b0a86c610e4b6">  547</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a378aa5388e8e9fae6a1b0a86c610e4b6">UFRMNUM</a>; <span class="comment">/* (@ 0x0000004E) uFrame Number Register */</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a175875c670246a92cfcca5eafcdf33f3">  550</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a175875c670246a92cfcca5eafcdf33f3">UFRNM</a> : 3; <span class="comment">/* [2..0] MicroframeIndicate the microframe number. */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>      uint16_t                      : 12;</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a018d3f6adf1c26ccb2c378c7d58b1adf">  552</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a018d3f6adf1c26ccb2c378c7d58b1adf">DVCHG</a>       : 1; <span class="comment">/* [15..15] Device State Change */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac43548ad1a8d6c3e2d3ef07f9446b737">  553</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac43548ad1a8d6c3e2d3ef07f9446b737">UFRMNUM_b</a>;</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  };</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a468dbfef24df8ba2e44b22ec9704c4c4">  557</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a468dbfef24df8ba2e44b22ec9704c4c4">USBADDR</a>; <span class="comment">/* (@ 0x00000050) USB Address Register */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a126b821fcc890e38391913128be1d9ff">  560</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a126b821fcc890e38391913128be1d9ff">USBADDR</a> : 7; <span class="comment">/* [6..0] USB Address In device controller mode */</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>      uint16_t                        : 1;</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a78b8bf3be4e0090b901730eae1588b8e">  562</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a78b8bf3be4e0090b901730eae1588b8e">STSRECOV0</a>     : 3; <span class="comment">/* [10..8] Status Recovery */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>      uint16_t                        : 5;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a683e0897e6fbef169f1d6a06b6670924">  564</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a683e0897e6fbef169f1d6a06b6670924">USBADDR_b</a>;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  };</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2b3e7b437bddfc3062443edaad4fc706">  566</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2b3e7b437bddfc3062443edaad4fc706">RESERVED9</a>;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8b2cd70dbbfd5b3e6f2fff2fd72954ea">  569</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8b2cd70dbbfd5b3e6f2fff2fd72954ea">USBREQ</a>; <span class="comment">/* (@ 0x00000054) USB Request Type Register */</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a84cdf07e7f280ca4fc16dc3cb15a26fd">  572</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a84cdf07e7f280ca4fc16dc3cb15a26fd">BMREQUESTTYPE</a> : 8; <span class="comment">/* [7..0] Request TypeThese bits store the USB request bmRequestType value. */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af6abc6edb710ba89a3488f4301e11b02">  573</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af6abc6edb710ba89a3488f4301e11b02">BREQUEST</a>      : 8; <span class="comment">/* [15..8] RequestThese bits store the USB request bRequest value. */</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aaca8d7886a0b7d449d74148b84a1fda9">  574</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aaca8d7886a0b7d449d74148b84a1fda9">USBREQ_b</a>;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  };</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a99221c113cd09d74b93d2d675bf12ce6">  578</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a99221c113cd09d74b93d2d675bf12ce6">USBVAL</a>; <span class="comment">/* (@ 0x00000056) USB Request Value Register */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3b56cd31fd739b20745132d86d67841f">  581</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3b56cd31fd739b20745132d86d67841f">WVALUE</a> : 16; <span class="comment">/* [15..0] ValueThese bits store the USB request Value value. */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a79963ef8148ad9a03532472fa1663d6b">  582</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a79963ef8148ad9a03532472fa1663d6b">USBVAL_b</a>;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  };</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2451b8f02890cf15b077bda1b6a8ce03">  586</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2451b8f02890cf15b077bda1b6a8ce03">USBINDX</a>; <span class="comment">/* (@ 0x00000058) USB Request Index Register */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abc475f4c9b5b89d2c496450a02751483">  589</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abc475f4c9b5b89d2c496450a02751483">WINDEX</a> : 16; <span class="comment">/* [15..0] IndexThese bits store the USB request wIndex value. */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab46b9fd3da34f98044bd3dce9796c45e">  590</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab46b9fd3da34f98044bd3dce9796c45e">USBINDX_b</a>;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>  };</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7a2afb7347405374fe6f0a955167554e">  594</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7a2afb7347405374fe6f0a955167554e">USBLENG</a>; <span class="comment">/* (@ 0x0000005A) USB Request Length Register */</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1f5439cb3bf3822c09a5c7334f3f1ecc">  597</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1f5439cb3bf3822c09a5c7334f3f1ecc">WLENGTH</a> : 16; <span class="comment">/* [15..0] LengthThese bits store the USB request wLength value. */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abf1ae8028fbaa136df3edf3f99caf508">  598</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abf1ae8028fbaa136df3edf3f99caf508">USBLENG_b</a>;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  };</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abf0e0aa2d90cdb7d6e05b27dbd8459d9">  602</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abf0e0aa2d90cdb7d6e05b27dbd8459d9">DCPCFG</a>; <span class="comment">/* (@ 0x0000005C) DCP Configuration Register */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>      uint16_t                 : 4;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a49a52ddd088cdee92ca56f833cb6a511">  606</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a49a52ddd088cdee92ca56f833cb6a511">DIR</a>    : 1; <span class="comment">/* [4..4] Transfer Direction */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>      uint16_t                 : 2;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a0f99baa717bdb8c6b16c7481ca17e2c8">  608</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a0f99baa717bdb8c6b16c7481ca17e2c8">SHTNAK</a> : 1; <span class="comment">/* [7..7] Pipe Disabled at End of Transfer */</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9e92a1d854cef8bb68684bb3274ec8d5">  609</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9e92a1d854cef8bb68684bb3274ec8d5">CNTMD</a>  : 1; <span class="comment">/* [8..8] Continuous Transfer Mode */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>      uint16_t                 : 7;</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#add729a5317538468db20854b4a14cc0c">  611</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#add729a5317538468db20854b4a14cc0c">DCPCFG_b</a>;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  };</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5b4742146c4b47cfae8a9a546f6e2b5b">  615</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5b4742146c4b47cfae8a9a546f6e2b5b">DCPMAXP</a>; <span class="comment">/* (@ 0x0000005E) DCP Maximum Packet Size Register */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span> </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#acdc716a722a63a648d421a1f1de99a28">  618</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#acdc716a722a63a648d421a1f1de99a28">MXPS</a>   : 7; <span class="comment">/* [6..0] Maximum Packet Size */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>      uint16_t                 : 5;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab85b3cbb1601f8d48f4eaa0c7a53a1fb">  620</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab85b3cbb1601f8d48f4eaa0c7a53a1fb">DEVSEL</a> : 4; <span class="comment">/* [15..12] Device Select */</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abb9043940b98e18fc1930a4fd6e8d390">  621</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abb9043940b98e18fc1930a4fd6e8d390">DCPMAXP_b</a>;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>  };</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a26ca7466e74edb59da0c19f0ce0af4d0">  625</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a26ca7466e74edb59da0c19f0ce0af4d0">DCPCTR</a>; <span class="comment">/* (@ 0x00000060) DCP Control Register */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#acfb1d4496879315e5dfab89a9d1ef187">  628</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#acfb1d4496879315e5dfab89a9d1ef187">PID</a>         : 2; <span class="comment">/* [1..0] Response PID */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa87d8aab285c7ccbd3fcad9564a3ddbc">  629</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa87d8aab285c7ccbd3fcad9564a3ddbc">CCPL</a>        : 1; <span class="comment">/* [2..2] Control Transfer End Enable */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>      uint16_t                      : 2;</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a738ff09e855bbce0a200b739ab83391a">  631</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a738ff09e855bbce0a200b739ab83391a">PBUSY</a> : 1; <span class="comment">/* [5..5] Pipe Busy */</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a67ab7ec6cda12c42b6372dccc13800d9">  632</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a67ab7ec6cda12c42b6372dccc13800d9">SQMON</a> : 1; <span class="comment">/* [6..6] Sequence Toggle Bit Monitor */</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a84561c81524aef1e07434fbfdc335c3c">  633</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a84561c81524aef1e07434fbfdc335c3c">SQSET</a>       : 1; <span class="comment">/* [7..7] Sequence Toggle Bit Set */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6441a2d959223791653b3dddd62fe325">  634</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6441a2d959223791653b3dddd62fe325">SQCLR</a>       : 1; <span class="comment">/* [8..8] Sequence Toggle Bit Clear */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>      uint16_t                      : 2;</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aaea70fbe9ada9bd3e143ac63c1eda6be">  636</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aaea70fbe9ada9bd3e143ac63c1eda6be">SUREQCLR</a>    : 1; <span class="comment">/* [11..11] SUREQ Bit Clear */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab34c9764803be1cb4ce7acf023047c77">  637</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab34c9764803be1cb4ce7acf023047c77">CSSTS</a>       : 1; <span class="comment">/* [12..12] Split Transaction COMPLETE SPLIT(CSPLIT) Status                  */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9224a0b8690d4eee7a24f01d9a177094">  638</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9224a0b8690d4eee7a24f01d9a177094">CSCLR</a>       : 1; <span class="comment">/* [13..13] Split Transaction CSPLIT Status Clear                            */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af513999e2af1a0fed162a1ea9a31b12e">  639</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af513999e2af1a0fed162a1ea9a31b12e">SUREQ</a>       : 1; <span class="comment">/* [14..14] Setup Token Transmission */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa240efb6ba734ccf3433fd9c40680968">  640</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa240efb6ba734ccf3433fd9c40680968">BSTS</a>  : 1; <span class="comment">/* [15..15] Buffer Status */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a57e072c747c0513a10d852fa54e09ac1">  641</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a57e072c747c0513a10d852fa54e09ac1">DCPCTR_b</a>;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  };</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a92d1bb22ba39de9274486ac5c474c800">  643</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a92d1bb22ba39de9274486ac5c474c800">RESERVED10</a>;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2c1dc13be7151ca4831ed6309ff23ed4">  646</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2c1dc13be7151ca4831ed6309ff23ed4">PIPESEL</a>; <span class="comment">/* (@ 0x00000064) Pipe Window Select Register */</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2c1dc13be7151ca4831ed6309ff23ed4">PIPESEL</a> : 4; <span class="comment">/* [3..0] Pipe Window Select */</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>      uint16_t                  : 12;</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a06d2bd218c545546dfef86aecc071b7b">  651</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a06d2bd218c545546dfef86aecc071b7b">PIPESEL_b</a>;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  };</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7e16b91e4022052b0516aff721ba361a">  653</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7e16b91e4022052b0516aff721ba361a">RESERVED11</a>;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a93d176ee45989a2f82a90f8751462368">  656</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a93d176ee45989a2f82a90f8751462368">PIPECFG</a>;      <span class="comment">/* (@ 0x00000068) Pipe Configuration Register */</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad58b4d5dddf8f1f95355eba92a23fff5">  659</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad58b4d5dddf8f1f95355eba92a23fff5">EPNUM</a>  : 4; <span class="comment">/* [3..0] Endpoint Number */</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a49a52ddd088cdee92ca56f833cb6a511">DIR</a>    : 1; <span class="comment">/* [4..4] Transfer Direction */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>      uint16_t                 : 2;</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a0f99baa717bdb8c6b16c7481ca17e2c8">SHTNAK</a> : 1; <span class="comment">/* [7..7] Pipe Disabled at End of Transfer */</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9e92a1d854cef8bb68684bb3274ec8d5">CNTMD</a>  : 1; <span class="comment">/* [8..8] Continuous Transfer Mode                                           */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a13b8111b9d2337ffc8455cc3c7bb7e14">  664</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a13b8111b9d2337ffc8455cc3c7bb7e14">DBLB</a>   : 1; <span class="comment">/* [9..9] Double Buffer Mode */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a03dc71352919f91888d2d1b8c51fd36b">  665</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a03dc71352919f91888d2d1b8c51fd36b">BFRE</a>   : 1; <span class="comment">/* [10..10] BRDY Interrupt Operation Specification */</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>      uint16_t                 : 3;</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa08298827208ff516670d525b4bb751d">  667</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa08298827208ff516670d525b4bb751d">TYPE</a>   : 2; <span class="comment">/* [15..14] Transfer Type */</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae4381c47631275b3eb5ae41cee19d6a9">  668</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae4381c47631275b3eb5ae41cee19d6a9">PIPECFG_b</a>;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  };</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a00cf5617e5e04758684deb4308e72853">  672</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a00cf5617e5e04758684deb4308e72853">PIPEBUF</a>;         </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2dd385ec67bdc1dcd0127f313ae46fa6">  675</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2dd385ec67bdc1dcd0127f313ae46fa6">BUFNMB</a>  : 8; <span class="comment">// [7..0] Buffer NumberThese bits specify the FIFO buffer number of the selected pipe (04h to 87h)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>      uint16_t                  : 2;</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a60bd7829d24881573f2a33e87fd45825">  677</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a60bd7829d24881573f2a33e87fd45825">BUFSIZE</a> : 5; </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>      uint16_t                  : 1;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac8c0750f4e8f74fb2752fa6221631996">  679</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac8c0750f4e8f74fb2752fa6221631996">PIPEBUF_b</a>;</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  };</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4011a2429fbc716431f45b2f0907a43f">  683</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4011a2429fbc716431f45b2f0907a43f">PIPEMAXP</a>; <span class="comment">/* (@ 0x0000006C) Pipe Maximum Packet Size Register */</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#acdc716a722a63a648d421a1f1de99a28">MXPS</a>   : 11; <span class="comment">/* [10..0] Maximum Packet Size */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>      uint16_t                 : 1;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab85b3cbb1601f8d48f4eaa0c7a53a1fb">DEVSEL</a> : 4; <span class="comment">/* [15..12] Device Select */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3ff7f7ee0f852ba202d9ef6b16049dd1">  689</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3ff7f7ee0f852ba202d9ef6b16049dd1">PIPEMAXP_b</a>;</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  };</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abf1ff573dbf0e83a52ec75a1ac5f9aa4">  693</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abf1ff573dbf0e83a52ec75a1ac5f9aa4">PIPEPERI</a>; <span class="comment">/* (@ 0x0000006E) Pipe Cycle Control Register */</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a92fb94731183ff6a63e5205f3defb499">  696</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a92fb94731183ff6a63e5205f3defb499">IITV</a> : 3; <span class="comment">/* [2..0] Interval Error Detection Interval */</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>      uint16_t               : 9;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9c9bff14bc98a230a1c238245916d1e4">  698</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9c9bff14bc98a230a1c238245916d1e4">IFIS</a> : 1; <span class="comment">/* [12..12] Isochronous IN Buffer Flush */</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>      uint16_t               : 3;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac5097d3f547c9a0dac3ecc20ff94ae40">  700</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac5097d3f547c9a0dac3ecc20ff94ae40">PIPEPERI_b</a>;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  };</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7d7551c9938ea6457ecde41fe3108e8a">  704</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7d7551c9938ea6457ecde41fe3108e8a">PIPE_CTR</a>[9];        <span class="comment">/* (@ 0x00000070) Pipe [0..8] Control Register */</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#acfb1d4496879315e5dfab89a9d1ef187">PID</a>          : 2; <span class="comment">/* [1..0] Response PID */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>      uint16_t                       : 3;</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a738ff09e855bbce0a200b739ab83391a">PBUSY</a>  : 1; <span class="comment">/* [5..5] Pipe Busy */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a67ab7ec6cda12c42b6372dccc13800d9">SQMON</a>  : 1; <span class="comment">/* [6..6] Sequence Toggle Bit Confirmation */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a84561c81524aef1e07434fbfdc335c3c">SQSET</a>        : 1; <span class="comment">/* [7..7] Sequence Toggle Bit Set */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6441a2d959223791653b3dddd62fe325">SQCLR</a>        : 1; <span class="comment">/* [8..8] Sequence Toggle Bit Clear */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a859fc2f69c22ec5bb624e05b37687f84">  713</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a859fc2f69c22ec5bb624e05b37687f84">ACLRM</a>        : 1; <span class="comment">/* [9..9] Auto Buffer Clear Mode */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a0c21d8945f9dbcc88829541733e4dee8">  714</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a0c21d8945f9dbcc88829541733e4dee8">ATREPM</a>       : 1; <span class="comment">/* [10..10] Auto Response Mode */</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>      uint16_t                       : 1;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab0db1958859197a6ceaa07e6ac81d68a">  716</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab0db1958859197a6ceaa07e6ac81d68a">CSSTS</a>  : 1; <span class="comment">/* [12..12] CSSTS Status */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9224a0b8690d4eee7a24f01d9a177094">CSCLR</a>        : 1; <span class="comment">/* [13..13] CSPLIT Status Clear */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aaaf7e2a7af4620b8c79d034a1f0e858a">  718</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aaaf7e2a7af4620b8c79d034a1f0e858a">INBUFM</a> : 1; <span class="comment">/* [14..14] Transmit Buffer Monitor */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa240efb6ba734ccf3433fd9c40680968">BSTS</a>   : 1; <span class="comment">/* [15..15] Buffer Status */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aece5142944a86ed1431d4ba6a53db17d">  720</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aece5142944a86ed1431d4ba6a53db17d">PIPE_CTR_b</a>[9];</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  };</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a993489a099a723eb9a41010068afef77">  722</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a993489a099a723eb9a41010068afef77">RESERVED13</a>;</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad26a03de94a4ced144de8deede514acf">  723</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad26a03de94a4ced144de8deede514acf">RESERVED14</a>[3];</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a733526bbf1d979bf34c05063f9402b55">  724</a></span>  <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html">RUSB2_PIPE_TR_t</a> <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a733526bbf1d979bf34c05063f9402b55">PIPE_TR</a>[5]; <span class="comment">/* (@ 0x00000090) Pipe Transaction Counter Registers */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a771e73d55ec625f3639506c522a27384">  725</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a771e73d55ec625f3639506c522a27384">RESERVED15</a>[3];</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5b791af219c1b9878c6110e7f0ff7bcd">  728</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5b791af219c1b9878c6110e7f0ff7bcd">USBBCCTRL0</a>;             <span class="comment">/* (@ 0x000000B0) BC Control Register 0 */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abe08ff82ac87b07804c9135247cec4da">  731</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abe08ff82ac87b07804c9135247cec4da">RPDME0</a>           : 1; <span class="comment">/* [0..0] D- Pin Pull-Down Control */</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a58efe4e30f1a795713360309d1efda2d">  732</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a58efe4e30f1a795713360309d1efda2d">IDPSRCE0</a>         : 1; <span class="comment">/* [1..1] D+ Pin IDPSRC Output Control */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1f4ce4159e6909f03625f61d6a7a6fdd">  733</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1f4ce4159e6909f03625f61d6a7a6fdd">IDMSINKE0</a>        : 1; <span class="comment">/* [2..2] D- Pin 0.6 V Input Detection (Comparator and Sink) Control */</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8dcb3a72f80408990e93f890253282f3">  734</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8dcb3a72f80408990e93f890253282f3">VDPSRCE0</a>         : 1; <span class="comment">/* [3..3] D+ Pin VDPSRC (0.6 V) Output Control */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2ba416b84a429a550b6df6d08a623247">  735</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2ba416b84a429a550b6df6d08a623247">IDPSINKE0</a>        : 1; <span class="comment">/* [4..4] D+ Pin 0.6 V Input Detection (Comparator and Sink) Control */</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7912ad586a254ef3a821b0b330c34591">  736</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7912ad586a254ef3a821b0b330c34591">VDMSRCE0</a>         : 1; <span class="comment">/* [5..5] D- Pin VDMSRC (0.6 V) Output Control */</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>      uint16_t                           : 1;</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a69ea19d9285def444811c42cec1000c2">  738</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a69ea19d9285def444811c42cec1000c2">BATCHGE0</a>         : 1; <span class="comment">/* [7..7] BC (Battery Charger) Function Ch0 General Enable Control */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8f71ec9b276956d8e61e95d3c0ed1574">  739</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8f71ec9b276956d8e61e95d3c0ed1574">CHGDETSTS0</a> : 1; <span class="comment">/* [8..8] D- Pin 0.6 V Input Detection Status */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a0824def98e51c1d0e613e9e47e90e713">  740</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a0824def98e51c1d0e613e9e47e90e713">PDDETSTS0</a>  : 1; <span class="comment">/* [9..9] D+ Pin 0.6 V Input Detection Status */</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>      uint16_t                           : 6;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab40155ad79eb4e2f3584cde995caeb99">  742</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab40155ad79eb4e2f3584cde995caeb99">USBBCCTRL0_b</a>;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  };</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9807066f6b1e92e57140d7eb0164105e">  744</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9807066f6b1e92e57140d7eb0164105e">RESERVED16</a>;</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aeb1c76be5fe91975188412b87488d0ce">  745</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aeb1c76be5fe91975188412b87488d0ce">RESERVED17</a>[4];</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a92cefd48470da9df6b2003522e10430d">  748</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a92cefd48470da9df6b2003522e10430d">UCKSEL</a>; <span class="comment">/* (@ 0x000000C4) USB Clock Selection Register */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a02ae742be9021533fde8f38cff374eb3">  751</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a02ae742be9021533fde8f38cff374eb3">UCKSELC</a> : 1; <span class="comment">/* [0..0] USB Clock Selection */</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>      uint16_t                  : 15;</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a64dc559a4b426bc8901e4700bcdf51fe">  753</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a64dc559a4b426bc8901e4700bcdf51fe">UCKSEL_b</a>;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  };</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1983484387059ae0fb128725dcabceec">  755</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1983484387059ae0fb128725dcabceec">RESERVED18</a>;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5375c6e9db637e4528a2ecdc06042a7d">  756</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5375c6e9db637e4528a2ecdc06042a7d">RESERVED19</a>;</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span> </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1b679b0628e46b3c48a93c317becaded">  759</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1b679b0628e46b3c48a93c317becaded">USBMC</a>; <span class="comment">/* (@ 0x000000CC) USB Module Control Register */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aef0496340b9727d351cf0e4833900bba">  762</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aef0496340b9727d351cf0e4833900bba">VDDUSBE</a> : 1; <span class="comment">/* [0..0] USB Reference Power Supply Circuit On/Off Control */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>      uint16_t                  : 6;</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6489259edf9614eaac46027d02fc8c94">  764</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6489259edf9614eaac46027d02fc8c94">VDCEN</a>   : 1; <span class="comment">/* [7..7] USB Regulator On/Off Control */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>      uint16_t                  : 8;</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abcf17d2b6773d07098035df5e2d7911e">  766</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abcf17d2b6773d07098035df5e2d7911e">USBMC_b</a>;</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  };</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a51b774f20579881d4597fe2251a30ac9">  768</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a51b774f20579881d4597fe2251a30ac9">RESERVED20</a>;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a163037b30209fcc8967a7e43c9fbfb50">  771</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a163037b30209fcc8967a7e43c9fbfb50">DEVADD</a>[10]; <span class="comment">/* (@ 0x000000D0) Device Address Configuration Register */</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>      uint16_t                  : 6;</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af1ea892e6dbfd1c1d4dcb02adec869f5">  775</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af1ea892e6dbfd1c1d4dcb02adec869f5">USBSPD</a>  : 2; <span class="comment">/* [7..6] Transfer Speed of Communication Target Device */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad49774951a30b1f474f39b617292d7a8">  776</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad49774951a30b1f474f39b617292d7a8">HUBPORT</a> : 3; <span class="comment">/* [10..8] Communication Target Connecting Hub Port */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a15d3a2cdb2d6dca28c6d215e8d6e47cc">  777</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a15d3a2cdb2d6dca28c6d215e8d6e47cc">UPPHUB</a>  : 4; <span class="comment">/* [14..11] Communication Target Connecting Hub Register */</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>      uint16_t                  : 1;</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aed7343d913900e0de915776dcda461e1">  779</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aed7343d913900e0de915776dcda461e1">DEVADD_b</a>[10];</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  };</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a77e9bf63d2e7a6a2678318eaf2bb5df8">  781</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a77e9bf63d2e7a6a2678318eaf2bb5df8">RESERVED21</a>[3];</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad2b53a26c25f004c86b09accf7fc46c7">  784</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad2b53a26c25f004c86b09accf7fc46c7">PHYSLEW</a>; <span class="comment">/* (@ 0x000000F0) PHY Cross Point Adjustment Register */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afbcf53212b6d0f2e3feff8b4ff4d8180">  787</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afbcf53212b6d0f2e3feff8b4ff4d8180">SLEWR00</a> : 1; <span class="comment">/* [0..0] Receiver Cross Point Adjustment 00 */</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5a8ba100cd4f4d37de48628451458f8e">  788</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5a8ba100cd4f4d37de48628451458f8e">SLEWR01</a> : 1; <span class="comment">/* [1..1] Receiver Cross Point Adjustment 01 */</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5973a87f850c341eacc6d19460723e2f">  789</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5973a87f850c341eacc6d19460723e2f">SLEWF00</a> : 1; <span class="comment">/* [2..2] Receiver Cross Point Adjustment 00 */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a01a787a7cbadc833fd1614cb0a2a5e5f">  790</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a01a787a7cbadc833fd1614cb0a2a5e5f">SLEWF01</a> : 1; <span class="comment">/* [3..3] Receiver Cross Point Adjustment 01 */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae58f629d1a66531d0576de34c0a9195d">  791</a></span>      uint32_t                  : 28;</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4290fa39b001f96cabfb016ef733783a">  792</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4290fa39b001f96cabfb016ef733783a">PHYSLEW_b</a>;</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  };</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4aac84ff742746f67468989b7a628416">  794</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4aac84ff742746f67468989b7a628416">RESERVED22</a>[3];</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#adf408b6f829995669905fd8142e85bc9">  797</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#adf408b6f829995669905fd8142e85bc9">LPCTRL</a>; <span class="comment">/* (@ 0x00000100) Low Power Control Register */</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>      uint16_t                : 7;</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae5c561562f4bfcf41e507c70a807b9b0">  801</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae5c561562f4bfcf41e507c70a807b9b0">HWUPM</a> : 1; <span class="comment">/* [7..7] Resume Return Mode Setting */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>      uint16_t                : 8;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#adb91bac2b4e1bb5decad13e64d25f020">  803</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#adb91bac2b4e1bb5decad13e64d25f020">LPCTRL_b</a>;</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  };</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a19a3db766f3882e19445df477d16d93c">  807</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a19a3db766f3882e19445df477d16d93c">LPSTS</a>; <span class="comment">/* (@ 0x00000102) Low Power Status Register */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span> </div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>      uint16_t                   : 14;</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a869f8096fb32396a44b6d5cf4ec49a65">  811</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a869f8096fb32396a44b6d5cf4ec49a65">SUSPENDM</a> : 1; <span class="comment">/* [14..14] UTMI SuspendM Control */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>      uint16_t                   : 1;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6325d04ebaeed6588fb9a3ddf5fbec06">  813</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6325d04ebaeed6588fb9a3ddf5fbec06">LPSTS_b</a>;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  };</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a765a54bee6db000f9c5540593ea3cb05">  815</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a765a54bee6db000f9c5540593ea3cb05">RESERVED23</a>[15];</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aae94039bdd428b2bd0230863c718c86b">  818</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aae94039bdd428b2bd0230863c718c86b">BCCTRL</a>; <span class="comment">/* (@ 0x00000140) Battery Charging Control Register */</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afbea73d4721a90139920d2e312bf4abe">  821</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afbea73d4721a90139920d2e312bf4abe">IDPSRCE</a>         : 1; <span class="comment">/* [0..0] IDPSRC Control */</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad530d689d1659d909c4fd8ea50f2cacd">  822</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad530d689d1659d909c4fd8ea50f2cacd">IDMSINKE</a>        : 1; <span class="comment">/* [1..1] IDMSINK Control */</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1bfe172d44987bab38aee8f5454b649e">  823</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1bfe172d44987bab38aee8f5454b649e">VDPSRCE</a>         : 1; <span class="comment">/* [2..2] VDPSRC Control */</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1773bc73da94ca712c515011f4a08dd7">  824</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1773bc73da94ca712c515011f4a08dd7">IDPSINKE</a>        : 1; <span class="comment">/* [3..3] IDPSINK Control */</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4a2c9cfb7a9cb06910fcdf6673148d68">  825</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4a2c9cfb7a9cb06910fcdf6673148d68">VDMSRCE</a>         : 1; <span class="comment">/* [4..4] VDMSRC Control */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2e6f32a7064bfe2be9b8b956d0a6ff9b">  826</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2e6f32a7064bfe2be9b8b956d0a6ff9b">DCPMODE</a>         : 1; <span class="comment">/* [5..5] DCP Mode Control */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>      uint16_t                          : 2;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5ced022a55a926fde82ffa40083d8e18">  828</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5ced022a55a926fde82ffa40083d8e18">CHGDETSTS</a> : 1; <span class="comment">/* [8..8] CHGDET Status */</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afdcfe396a4d79a499db07711c48721e6">  829</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afdcfe396a4d79a499db07711c48721e6">PDDETSTS</a>  : 1; <span class="comment">/* [9..9] PDDET Status */</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>      uint16_t                          : 6;</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a186f6cc68b714fe9b31f25a2eace8661">  831</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a186f6cc68b714fe9b31f25a2eace8661">BCCTRL_b</a>;</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  };</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5a7d8af9883075d394b0abd36838d0e6">  833</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5a7d8af9883075d394b0abd36838d0e6">RESERVED24</a>;</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2d6f0bff9a838169d327de0c56d6f88f">  836</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2d6f0bff9a838169d327de0c56d6f88f">PL1CTRL1</a>; <span class="comment">/* (@ 0x00000144) Function L1 Control Register 1 */</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aefb0e3b4a44282ec4ec8490829efe33b">  839</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aefb0e3b4a44282ec4ec8490829efe33b">L1RESPEN</a>   : 1; <span class="comment">/* [0..0] L1 Response Enable */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a267ff448d161384ad77f13266b7730ad">  840</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a267ff448d161384ad77f13266b7730ad">L1RESPMD</a>   : 2; <span class="comment">/* [2..1] L1 Response Mode */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae672c65582ee0d1d6a00c14e4259a389">  841</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae672c65582ee0d1d6a00c14e4259a389">L1NEGOMD</a>   : 1; <span class="comment">/* [3..3] L1 Response Negotiation Control. */</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3668c431421e3013ff655f59eb754aec">DVSQ</a> : 4; <span class="comment">/* [7..4] DVSQ Extension.DVSQ[3] is Mirror of DVSQ[2:0] in INTSTS0. */</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad47fb6bde2ed939d324779522b47ab9d">  843</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad47fb6bde2ed939d324779522b47ab9d">HIRDTHR</a>    : 4; <span class="comment">/* [11..8] L1 Response Negotiation Threshold Value */</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>      uint16_t                     : 2;</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a43f2a1c7680d6d929e5c64bac12a09bc">  845</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a43f2a1c7680d6d929e5c64bac12a09bc">L1EXTMD</a>    : 1; <span class="comment">/* [14..14] PHY Control Mode at L1 Return */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>      uint16_t                     : 1;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a421e9749006ba33ded7e1217c5b7287f">  847</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a421e9749006ba33ded7e1217c5b7287f">PL1CTRL1_b</a>;</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  };</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span> </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a373ff290a8a0fd3e1d8ccd7a64f2bd85">  851</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a373ff290a8a0fd3e1d8ccd7a64f2bd85">PL1CTRL2</a>; <span class="comment">/* (@ 0x00000146) Function L1 Control Register 2 */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>      uint16_t                  : 8;</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3bac62104cea5f73f7acdf0083ac0150">  855</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3bac62104cea5f73f7acdf0083ac0150">HIRDMON</a> : 4; <span class="comment">/* [11..8] HIRD Value Monitor */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa7c039bfda49e703a92a4eb405506f31">  856</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa7c039bfda49e703a92a4eb405506f31">RWEMON</a>  : 1;  <span class="comment">/* [12..12] RWE Value Monitor */</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>      uint16_t                  : 3;</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a52a4b4753a054508b69163f2a7b4ee9a">  858</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a52a4b4753a054508b69163f2a7b4ee9a">PL1CTRL2_b</a>;</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  };</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a19c8f1aa980aaa1b695244b01434ce61">  862</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a19c8f1aa980aaa1b695244b01434ce61">HL1CTRL1</a>; <span class="comment">/* (@ 0x00000148) Host L1 Control Register 1 */</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a70653ea972bec48fa7e6615e7e476f5b">  865</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a70653ea972bec48fa7e6615e7e476f5b">L1REQ</a>          : 1;       <span class="comment">/* [0..0] L1 Transition Request */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a488b221b01bdc24b810670095897c356">  866</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a488b221b01bdc24b810670095897c356">L1STATUS</a> : 2; <span class="comment">/* [2..1] L1 Request Completion Status */</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>      uint16_t                         : 13;</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a04bd8c81433cadef9bc271f4661f1fb6">  868</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a04bd8c81433cadef9bc271f4661f1fb6">HL1CTRL1_b</a>;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>  };</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a887c360f1ae98e19d04492fb4618c67a">  872</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a887c360f1ae98e19d04492fb4618c67a">HL1CTRL2</a>; <span class="comment">/* (@ 0x0000014A) Host L1 Control Register 2 */</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aff31ca80c8d6f0d6be4700cef703df1e">  875</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aff31ca80c8d6f0d6be4700cef703df1e">L1ADDR</a> : 4; <span class="comment">/* [3..0] LPM Token DeviceAddress */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>      uint16_t                 : 4;</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa1f466f4b3bf5b7b1303072daacc3352">  877</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa1f466f4b3bf5b7b1303072daacc3352">HIRD</a>   : 4; <span class="comment">/* [11..8] LPM Token HIRD */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad3354b45a5c9136ae9ef63bd53719dee">  878</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad3354b45a5c9136ae9ef63bd53719dee">L1RWE</a>  : 1; <span class="comment">/* [12..12] LPM Token L1 Remote Wake Enable */</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>      uint16_t                 : 2;</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa71ec7450d0c8b7b19195fbe553d41bf">  880</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa71ec7450d0c8b7b19195fbe553d41bf">BESL</a>   : 1; <span class="comment">/* [15..15] BESL &amp; Alternate HIRD */</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1c2fbb50bea3de540c97ff99fc3b03d2">  881</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1c2fbb50bea3de540c97ff99fc3b03d2">HL1CTRL2_b</a>;</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>  };</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span> </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8258f3c3c6d32149db0d051f1da83984">  884</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8258f3c3c6d32149db0d051f1da83984">RESERVED25_1</a>;</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a04c4d9dd2bc1d1b8918beda73a190aa7">  887</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a04c4d9dd2bc1d1b8918beda73a190aa7">PHYTRIM1</a>;          </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6a9df0e02cfbd3a9b0fb4476081654cc">  890</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6a9df0e02cfbd3a9b0fb4476081654cc">DRISE</a>      : 2; </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a96beefb91b319a30371ee4e17d7a7c5c">  891</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a96beefb91b319a30371ee4e17d7a7c5c">DFALL</a>      : 2; </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>               uint16_t            : 3;</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abbb8fc0eca5f9b4a5a373ca6b0656cd8">  893</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abbb8fc0eca5f9b4a5a373ca6b0656cd8">PCOMPENB</a>   : 1; </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad6289e21a86bcae6bc78c0325ceb8fa9">  894</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad6289e21a86bcae6bc78c0325ceb8fa9">HSIUP</a>      : 4; </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1d7ce6298fc576c80fe6659b0066c5a9">  895</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1d7ce6298fc576c80fe6659b0066c5a9">IMPOFFSET</a>  : 3; </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>               uint16_t            : 1;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a03c45d59391d33b0c461b13f054f0907">  897</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a03c45d59391d33b0c461b13f054f0907">PHYTRIM1_b</a>;</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  };</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afa6d58d25c9d6faed630afbe408429ff">  901</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afa6d58d25c9d6faed630afbe408429ff">PHYTRIM2</a>;         </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abbd602ac31cb8bca92644806ee08e2ff">  904</a></span>      <span class="keyword">volatile</span>  uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abbd602ac31cb8bca92644806ee08e2ff">SQU</a>      : 4; </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>      uint16_t                    : 3;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1afce9cc1f0e672fbf296735b57d8787">  906</a></span>      <span class="keyword">volatile</span>  uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1afce9cc1f0e672fbf296735b57d8787">HSRXENMO</a> : 1; </div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5c01b997e09ca06d82791d7197b4af57">  907</a></span>      <span class="keyword">volatile</span>  uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5c01b997e09ca06d82791d7197b4af57">PDR</a>      : 2; </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>      uint16_t                    : 2;</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a761a5980971b10e531a42dccc0574c2c">  909</a></span>      <span class="keyword">volatile</span>  uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a761a5980971b10e531a42dccc0574c2c">DIS</a>      : 3; </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>      uint16_t                    : 1;</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4e43e907dbec6108b648f4f78424549b">  911</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4e43e907dbec6108b648f4f78424549b">PHYTRIM2_b</a>;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  };</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4986c58c4eeca9fb5024d532ab8f1537">  913</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4986c58c4eeca9fb5024d532ab8f1537">RESERVED25_2</a>[3];</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af8ad9c7440ae698994c6c8ed12974dd3">  916</a></span>    <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af8ad9c7440ae698994c6c8ed12974dd3">DPUSR0R</a>; <span class="comment">/* (@ 0x00000160) Deep Standby USB Transceiver Control/Pin Monitor Register */</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>      uint32_t                         : 20;</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a59108c03db8e74b9b5b320820e0b4254">  920</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a59108c03db8e74b9b5b320820e0b4254">DOVCAHM</a>  : 1; <span class="comment">/* [20..20] OVRCURA InputIndicates OVRCURA input signal on the HS side of USB port. */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a88753d2fd6d925725f9274bf6caf54f2">  921</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a88753d2fd6d925725f9274bf6caf54f2">DOVCBHM</a>  : 1; <span class="comment">/* [21..21] OVRCURB InputIndicates OVRCURB input signal on the HS side of USB port. */</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a98694e3b8acc2509ae3ea27422cebd94">  922</a></span>      uint32_t                         : 1;</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac806c4096e73d81c06836f188b0da5fa">  923</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac806c4096e73d81c06836f188b0da5fa">DVBSTSHM</a> : 1; <span class="comment">/* [23..23] VBUS InputIndicates VBUS input signal on the HS side of USB port. */</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1e3b25d44e3b6c5711083aad3c14dbe1">  924</a></span>      uint32_t                         : 8;</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aec416d387b1d68415eef58352f9ef571">  925</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aec416d387b1d68415eef58352f9ef571">DPUSR0R_b</a>;</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  };</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span> </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1a2e426f81e9ffaa18954f57cc2a6b05">  929</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1a2e426f81e9ffaa18954f57cc2a6b05">DPUSR1R</a>; <span class="comment">/* (@ 0x00000164) Deep Standby USB Suspend/Resume Interrupt Register */</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span> </div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>      uint32_t                        : 4;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#acfcba7c25e2e85b8b0a90d8492f2a776">  933</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#acfcba7c25e2e85b8b0a90d8492f2a776">DOVCAHE</a>       : 1; <span class="comment">/* [4..4] OVRCURA Interrupt Enable Clear */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1bcfbe2332939375f57d3ad11d25c0a0">  934</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1bcfbe2332939375f57d3ad11d25c0a0">DOVCBHE</a>       : 1; <span class="comment">/* [5..5] OVRCURB Interrupt Enable Clear */</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>      uint32_t                        : 1;</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad0d952a09b8bb6755ddb0ae64b3c1371">  936</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad0d952a09b8bb6755ddb0ae64b3c1371">DVBSTSHE</a>      : 1; <span class="comment">/* [7..7] VBUS Interrupt Enable/Clear */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>      uint32_t                        : 12;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2e2d150885c0098780dc84d89438df3f">  938</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2e2d150885c0098780dc84d89438df3f">DOVCAH</a>  : 1; <span class="comment">/* [20..20] Indication of Return from OVRCURA Interrupt Source */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#afd77273b7b9226aa71c2c7acd60107be">  939</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#afd77273b7b9226aa71c2c7acd60107be">DOVCBH</a>  : 1; <span class="comment">/* [21..21] Indication of Return from OVRCURB Interrupt Source */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a70dadc99711b80a02cac193931d90afa">  940</a></span>      uint32_t                        : 1;</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a9b7fcb7212b54948d66432032f0c6c9d">  941</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a9b7fcb7212b54948d66432032f0c6c9d">DVBSTSH</a> : 1; <span class="comment">/* [23..23] Indication of Return from VBUS Interrupt Source */</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a564e024e41d1d94d3b322319439bf2a1">  942</a></span>      uint32_t                        : 8;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a1ab5f32ba079edd5c9b98ad1a7decd2c">  943</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a1ab5f32ba079edd5c9b98ad1a7decd2c">DPUSR1R_b</a>;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  };</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab4f64ef29964ddc8b224f12e83c791ef">  947</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab4f64ef29964ddc8b224f12e83c791ef">DPUSR2R</a>; <span class="comment">/* (@ 0x00000168) Deep Standby USB Suspend/Resume Interrupt Register */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a594f1cb0a6317d4acacf9b9797dfbac1">  950</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a594f1cb0a6317d4acacf9b9797dfbac1">DPINT</a> : 1; <span class="comment">/* [0..0] Indication of Return from DP Interrupt Source */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8a5e37765c5334e18c46ceac828d05b3">  951</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8a5e37765c5334e18c46ceac828d05b3">DMINT</a> : 1; <span class="comment">/* [1..1] Indication of Return from DM Interrupt Source */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>      uint16_t                      : 2;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5efc98f749a9e76fef0158c276cda4dd">  953</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5efc98f749a9e76fef0158c276cda4dd">DPVAL</a> : 1; <span class="comment">/* [4..4] DP InputIndicates DP input signal on the HS side of USB port. */</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5f051d65f807b3f4f9d01d3de558565e">  954</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5f051d65f807b3f4f9d01d3de558565e">DMVAL</a> : 1; <span class="comment">/* [5..5] DM InputIndicates DM input signal on the HS side of USB port. */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>      uint16_t                      : 2;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae19ed8d1972244feae531f75ab91e7d8">  956</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae19ed8d1972244feae531f75ab91e7d8">DPINTE</a>      : 1; <span class="comment">/* [8..8] DP Interrupt Enable Clear */</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac119254fe35f5a1d1ef01677f91f3765">  957</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac119254fe35f5a1d1ef01677f91f3765">DMINTE</a>      : 1; <span class="comment">/* [9..9] DM Interrupt Enable Clear */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>      uint16_t                      : 6;</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ad92f481b400b2a7b0b73453973b7847d">  959</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ad92f481b400b2a7b0b73453973b7847d">DPUSR2R_b</a>;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  };</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#accf2b8452cd421798081a1857bbd6d02">  963</a></span>    <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#accf2b8452cd421798081a1857bbd6d02">DPUSRCR</a>; <span class="comment">/* (@ 0x0000016A) Deep Standby USB Suspend/Resume Command Register */</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a4140d69e30ce6d869c4986191ce158a8">  966</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a4140d69e30ce6d869c4986191ce158a8">FIXPHY</a>   : 1; <span class="comment">/* [0..0] USB Transceiver Control Fix */</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aa5ea20219ca35237c1d62010dd15ea7c">  967</a></span>      <span class="keyword">volatile</span> uint16_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aa5ea20219ca35237c1d62010dd15ea7c">FIXPHYPD</a> : 1; <span class="comment">/* [1..1] USB Transceiver Control Fix for PLL */</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>      uint16_t                   : 14;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aeb66f1537545df0ec654efa4bfb5a195">  969</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aeb66f1537545df0ec654efa4bfb5a195">DPUSRCR_b</a>;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  };</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#adb2f3b8d2f897918a6e8178bf2d28458">  971</a></span>  <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#adb2f3b8d2f897918a6e8178bf2d28458">RESERVED26</a>[165];</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span> </div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>    <span class="keyword">volatile</span> uint32_t</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab38bec11997a46f116947faa7331b6c8">  975</a></span>      <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab38bec11997a46f116947faa7331b6c8">DPUSR0R_FS</a>; <span class="comment">/* (@ 0x00000400) Deep Software Standby USB Transceiver Control/Pin Monitor Register */</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a221ff0dc7957ded02f5376903bb98a0f">  978</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a221ff0dc7957ded02f5376903bb98a0f">SRPC0</a>         : 1; <span class="comment">/* [0..0] USB Single End Receiver Control */</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a888f51db67e1ec5e92256e5ea0c28e1b">  979</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a888f51db67e1ec5e92256e5ea0c28e1b">RPUE0</a>         : 1; <span class="comment">/* [1..1] DP Pull-Up Resistor Control */</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>      uint32_t                        : 1;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae66798351b53d193ba07f80a40220155">  981</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae66798351b53d193ba07f80a40220155">DRPD0</a>         : 1; <span class="comment">/* [3..3] D+/D- Pull-Down Resistor Control */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a014eab57d3f1c4807c9fbab830fe2dfe">  982</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a014eab57d3f1c4807c9fbab830fe2dfe">FIXPHY0</a>       : 1; <span class="comment">/* [4..4] USB Transceiver Output Fix */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>      uint32_t                        : 11;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a7c850e89f5d2e2190aa50637a345b208">  984</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a7c850e89f5d2e2190aa50637a345b208">DP0</a>     : 1; <span class="comment">/* [16..16] USB0 D+ InputIndicates the D+ input signal of the USB. */</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ae65956e8373062b83f8d7f935f5cee0e">  985</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ae65956e8373062b83f8d7f935f5cee0e">DM0</a>     : 1; <span class="comment">/* [17..17] USB D-InputIndicates the D- input signal of the USB. */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>      uint32_t                        : 2;</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2245907961fd135edcaecab46a0e42e0">  987</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2245907961fd135edcaecab46a0e42e0">DOVCA0</a>  : 1; <span class="comment">/* [20..20] USB OVRCURA InputIndicates the OVRCURA input signal of the USB. */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#af3785c056b4349564020b6c2c589aa4e">  988</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#af3785c056b4349564020b6c2c589aa4e">DOVCB0</a>  : 1; <span class="comment">/* [21..21] USB OVRCURB InputIndicates the OVRCURB input signal of the USB. */</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>      uint32_t                        : 1;</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a600553b49c285040557fcba52b8b966a">  990</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a600553b49c285040557fcba52b8b966a">DVBSTS0</a> : 1; <span class="comment">/* [23..23] USB VBUS InputIndicates the VBUS input signal of the USB. */</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>      uint32_t                        : 8;</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#aded680085606fcc50a52f48ee581e168">  992</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#aded680085606fcc50a52f48ee581e168">DPUSR0R_FS_b</a>;</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>  };</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a3318e7f1d45ca4b9ab943c175c98953e">  996</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a3318e7f1d45ca4b9ab943c175c98953e">DPUSR1R_FS</a>; <span class="comment">/* (@ 0x00000404) Deep Software Standby USB Suspend/Resume Interrupt Register */</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a5976664631244457c295189e52860a76">  999</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a5976664631244457c295189e52860a76">DPINTE0</a>        : 1; <span class="comment">/* [0..0] USB DP Interrupt Enable/Clear */</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#acd354a1261c243a0ab619564c05dcf95"> 1000</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#acd354a1261c243a0ab619564c05dcf95">DMINTE0</a>        : 1; <span class="comment">/* [1..1] USB DM Interrupt Enable/Clear */</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>      uint32_t                         : 2;</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abe6144b4844b4fa5632d77ca36a7af6a"> 1002</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abe6144b4844b4fa5632d77ca36a7af6a">DOVRCRAE0</a>      : 1; <span class="comment">/* [4..4] USB OVRCURA Interrupt Enable/Clear */</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ab8eca1931ea8293463b35753ef538eb5"> 1003</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ab8eca1931ea8293463b35753ef538eb5">DOVRCRBE0</a>      : 1; <span class="comment">/* [5..5] USB OVRCURB Interrupt Enable/Clear */</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>      uint32_t                         : 1;</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#abc7d516c08495937169a15533d7adeb5"> 1005</a></span>      <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#abc7d516c08495937169a15533d7adeb5">DVBSE0</a>         : 1; <span class="comment">/* [7..7] USB VBUS Interrupt Enable/Clear */</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>      uint32_t                         : 8;</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a15c70ace2a06cc4d86b4a8919a3c8724"> 1007</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a15c70ace2a06cc4d86b4a8919a3c8724">DPINT0</a>   : 1; <span class="comment">/* [16..16] USB DP Interrupt Source Recovery */</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#ac650c284190770410df7bdaf6f6cbefe"> 1008</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#ac650c284190770410df7bdaf6f6cbefe">DMINT0</a>   : 1; <span class="comment">/* [17..17] USB DM Interrupt Source Recovery */</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>      uint32_t                         : 2;</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a6e337760a2643bbcc9650d5cb8511d82"> 1010</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a6e337760a2643bbcc9650d5cb8511d82">DOVRCRA0</a> : 1; <span class="comment">/* [20..20] USB OVRCURA Interrupt Source Recovery */</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a2d6bda940848cbf5d35a67d10427bff3"> 1011</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a2d6bda940848cbf5d35a67d10427bff3">DOVRCRB0</a> : 1; <span class="comment">/* [21..21] USB OVRCURB Interrupt Source Recovery */</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>      uint32_t                         : 1;</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a59f007a0a5a7cf222bff3b00a85d4c6c"> 1013</a></span>      <span class="keyword">volatile</span> <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a59f007a0a5a7cf222bff3b00a85d4c6c">DVBINT0</a>  : 1; <span class="comment">/* [23..23] USB VBUS Interrupt Source Recovery */</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a454a1f51a3885d6a4d5d5ea0098bd5a4"> 1014</a></span>      uint32_t                         : 8;</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="struct__ccrx__evenaccess.html#a8524337687474259cc474a74e6d84ef7"> 1015</a></span>    } <a class="code hl_variable" href="struct__ccrx__evenaccess.html#a8524337687474259cc474a74e6d84ef7">DPUSR1R_FS_b</a>;</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  };</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a36c6c43e78e5472cd29a6786955f4cc3"> 1017</a></span>} <a class="code hl_typedef" href="rusb2__type_8h.html#a36c6c43e78e5472cd29a6786955f4cc3">rusb2_reg_t</a>; <span class="comment">/* Size = 1032 (0x408) */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>TU_ATTR_PACKED_END <span class="comment">/* End of definition of packed structs (used by the CCRX toolchain) */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>TU_ATTR_BIT_FIELD_ORDER_END</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">/*--------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">/* Register Bit Definitions                                           */</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">/*--------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">// PIPE_TR</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">// E</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define RUSB2_PIPE_TR_E_TRENB_Pos       (9UL)        </span><span class="comment">/* TRENB (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#define RUSB2_PIPE_TR_E_TRENB_Msk       (0x200UL)    </span><span class="comment">/* TRENB (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#define RUSB2_PIPE_TR_E_TRCLR_Pos       (8UL)        </span><span class="comment">/* TRCLR (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#define RUSB2_PIPE_TR_E_TRCLR_Msk       (0x100UL)    </span><span class="comment">/* TRCLR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">// N</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define RUSB2_PIPE_TR_N_TRNCNT_Pos      (0UL)        </span><span class="comment">/* TRNCNT (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#define RUSB2_PIPE_TR_N_TRNCNT_Msk      (0xffffUL)   </span><span class="comment">/* TRNCNT (Bitfield-Mask: 0xffff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span> </div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment">// Core Registers</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span> </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">// SYSCFG</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#define RUSB2_SYSCFG_SCKE_Pos           (10UL)       </span><span class="comment">/* SCKE (Bit 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#define RUSB2_SYSCFG_SCKE_Msk           (0x400UL)    </span><span class="comment">/* SCKE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#define RUSB2_SYSCFG_CNEN_Pos           (8UL)        </span><span class="comment">/* CNEN (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define RUSB2_SYSCFG_CNEN_Msk           (0x100UL)    </span><span class="comment">/* CNEN (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define RUSB2_SYSCFG_HSE_Pos            (7UL)        </span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define RUSB2_SYSCFG_HSE_Msk            (0x80UL)     </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#define RUSB2_SYSCFG_DCFM_Pos           (6UL)        </span><span class="comment">/* DCFM (Bit 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define RUSB2_SYSCFG_DCFM_Msk           (0x40UL)     </span><span class="comment">/* DCFM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#define RUSB2_SYSCFG_DRPD_Pos           (5UL)        </span><span class="comment">/* DRPD (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#define RUSB2_SYSCFG_DRPD_Msk           (0x20UL)     </span><span class="comment">/* DRPD (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#define RUSB2_SYSCFG_DPRPU_Pos          (4UL)        </span><span class="comment">/* DPRPU (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define RUSB2_SYSCFG_DPRPU_Msk          (0x10UL)     </span><span class="comment">/* DPRPU (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#define RUSB2_SYSCFG_DMRPU_Pos          (3UL)        </span><span class="comment">/* DMRPU (Bit 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define RUSB2_SYSCFG_DMRPU_Msk          (0x8UL)      </span><span class="comment">/* DMRPU (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#define RUSB2_SYSCFG_USBE_Pos           (0UL)        </span><span class="comment">/* USBE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#define RUSB2_SYSCFG_USBE_Msk           (0x1UL)      </span><span class="comment">/* USBE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span> </div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">// BUSWAIT</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#define RUSB2_BUSWAIT_BWAIT_Pos         (0UL)        </span><span class="comment">/* BWAIT (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#define RUSB2_BUSWAIT_BWAIT_Msk         (0xfUL)      </span><span class="comment">/* BWAIT (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">// SYSSTS0</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#define RUSB2_SYSSTS0_OVCMON_Pos        (14UL)       </span><span class="comment">/* OVCMON (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#define RUSB2_SYSSTS0_OVCMON_Msk        (0xc000UL)   </span><span class="comment">/* OVCMON (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#define RUSB2_SYSSTS0_HTACT_Pos         (6UL)        </span><span class="comment">/* HTACT (Bit 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#define RUSB2_SYSSTS0_HTACT_Msk         (0x40UL)     </span><span class="comment">/* HTACT (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define RUSB2_SYSSTS0_SOFEA_Pos         (5UL)        </span><span class="comment">/* SOFEA (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#define RUSB2_SYSSTS0_SOFEA_Msk         (0x20UL)     </span><span class="comment">/* SOFEA (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define RUSB2_SYSSTS0_IDMON_Pos         (2UL)        </span><span class="comment">/* IDMON (Bit 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define RUSB2_SYSSTS0_IDMON_Msk         (0x4UL)      </span><span class="comment">/* IDMON (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#define RUSB2_SYSSTS0_LNST_Pos          (0UL)        </span><span class="comment">/* LNST (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#define RUSB2_SYSSTS0_LNST_Msk          (0x3UL)      </span><span class="comment">/* LNST (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span> </div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment">// PLLSTA</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="preprocessor">#define RUSB2_PLLSTA_PLLLOCK_Pos        (0UL)        </span><span class="comment">/* PLLLOCK (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#define RUSB2_PLLSTA_PLLLOCK_Msk        (0x1UL)      </span><span class="comment">/* PLLLOCK (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">// DVSTCTR0</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="preprocessor">#define RUSB2_DVSTCTR0_HNPBTOA_Pos      (11UL)       </span><span class="comment">/* HNPBTOA (Bit 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="preprocessor">#define RUSB2_DVSTCTR0_HNPBTOA_Msk      (0x800UL)    </span><span class="comment">/* HNPBTOA (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#define RUSB2_DVSTCTR0_EXICEN_Pos       (10UL)       </span><span class="comment">/* EXICEN (Bit 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#define RUSB2_DVSTCTR0_EXICEN_Msk       (0x400UL)    </span><span class="comment">/* EXICEN (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#define RUSB2_DVSTCTR0_VBUSEN_Pos       (9UL)        </span><span class="comment">/* VBUSEN (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#define RUSB2_DVSTCTR0_VBUSEN_Msk       (0x200UL)    </span><span class="comment">/* VBUSEN (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">#define RUSB2_DVSTCTR0_WKUP_Pos         (8UL)        </span><span class="comment">/* WKUP (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">#define RUSB2_DVSTCTR0_WKUP_Msk         (0x100UL)    </span><span class="comment">/* WKUP (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">#define RUSB2_DVSTCTR0_RWUPE_Pos        (7UL)        </span><span class="comment">/* RWUPE (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#define RUSB2_DVSTCTR0_RWUPE_Msk        (0x80UL)     </span><span class="comment">/* RWUPE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define RUSB2_DVSTCTR0_USBRST_Pos       (6UL)        </span><span class="comment">/* USBRST (Bit 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#define RUSB2_DVSTCTR0_USBRST_Msk       (0x40UL)     </span><span class="comment">/* USBRST (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define RUSB2_DVSTCTR0_RESUME_Pos       (5UL)        </span><span class="comment">/* RESUME (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#define RUSB2_DVSTCTR0_RESUME_Msk       (0x20UL)     </span><span class="comment">/* RESUME (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define RUSB2_DVSTCTR0_UACT_Pos         (4UL)        </span><span class="comment">/* UACT (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define RUSB2_DVSTCTR0_UACT_Msk         (0x10UL)     </span><span class="comment">/* UACT (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#define RUSB2_DVSTCTR0_RHST_Pos         (0UL)        </span><span class="comment">/* RHST (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#define RUSB2_DVSTCTR0_RHST_Msk         (0x7UL)      </span><span class="comment">/* RHST (Bitfield-Mask: 0x07) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">// TESTMODE</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">#define RUSB2_TESTMODE_UTST_Pos         (0UL)        </span><span class="comment">/* UTST (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="preprocessor">#define RUSB2_TESTMODE_UTST_Msk         (0xfUL)      </span><span class="comment">/* UTST (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">// CFIFOSEL</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">#define RUSB2_CFIFOSEL_RCNT_Pos         (15UL)       </span><span class="comment">/* RCNT (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#define RUSB2_CFIFOSEL_RCNT_Msk         (0x8000UL)   </span><span class="comment">/* RCNT (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#define RUSB2_CFIFOSEL_REW_Pos          (14UL)       </span><span class="comment">/* REW (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#define RUSB2_CFIFOSEL_REW_Msk          (0x4000UL)   </span><span class="comment">/* REW (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#define RUSB2_CFIFOSEL_MBW_Pos          (10UL)       </span><span class="comment">/* MBW (Bit 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#define RUSB2_CFIFOSEL_MBW_Msk          (0xc00UL)    </span><span class="comment">/* MBW (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define RUSB2_CFIFOSEL_BIGEND_Pos       (8UL)        </span><span class="comment">/* BIGEND (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define RUSB2_CFIFOSEL_BIGEND_Msk       (0x100UL)    </span><span class="comment">/* BIGEND (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#define RUSB2_CFIFOSEL_ISEL_Pos         (5UL)        </span><span class="comment">/* ISEL (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">#define RUSB2_CFIFOSEL_ISEL_Msk         (0x20UL)     </span><span class="comment">/* ISEL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define RUSB2_CFIFOSEL_CURPIPE_Pos      (0UL)        </span><span class="comment">/* CURPIPE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#define RUSB2_CFIFOSEL_CURPIPE_Msk      (0xfUL)      </span><span class="comment">/* CURPIPE (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span> </div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">// CFIFOCTR</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="preprocessor">#define RUSB2_CFIFOCTR_BVAL_Pos         (15UL)       </span><span class="comment">/* BVAL (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#define RUSB2_CFIFOCTR_BVAL_Msk         (0x8000UL)   </span><span class="comment">/* BVAL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define RUSB2_CFIFOCTR_BCLR_Pos         (14UL)       </span><span class="comment">/* BCLR (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#define RUSB2_CFIFOCTR_BCLR_Msk         (0x4000UL)   </span><span class="comment">/* BCLR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#define RUSB2_CFIFOCTR_FRDY_Pos         (13UL)       </span><span class="comment">/* FRDY (Bit 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#define RUSB2_CFIFOCTR_FRDY_Msk         (0x2000UL)   </span><span class="comment">/* FRDY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">#define RUSB2_CFIFOCTR_DTLN_Pos         (0UL)        </span><span class="comment">/* DTLN (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="preprocessor">#define RUSB2_CFIFOCTR_DTLN_Msk         (0xfffUL)    </span><span class="comment">/* DTLN (Bitfield-Mask: 0xfff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">// D0FIFOSEL</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_RCNT_Pos        (15UL)       </span><span class="comment">/* RCNT (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_RCNT_Msk        (0x8000UL)   </span><span class="comment">/* RCNT (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_REW_Pos         (14UL)       </span><span class="comment">/* REW (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_REW_Msk         (0x4000UL)   </span><span class="comment">/* REW (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_DCLRM_Pos       (13UL)       </span><span class="comment">/* DCLRM (Bit 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_DCLRM_Msk       (0x2000UL)   </span><span class="comment">/* DCLRM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_DREQE_Pos       (12UL)       </span><span class="comment">/* DREQE (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_DREQE_Msk       (0x1000UL)   </span><span class="comment">/* DREQE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_MBW_Pos         (10UL)       </span><span class="comment">/* MBW (Bit 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_MBW_Msk         (0xc00UL)    </span><span class="comment">/* MBW (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_BIGEND_Pos      (8UL)        </span><span class="comment">/* BIGEND (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_BIGEND_Msk      (0x100UL)    </span><span class="comment">/* BIGEND (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_CURPIPE_Pos     (0UL)        </span><span class="comment">/* CURPIPE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define RUSB2_D0FIFOSEL_CURPIPE_Msk     (0xfUL)      </span><span class="comment">/* CURPIPE (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span> </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">// D0FIFOCTR</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#define RUSB2_D0FIFOCTR_BVAL_Pos        (15UL)       </span><span class="comment">/* BVAL (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define RUSB2_D0FIFOCTR_BVAL_Msk        (0x8000UL)   </span><span class="comment">/* BVAL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define RUSB2_D0FIFOCTR_BCLR_Pos        (14UL)       </span><span class="comment">/* BCLR (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define RUSB2_D0FIFOCTR_BCLR_Msk        (0x4000UL)   </span><span class="comment">/* BCLR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#define RUSB2_D0FIFOCTR_FRDY_Pos        (13UL)       </span><span class="comment">/* FRDY (Bit 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">#define RUSB2_D0FIFOCTR_FRDY_Msk        (0x2000UL)   </span><span class="comment">/* FRDY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define RUSB2_D0FIFOCTR_DTLN_Pos        (0UL)        </span><span class="comment">/* DTLN (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#define RUSB2_D0FIFOCTR_DTLN_Msk        (0xfffUL)    </span><span class="comment">/* DTLN (Bitfield-Mask: 0xfff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">// D1FIFOSEL</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_RCNT_Pos        (15UL)       </span><span class="comment">/* RCNT (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_RCNT_Msk        (0x8000UL)   </span><span class="comment">/* RCNT (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_REW_Pos         (14UL)       </span><span class="comment">/* REW (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_REW_Msk         (0x4000UL)   </span><span class="comment">/* REW (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_DCLRM_Pos       (13UL)       </span><span class="comment">/* DCLRM (Bit 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_DCLRM_Msk       (0x2000UL)   </span><span class="comment">/* DCLRM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_DREQE_Pos       (12UL)       </span><span class="comment">/* DREQE (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_DREQE_Msk       (0x1000UL)   </span><span class="comment">/* DREQE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_MBW_Pos         (10UL)       </span><span class="comment">/* MBW (Bit 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_MBW_Msk         (0xc00UL)    </span><span class="comment">/* MBW (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_BIGEND_Pos      (8UL)        </span><span class="comment">/* BIGEND (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_BIGEND_Msk      (0x100UL)    </span><span class="comment">/* BIGEND (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_CURPIPE_Pos     (0UL)        </span><span class="comment">/* CURPIPE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define RUSB2_D1FIFOSEL_CURPIPE_Msk     (0xfUL)      </span><span class="comment">/* CURPIPE (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">// D1FIFOCTR</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define RUSB2_D1FIFOCTR_BVAL_Pos        (15UL)       </span><span class="comment">/* BVAL (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define RUSB2_D1FIFOCTR_BVAL_Msk        (0x8000UL)   </span><span class="comment">/* BVAL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">#define RUSB2_D1FIFOCTR_BCLR_Pos        (14UL)       </span><span class="comment">/* BCLR (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#define RUSB2_D1FIFOCTR_BCLR_Msk        (0x4000UL)   </span><span class="comment">/* BCLR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#define RUSB2_D1FIFOCTR_FRDY_Pos        (13UL)       </span><span class="comment">/* FRDY (Bit 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define RUSB2_D1FIFOCTR_FRDY_Msk        (0x2000UL)   </span><span class="comment">/* FRDY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#define RUSB2_D1FIFOCTR_DTLN_Pos        (0UL)        </span><span class="comment">/* DTLN (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define RUSB2_D1FIFOCTR_DTLN_Msk        (0xfffUL)    </span><span class="comment">/* DTLN (Bitfield-Mask: 0xfff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">// INTENB0</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#define RUSB2_INTENB0_VBSE_Pos          (15UL)       </span><span class="comment">/* VBSE (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define RUSB2_INTENB0_VBSE_Msk          (0x8000UL)   </span><span class="comment">/* VBSE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define RUSB2_INTENB0_RSME_Pos          (14UL)       </span><span class="comment">/* RSME (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define RUSB2_INTENB0_RSME_Msk          (0x4000UL)   </span><span class="comment">/* RSME (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define RUSB2_INTENB0_SOFE_Pos          (13UL)       </span><span class="comment">/* SOFE (Bit 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define RUSB2_INTENB0_SOFE_Msk          (0x2000UL)   </span><span class="comment">/* SOFE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#define RUSB2_INTENB0_DVSE_Pos          (12UL)       </span><span class="comment">/* DVSE (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define RUSB2_INTENB0_DVSE_Msk          (0x1000UL)   </span><span class="comment">/* DVSE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#define RUSB2_INTENB0_CTRE_Pos          (11UL)       </span><span class="comment">/* CTRE (Bit 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define RUSB2_INTENB0_CTRE_Msk          (0x800UL)    </span><span class="comment">/* CTRE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#define RUSB2_INTENB0_BEMPE_Pos         (10UL)       </span><span class="comment">/* BEMPE (Bit 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#define RUSB2_INTENB0_BEMPE_Msk         (0x400UL)    </span><span class="comment">/* BEMPE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define RUSB2_INTENB0_NRDYE_Pos         (9UL)        </span><span class="comment">/* NRDYE (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#define RUSB2_INTENB0_NRDYE_Msk         (0x200UL)    </span><span class="comment">/* NRDYE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">#define RUSB2_INTENB0_BRDYE_Pos         (8UL)        </span><span class="comment">/* BRDYE (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#define RUSB2_INTENB0_BRDYE_Msk         (0x100UL)    </span><span class="comment">/* BRDYE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">// INTENB1</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">#define RUSB2_INTENB1_OVRCRE_Pos        (15UL)       </span><span class="comment">/* OVRCRE (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#define RUSB2_INTENB1_OVRCRE_Msk        (0x8000UL)   </span><span class="comment">/* OVRCRE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">#define RUSB2_INTENB1_BCHGE_Pos         (14UL)       </span><span class="comment">/* BCHGE (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">#define RUSB2_INTENB1_BCHGE_Msk         (0x4000UL)   </span><span class="comment">/* BCHGE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#define RUSB2_INTENB1_DTCHE_Pos         (12UL)       </span><span class="comment">/* DTCHE (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">#define RUSB2_INTENB1_DTCHE_Msk         (0x1000UL)   </span><span class="comment">/* DTCHE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="preprocessor">#define RUSB2_INTENB1_ATTCHE_Pos        (11UL)       </span><span class="comment">/* ATTCHE (Bit 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="preprocessor">#define RUSB2_INTENB1_ATTCHE_Msk        (0x800UL)    </span><span class="comment">/* ATTCHE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#define RUSB2_INTENB1_L1RSMENDE_Pos     (9UL)        </span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#define RUSB2_INTENB1_L1RSMENDE_Msk     (0x200UL)    </span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#define RUSB2_INTENB1_LPMENDE_Pos       (8UL)        </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#define RUSB2_INTENB1_LPMENDE_Msk       (0x100UL)    </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">#define RUSB2_INTENB1_EOFERRE_Pos       (6UL)        </span><span class="comment">/* EOFERRE (Bit 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">#define RUSB2_INTENB1_EOFERRE_Msk       (0x40UL)     </span><span class="comment">/* EOFERRE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define RUSB2_INTENB1_SIGNE_Pos         (5UL)        </span><span class="comment">/* SIGNE (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#define RUSB2_INTENB1_SIGNE_Msk         (0x20UL)     </span><span class="comment">/* SIGNE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#define RUSB2_INTENB1_SACKE_Pos         (4UL)        </span><span class="comment">/* SACKE (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define RUSB2_INTENB1_SACKE_Msk         (0x10UL)     </span><span class="comment">/* SACKE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#define RUSB2_INTENB1_PDDETINTE0_Pos    (0UL)        </span><span class="comment">/* PDDETINTE0 (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="preprocessor">#define RUSB2_INTENB1_PDDETINTE0_Msk    (0x1UL)      </span><span class="comment">/* PDDETINTE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">// BRDYENB</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">#define RUSB2_BRDYENB_PIPEBRDYE_Pos     (0UL)        </span><span class="comment">/* PIPEBRDYE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">#define RUSB2_BRDYENB_PIPEBRDYE_Msk     (0x1UL)      </span><span class="comment">/* PIPEBRDYE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">// NRDYENB</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#define RUSB2_NRDYENB_PIPENRDYE_Pos     (0UL)        </span><span class="comment">/* PIPENRDYE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">#define RUSB2_NRDYENB_PIPENRDYE_Msk     (0x1UL)      </span><span class="comment">/* PIPENRDYE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">// BEMPENB</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="preprocessor">#define RUSB2_BEMPENB_PIPEBEMPE_Pos     (0UL)        </span><span class="comment">/* PIPEBEMPE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">#define RUSB2_BEMPENB_PIPEBEMPE_Msk     (0x1UL)      </span><span class="comment">/* PIPEBEMPE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">// SOFCFG</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#define RUSB2_SOFCFG_TRNENSEL_Pos       (8UL)        </span><span class="comment">/* TRNENSEL (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">#define RUSB2_SOFCFG_TRNENSEL_Msk       (0x100UL)    </span><span class="comment">/* TRNENSEL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="preprocessor">#define RUSB2_SOFCFG_BRDYM_Pos          (6UL)        </span><span class="comment">/* BRDYM (Bit 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define RUSB2_SOFCFG_BRDYM_Msk          (0x40UL)     </span><span class="comment">/* BRDYM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define RUSB2_SOFCFG_INTL_Pos           (5UL)        </span><span class="comment">/* INTL (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define RUSB2_SOFCFG_INTL_Msk           (0x20UL)     </span><span class="comment">/* INTL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#define RUSB2_SOFCFG_EDGESTS_Pos        (4UL)        </span><span class="comment">/* EDGESTS (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">#define RUSB2_SOFCFG_EDGESTS_Msk        (0x10UL)     </span><span class="comment">/* EDGESTS (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">// PHYSET</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define RUSB2_PHYSET_HSEB_Pos           (15UL)       </span><span class="comment">/* HSEB (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">#define RUSB2_PHYSET_HSEB_Msk           (0x8000UL)   </span><span class="comment">/* HSEB (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#define RUSB2_PHYSET_REPSTART_Pos       (11UL)       </span><span class="comment">/* REPSTART (Bit 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define RUSB2_PHYSET_REPSTART_Msk       (0x800UL)    </span><span class="comment">/* REPSTART (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#define RUSB2_PHYSET_REPSEL_Pos         (8UL)        </span><span class="comment">/* REPSEL (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">#define RUSB2_PHYSET_REPSEL_Msk         (0x300UL)    </span><span class="comment">/* REPSEL (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#define RUSB2_PHYSET_CLKSEL_Pos         (4UL)        </span><span class="comment">/* CLKSEL (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">#define RUSB2_PHYSET_CLKSEL_Msk         (0x30UL)     </span><span class="comment">/* CLKSEL (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#define RUSB2_PHYSET_CDPEN_Pos          (3UL)        </span><span class="comment">/* CDPEN (Bit 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define RUSB2_PHYSET_CDPEN_Msk          (0x8UL)      </span><span class="comment">/* CDPEN (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">#define RUSB2_PHYSET_PLLRESET_Pos       (1UL)        </span><span class="comment">/* PLLRESET (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">#define RUSB2_PHYSET_PLLRESET_Msk       (0x2UL)      </span><span class="comment">/* PLLRESET (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">#define RUSB2_PHYSET_DIRPD_Pos          (0UL)        </span><span class="comment">/* DIRPD (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">#define RUSB2_PHYSET_DIRPD_Msk          (0x1UL)      </span><span class="comment">/* DIRPD (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">// INTSTS0</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#define RUSB2_INTSTS0_VBINT_Pos         (15UL)       </span><span class="comment">/* VBINT (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#define RUSB2_INTSTS0_VBINT_Msk         (0x8000UL)   </span><span class="comment">/* VBINT (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define RUSB2_INTSTS0_RESM_Pos          (14UL)       </span><span class="comment">/* RESM (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define RUSB2_INTSTS0_RESM_Msk          (0x4000UL)   </span><span class="comment">/* RESM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">#define RUSB2_INTSTS0_SOFR_Pos          (13UL)       </span><span class="comment">/* SOFR (Bit 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define RUSB2_INTSTS0_SOFR_Msk          (0x2000UL)   </span><span class="comment">/* SOFR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#define RUSB2_INTSTS0_DVST_Pos          (12UL)       </span><span class="comment">/* DVST (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">#define RUSB2_INTSTS0_DVST_Msk          (0x1000UL)   </span><span class="comment">/* DVST (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="preprocessor">#define RUSB2_INTSTS0_CTRT_Pos          (11UL)       </span><span class="comment">/* CTRT (Bit 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="preprocessor">#define RUSB2_INTSTS0_CTRT_Msk          (0x800UL)    </span><span class="comment">/* CTRT (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">#define RUSB2_INTSTS0_BEMP_Pos          (10UL)       </span><span class="comment">/* BEMP (Bit 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#define RUSB2_INTSTS0_BEMP_Msk          (0x400UL)    </span><span class="comment">/* BEMP (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">#define RUSB2_INTSTS0_NRDY_Pos          (9UL)        </span><span class="comment">/* NRDY (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define RUSB2_INTSTS0_NRDY_Msk          (0x200UL)    </span><span class="comment">/* NRDY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define RUSB2_INTSTS0_BRDY_Pos          (8UL)        </span><span class="comment">/* BRDY (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define RUSB2_INTSTS0_BRDY_Msk          (0x100UL)    </span><span class="comment">/* BRDY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define RUSB2_INTSTS0_VBSTS_Pos         (7UL)        </span><span class="comment">/* VBSTS (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">#define RUSB2_INTSTS0_VBSTS_Msk         (0x80UL)     </span><span class="comment">/* VBSTS (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define RUSB2_INTSTS0_DVSQ_Pos          (4UL)        </span><span class="comment">/* DVSQ (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="preprocessor">#define RUSB2_INTSTS0_DVSQ_Msk          (0x70UL)     </span><span class="comment">/* DVSQ (Bitfield-Mask: 0x07) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="preprocessor">#define RUSB2_INTSTS0_VALID_Pos         (3UL)        </span><span class="comment">/* VALID (Bit 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define RUSB2_INTSTS0_VALID_Msk         (0x8UL)      </span><span class="comment">/* VALID (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">#define RUSB2_INTSTS0_CTSQ_Pos          (0UL)        </span><span class="comment">/* CTSQ (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="preprocessor">#define RUSB2_INTSTS0_CTSQ_Msk          (0x7UL)      </span><span class="comment">/* CTSQ (Bitfield-Mask: 0x07) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">// INTSTS1</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="preprocessor">#define RUSB2_INTSTS1_OVRCR_Pos         (15UL)       </span><span class="comment">/* OVRCR (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="preprocessor">#define RUSB2_INTSTS1_OVRCR_Msk         (0x8000UL)   </span><span class="comment">/* OVRCR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="preprocessor">#define RUSB2_INTSTS1_BCHG_Pos          (14UL)       </span><span class="comment">/* BCHG (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#define RUSB2_INTSTS1_BCHG_Msk          (0x4000UL)   </span><span class="comment">/* BCHG (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">#define RUSB2_INTSTS1_DTCH_Pos          (12UL)       </span><span class="comment">/* DTCH (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="preprocessor">#define RUSB2_INTSTS1_DTCH_Msk          (0x1000UL)   </span><span class="comment">/* DTCH (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="preprocessor">#define RUSB2_INTSTS1_ATTCH_Pos         (11UL)       </span><span class="comment">/* ATTCH (Bit 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="preprocessor">#define RUSB2_INTSTS1_ATTCH_Msk         (0x800UL)    </span><span class="comment">/* ATTCH (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">#define RUSB2_INTSTS1_L1RSMEND_Pos      (9UL)        </span><span class="comment">/* L1RSMEND (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">#define RUSB2_INTSTS1_L1RSMEND_Msk      (0x200UL)    </span><span class="comment">/* L1RSMEND (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define RUSB2_INTSTS1_LPMEND_Pos        (8UL)        </span><span class="comment">/* LPMEND (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#define RUSB2_INTSTS1_LPMEND_Msk        (0x100UL)    </span><span class="comment">/* LPMEND (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">#define RUSB2_INTSTS1_EOFERR_Pos        (6UL)        </span><span class="comment">/* EOFERR (Bit 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">#define RUSB2_INTSTS1_EOFERR_Msk        (0x40UL)     </span><span class="comment">/* EOFERR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="preprocessor">#define RUSB2_INTSTS1_SIGN_Pos          (5UL)        </span><span class="comment">/* SIGN (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="preprocessor">#define RUSB2_INTSTS1_SIGN_Msk          (0x20UL)     </span><span class="comment">/* SIGN (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define RUSB2_INTSTS1_SACK_Pos          (4UL)        </span><span class="comment">/* SACK (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#define RUSB2_INTSTS1_SACK_Msk          (0x10UL)     </span><span class="comment">/* SACK (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">#define RUSB2_INTSTS1_PDDETINT0_Pos     (0UL)        </span><span class="comment">/* PDDETINT0 (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="preprocessor">#define RUSB2_INTSTS1_PDDETINT0_Msk     (0x1UL)      </span><span class="comment">/* PDDETINT0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span> </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">// BRDYSTS</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">#define RUSB2_BRDYSTS_PIPEBRDY_Pos      (0UL)        </span><span class="comment">/* PIPEBRDY (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="preprocessor">#define RUSB2_BRDYSTS_PIPEBRDY_Msk      (0x1UL)      </span><span class="comment">/* PIPEBRDY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span> </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">// NRDYSTS</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#define RUSB2_NRDYSTS_PIPENRDY_Pos      (0UL)        </span><span class="comment">/* PIPENRDY (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">#define RUSB2_NRDYSTS_PIPENRDY_Msk      (0x1UL)      </span><span class="comment">/* PIPENRDY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">// BEMPSTS</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="preprocessor">#define RUSB2_BEMPSTS_PIPEBEMP_Pos      (0UL)        </span><span class="comment">/* PIPEBEMP (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="preprocessor">#define RUSB2_BEMPSTS_PIPEBEMP_Msk      (0x1UL)      </span><span class="comment">/* PIPEBEMP (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment">// FRMNUM</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">#define RUSB2_FRMNUM_OVRN_Pos           (15UL)       </span><span class="comment">/* OVRN (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#define RUSB2_FRMNUM_OVRN_Msk           (0x8000UL)   </span><span class="comment">/* OVRN (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#define RUSB2_FRMNUM_CRCE_Pos           (14UL)       </span><span class="comment">/* CRCE (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">#define RUSB2_FRMNUM_CRCE_Msk           (0x4000UL)   </span><span class="comment">/* CRCE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#define RUSB2_FRMNUM_FRNM_Pos           (0UL)        </span><span class="comment">/* FRNM (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">#define RUSB2_FRMNUM_FRNM_Msk           (0x7ffUL)    </span><span class="comment">/* FRNM (Bitfield-Mask: 0x7ff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span> </div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment">// UFRMNUM</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="preprocessor">#define RUSB2_UFRMNUM_DVCHG_Pos         (15UL)       </span><span class="comment">/* DVCHG (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="preprocessor">#define RUSB2_UFRMNUM_DVCHG_Msk         (0x8000UL)   </span><span class="comment">/* DVCHG (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#define RUSB2_UFRMNUM_UFRNM_Pos         (0UL)        </span><span class="comment">/* UFRNM (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="preprocessor">#define RUSB2_UFRMNUM_UFRNM_Msk         (0x7UL)      </span><span class="comment">/* UFRNM (Bitfield-Mask: 0x07) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="comment">// USBADDR</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">#define RUSB2_USBADDR_STSRECOV0_Pos     (8UL)        </span><span class="comment">/* STSRECOV0 (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">#define RUSB2_USBADDR_STSRECOV0_Msk     (0x700UL)    </span><span class="comment">/* STSRECOV0 (Bitfield-Mask: 0x07) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">#define RUSB2_USBADDR_USBADDR_Pos       (0UL)        </span><span class="comment">/* USBADDR (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">#define RUSB2_USBADDR_USBADDR_Msk       (0x7fUL)     </span><span class="comment">/* USBADDR (Bitfield-Mask: 0x7f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span> </div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment">// USBREQ</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="preprocessor">#define RUSB2_USBREQ_BREQUEST_Pos       (8UL)        </span><span class="comment">/* BREQUEST (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="preprocessor">#define RUSB2_USBREQ_BREQUEST_Msk       (0xff00UL)   </span><span class="comment">/* BREQUEST (Bitfield-Mask: 0xff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="preprocessor">#define RUSB2_USBREQ_BMREQUESTTYPE_Pos  (0UL)        </span><span class="comment">/* BMREQUESTTYPE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#define RUSB2_USBREQ_BMREQUESTTYPE_Msk  (0xffUL)     </span><span class="comment">/* BMREQUESTTYPE (Bitfield-Mask: 0xff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">// USBVAL</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">#define RUSB2_USBVAL_WVALUE_Pos         (0UL)        </span><span class="comment">/* WVALUE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">#define RUSB2_USBVAL_WVALUE_Msk         (0xffffUL)   </span><span class="comment">/* WVALUE (Bitfield-Mask: 0xffff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment">// USBINDX</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define RUSB2_USBINDX_WINDEX_Pos        (0UL)        </span><span class="comment">/* WINDEX (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">#define RUSB2_USBINDX_WINDEX_Msk        (0xffffUL)   </span><span class="comment">/* WINDEX (Bitfield-Mask: 0xffff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">// USBLENG</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">#define RUSB2_USBLENG_WLENGTH_Pos       (0UL)        </span><span class="comment">/* WLENGTH (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">#define RUSB2_USBLENG_WLENGTH_Msk       (0xffffUL)   </span><span class="comment">/* WLENGTH (Bitfield-Mask: 0xffff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">// DCPCFG</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">#define RUSB2_DCPCFG_CNTMD_Pos          (8UL)        </span><span class="comment">/* CNTMD (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">#define RUSB2_DCPCFG_CNTMD_Msk          (0x100UL)    </span><span class="comment">/* CNTMD (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#define RUSB2_DCPCFG_SHTNAK_Pos         (7UL)        </span><span class="comment">/* SHTNAK (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#define RUSB2_DCPCFG_SHTNAK_Msk         (0x80UL)     </span><span class="comment">/* SHTNAK (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">#define RUSB2_DCPCFG_DIR_Pos            (4UL)        </span><span class="comment">/* DIR (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">#define RUSB2_DCPCFG_DIR_Msk            (0x10UL)     </span><span class="comment">/* DIR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">// DCPMAXP</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">#define RUSB2_DCPMAXP_DEVSEL_Pos        (12UL)       </span><span class="comment">/* DEVSEL (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#define RUSB2_DCPMAXP_DEVSEL_Msk        (0xf000UL)   </span><span class="comment">/* DEVSEL (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">#define RUSB2_DCPMAXP_MXPS_Pos          (0UL)        </span><span class="comment">/* MXPS (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">#define RUSB2_DCPMAXP_MXPS_Msk          (0x7fUL)     </span><span class="comment">/* MXPS (Bitfield-Mask: 0x7f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span> </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">// DCPCTR</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">#define RUSB2_DCPCTR_BSTS_Pos           (15UL)       </span><span class="comment">/* BSTS (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">#define RUSB2_DCPCTR_BSTS_Msk           (0x8000UL)   </span><span class="comment">/* BSTS (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">#define RUSB2_DCPCTR_SUREQ_Pos          (14UL)       </span><span class="comment">/* SUREQ (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">#define RUSB2_DCPCTR_SUREQ_Msk          (0x4000UL)   </span><span class="comment">/* SUREQ (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="preprocessor">#define R_USB_HS0_DCPCTR_CSCLR_Pos      (13UL)       </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">#define RUSB2_DCPCTR_CSCLR_Msk          (0x2000UL)   </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#define RUSB2_DCPCTR_CSSTS_Pos          (12UL)       </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">#define RUSB2_DCPCTR_CSSTS_Msk          (0x1000UL)   </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">#define RUSB2_DCPCTR_SUREQCLR_Pos       (11UL)       </span><span class="comment">/* SUREQCLR (Bit 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#define RUSB2_DCPCTR_SUREQCLR_Msk       (0x800UL)    </span><span class="comment">/* SUREQCLR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define RUSB2_DCPCTR_SQCLR_Pos          (8UL)        </span><span class="comment">/* SQCLR (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">#define RUSB2_DCPCTR_SQCLR_Msk          (0x100UL)    </span><span class="comment">/* SQCLR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">#define RUSB2_DCPCTR_SQSET_Pos          (7UL)        </span><span class="comment">/* SQSET (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define RUSB2_DCPCTR_SQSET_Msk          (0x80UL)     </span><span class="comment">/* SQSET (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#define RUSB2_DCPCTR_SQMON_Pos          (6UL)        </span><span class="comment">/* SQMON (Bit 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#define RUSB2_DCPCTR_SQMON_Msk          (0x40UL)     </span><span class="comment">/* SQMON (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#define RUSB2_DCPCTR_PBUSY_Pos          (5UL)        </span><span class="comment">/* PBUSY (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="preprocessor">#define RUSB2_DCPCTR_PBUSY_Msk          (0x20UL)     </span><span class="comment">/* PBUSY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">#define RUSB2_DCPCTR_CCPL_Pos           (2UL)        </span><span class="comment">/* CCPL (Bit 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#define RUSB2_DCPCTR_CCPL_Msk           (0x4UL)      </span><span class="comment">/* CCPL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">#define RUSB2_DCPCTR_PID_Pos            (0UL)        </span><span class="comment">/* PID (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">#define RUSB2_DCPCTR_PID_Msk            (0x3UL)      </span><span class="comment">/* PID (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span> </div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">// PIPESEL</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define RUSB2_PIPESEL_PIPESEL_Pos       (0UL)        </span><span class="comment">/* PIPESEL (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#define RUSB2_PIPESEL_PIPESEL_Msk       (0xfUL)      </span><span class="comment">/* PIPESEL (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">// PIPECFG</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#define RUSB2_PIPECFG_TYPE_Pos          (14UL)       </span><span class="comment">/* TYPE (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">#define RUSB2_PIPECFG_TYPE_Msk          (0xc000UL)   </span><span class="comment">/* TYPE (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">#define RUSB2_PIPECFG_BFRE_Pos          (10UL)       </span><span class="comment">/* BFRE (Bit 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#define RUSB2_PIPECFG_BFRE_Msk          (0x400UL)    </span><span class="comment">/* BFRE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">#define RUSB2_PIPECFG_DBLB_Pos          (9UL)        </span><span class="comment">/* DBLB (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">#define RUSB2_PIPECFG_DBLB_Msk          (0x200UL)    </span><span class="comment">/* DBLB (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define RUSB2_PIPECFG_CNTMD_Pos         (8UL)        </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">#define RUSB2_PIPECFG_CNTMD_Msk         (0x100UL)    </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">#define RUSB2_PIPECFG_SHTNAK_Pos        (7UL)        </span><span class="comment">/* SHTNAK (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define RUSB2_PIPECFG_SHTNAK_Msk        (0x80UL)     </span><span class="comment">/* SHTNAK (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">#define RUSB2_PIPECFG_DIR_Pos           (4UL)        </span><span class="comment">/* DIR (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#define RUSB2_PIPECFG_DIR_Msk           (0x10UL)     </span><span class="comment">/* DIR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#define RUSB2_PIPECFG_EPNUM_Pos         (0UL)        </span><span class="comment">/* EPNUM (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">#define RUSB2_PIPECFG_EPNUM_Msk         (0xfUL)      </span><span class="comment">/* EPNUM (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span> </div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment">// PIPEBUF</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#define RUSB2_PIPEBUF_BUFSIZE_Pos       (10UL)       </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define RUSB2_PIPEBUF_BUFSIZE_Msk       (0x7c00UL)   </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#define RUSB2_PIPEBUF_BUFNMB_Pos        (0UL)        </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">#define RUSB2_PIPEBUF_BUFNMB_Msk        (0xffUL)     </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">// PIPEMAXP</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#define RUSB2_PIPEMAXP_DEVSEL_Pos       (12UL)       </span><span class="comment">/* DEVSEL (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#define RUSB2_PIPEMAXP_DEVSEL_Msk       (0xf000UL)   </span><span class="comment">/* DEVSEL (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">#define RUSB2_PIPEMAXP_MXPS_Pos         (0UL)        </span><span class="comment">/* MXPS (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define RUSB2_PIPEMAXP_MXPS_Msk         (0x1ffUL)    </span><span class="comment">/* MXPS (Bitfield-Mask: 0x1ff) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span> </div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">// PIPEPERI</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#define RUSB2_PIPEPERI_IFIS_Pos         (12UL)       </span><span class="comment">/* IFIS (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define RUSB2_PIPEPERI_IFIS_Msk         (0x1000UL)   </span><span class="comment">/* IFIS (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="preprocessor">#define RUSB2_PIPEPERI_IITV_Pos         (0UL)        </span><span class="comment">/* IITV (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#define RUSB2_PIPEPERI_IITV_Msk         (0x7UL)      </span><span class="comment">/* IITV (Bitfield-Mask: 0x07) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span> </div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">// PIPE_CTR</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#define RUSB2_PIPE_CTR_BSTS_Pos         (15UL)       </span><span class="comment">/* BSTS (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">#define RUSB2_PIPE_CTR_BSTS_Msk         (0x8000UL)   </span><span class="comment">/* BSTS (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">#define RUSB2_PIPE_CTR_INBUFM_Pos       (14UL)       </span><span class="comment">/* INBUFM (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="preprocessor">#define RUSB2_PIPE_CTR_INBUFM_Msk       (0x4000UL)   </span><span class="comment">/* INBUFM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="preprocessor">#define RUSB2_PIPE_CTR_CSCLR_Pos        (13UL)       </span><span class="comment">/* CSCLR (Bit 13) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">#define RUSB2_PIPE_CTR_CSCLR_Msk        (0x2000UL)   </span><span class="comment">/* CSCLR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="preprocessor">#define RUSB2_PIPE_CTR_CSSTS_Pos        (12UL)       </span><span class="comment">/* CSSTS (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">#define RUSB2_PIPE_CTR_CSSTS_Msk        (0x1000UL)   </span><span class="comment">/* CSSTS (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#define RUSB2_PIPE_CTR_ATREPM_Pos       (10UL)       </span><span class="comment">/* ATREPM (Bit 10) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#define RUSB2_PIPE_CTR_ATREPM_Msk       (0x400UL)    </span><span class="comment">/* ATREPM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#define RUSB2_PIPE_CTR_ACLRM_Pos        (9UL)        </span><span class="comment">/* ACLRM (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define RUSB2_PIPE_CTR_ACLRM_Msk        (0x200UL)    </span><span class="comment">/* ACLRM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">#define RUSB2_PIPE_CTR_SQCLR_Pos        (8UL)        </span><span class="comment">/* SQCLR (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define RUSB2_PIPE_CTR_SQCLR_Msk        (0x100UL)    </span><span class="comment">/* SQCLR (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="preprocessor">#define RUSB2_PIPE_CTR_SQSET_Pos        (7UL)        </span><span class="comment">/* SQSET (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="preprocessor">#define RUSB2_PIPE_CTR_SQSET_Msk        (0x80UL)     </span><span class="comment">/* SQSET (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#define RUSB2_PIPE_CTR_SQMON_Pos        (6UL)        </span><span class="comment">/* SQMON (Bit 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="preprocessor">#define RUSB2_PIPE_CTR_SQMON_Msk        (0x40UL)     </span><span class="comment">/* SQMON (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="preprocessor">#define RUSB2_PIPE_CTR_PBUSY_Pos        (5UL)        </span><span class="comment">/* PBUSY (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define RUSB2_PIPE_CTR_PBUSY_Msk        (0x20UL)     </span><span class="comment">/* PBUSY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="preprocessor">#define RUSB2_PIPE_CTR_PID_Pos          (0UL)        </span><span class="comment">/* PID (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define RUSB2_PIPE_CTR_PID_Msk          (0x3UL)      </span><span class="comment">/* PID (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span> </div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment">// DEVADD</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define RUSB2_DEVADD_UPPHUB_Pos         (11UL)       </span><span class="comment">/* UPPHUB (Bit 11) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">#define RUSB2_DEVADD_UPPHUB_Msk         (0x7800UL)   </span><span class="comment">/* UPPHUB (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#define RUSB2_DEVADD_HUBPORT_Pos        (8UL)        </span><span class="comment">/* HUBPORT (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">#define RUSB2_DEVADD_HUBPORT_Msk        (0x700UL)    </span><span class="comment">/* HUBPORT (Bitfield-Mask: 0x07) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">#define RUSB2_DEVADD_USBSPD_Pos         (6UL)        </span><span class="comment">/* USBSPD (Bit 6) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#define RUSB2_DEVADD_USBSPD_Msk         (0xc0UL)     </span><span class="comment">/* USBSPD (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span> </div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment">// USBBCCTRL0</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_PDDETSTS0_Pos  (9UL)        </span><span class="comment">/* PDDETSTS0 (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_PDDETSTS0_Msk  (0x200UL)    </span><span class="comment">/* PDDETSTS0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_CHGDETSTS0_Pos (8UL)        </span><span class="comment">/* CHGDETSTS0 (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_CHGDETSTS0_Msk (0x100UL)    </span><span class="comment">/* CHGDETSTS0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_BATCHGE0_Pos   (7UL)        </span><span class="comment">/* BATCHGE0 (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_BATCHGE0_Msk   (0x80UL)     </span><span class="comment">/* BATCHGE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_VDMSRCE0_Pos   (5UL)        </span><span class="comment">/* VDMSRCE0 (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_VDMSRCE0_Msk   (0x20UL)     </span><span class="comment">/* VDMSRCE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_IDPSINKE0_Pos  (4UL)        </span><span class="comment">/* IDPSINKE0 (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_IDPSINKE0_Msk  (0x10UL)     </span><span class="comment">/* IDPSINKE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_VDPSRCE0_Pos   (3UL)        </span><span class="comment">/* VDPSRCE0 (Bit 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_VDPSRCE0_Msk   (0x8UL)      </span><span class="comment">/* VDPSRCE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_IDMSINKE0_Pos  (2UL)        </span><span class="comment">/* IDMSINKE0 (Bit 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_IDMSINKE0_Msk  (0x4UL)      </span><span class="comment">/* IDMSINKE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_IDPSRCE0_Pos   (1UL)        </span><span class="comment">/* IDPSRCE0 (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_IDPSRCE0_Msk   (0x2UL)      </span><span class="comment">/* IDPSRCE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_RPDME0_Pos     (0UL)        </span><span class="comment">/* RPDME0 (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="preprocessor">#define RUSB2_USBBCCTRL0_RPDME0_Msk     (0x1UL)      </span><span class="comment">/* RPDME0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">// UCKSEL</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define RUSB2_UCKSEL_UCKSELC_Pos        (0UL)        </span><span class="comment">/* UCKSELC (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#define RUSB2_UCKSEL_UCKSELC_Msk        (0x1UL)      </span><span class="comment">/* UCKSELC (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span> </div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">// USBMC</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#define RUSB2_USBMC_VDCEN_Pos           (7UL)        </span><span class="comment">/* VDCEN (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">#define RUSB2_USBMC_VDCEN_Msk           (0x80UL)     </span><span class="comment">/* VDCEN (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#define RUSB2_USBMC_VDDUSBE_Pos         (0UL)        </span><span class="comment">/* VDDUSBE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#define RUSB2_USBMC_VDDUSBE_Msk         (0x1UL)      </span><span class="comment">/* VDDUSBE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span> </div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment">// PHYSLEW</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#define RUSB2_PHYSLEW_SLEWF01_Pos       (3UL)        </span><span class="comment">/* SLEWF01 (Bit 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define RUSB2_PHYSLEW_SLEWF01_Msk       (0x8UL)      </span><span class="comment">/* SLEWF01 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#define RUSB2_PHYSLEW_SLEWF00_Pos       (2UL)        </span><span class="comment">/* SLEWF00 (Bit 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#define RUSB2_PHYSLEW_SLEWF00_Msk       (0x4UL)      </span><span class="comment">/* SLEWF00 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define RUSB2_PHYSLEW_SLEWR01_Pos       (1UL)        </span><span class="comment">/* SLEWR01 (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#define RUSB2_PHYSLEW_SLEWR01_Msk       (0x2UL)      </span><span class="comment">/* SLEWR01 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#define RUSB2_PHYSLEW_SLEWR00_Pos       (0UL)        </span><span class="comment">/* SLEWR00 (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#define RUSB2_PHYSLEW_SLEWR00_Msk       (0x1UL)      </span><span class="comment">/* SLEWR00 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">// LPCTRL</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#define RUSB2_LPCTRL_HWUPM_Pos          (7UL)        </span><span class="comment">/* HWUPM (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define RUSB2_LPCTRL_HWUPM_Msk          (0x80UL)     </span><span class="comment">/* HWUPM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span> </div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment">// LPSTS</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#define RUSB2_LPSTS_SUSPENDM_Pos        (14UL)       </span><span class="comment">/* SUSPENDM (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">#define RUSB2_LPSTS_SUSPENDM_Msk        (0x4000UL)   </span><span class="comment">/* SUSPENDM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span> </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">// BCCTRL</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define RUSB2_BCCTRL_PDDETSTS_Pos       (9UL)        </span><span class="comment">/* PDDETSTS (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">#define RUSB2_BCCTRL_PDDETSTS_Msk       (0x200UL)    </span><span class="comment">/* PDDETSTS (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#define RUSB2_BCCTRL_CHGDETSTS_Pos      (8UL)        </span><span class="comment">/* CHGDETSTS (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define RUSB2_BCCTRL_CHGDETSTS_Msk      (0x100UL)    </span><span class="comment">/* CHGDETSTS (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">#define RUSB2_BCCTRL_DCPMODE_Pos        (5UL)        </span><span class="comment">/* DCPMODE (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#define RUSB2_BCCTRL_DCPMODE_Msk        (0x20UL)     </span><span class="comment">/* DCPMODE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#define RUSB2_BCCTRL_VDMSRCE_Pos        (4UL)        </span><span class="comment">/* VDMSRCE (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">#define RUSB2_BCCTRL_VDMSRCE_Msk        (0x10UL)     </span><span class="comment">/* VDMSRCE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">#define RUSB2_BCCTRL_IDPSINKE_Pos       (3UL)        </span><span class="comment">/* IDPSINKE (Bit 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">#define RUSB2_BCCTRL_IDPSINKE_Msk       (0x8UL)      </span><span class="comment">/* IDPSINKE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="preprocessor">#define RUSB2_BCCTRL_VDPSRCE_Pos        (2UL)        </span><span class="comment">/* VDPSRCE (Bit 2) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">#define RUSB2_BCCTRL_VDPSRCE_Msk        (0x4UL)      </span><span class="comment">/* VDPSRCE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">#define RUSB2_BCCTRL_IDMSINKE_Pos       (1UL)        </span><span class="comment">/* IDMSINKE (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">#define RUSB2_BCCTRL_IDMSINKE_Msk       (0x2UL)      </span><span class="comment">/* IDMSINKE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#define RUSB2_BCCTRL_IDPSRCE_Pos        (0UL)        </span><span class="comment">/* IDPSRCE (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define RUSB2_BCCTRL_IDPSRCE_Msk        (0x1UL)      </span><span class="comment">/* IDPSRCE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span> </div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment">// PL1CTRL1</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">#define RUSB2_PL1CTRL1_L1EXTMD_Pos      (14UL)       </span><span class="comment">/* L1EXTMD (Bit 14) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="preprocessor">#define RUSB2_PL1CTRL1_L1EXTMD_Msk      (0x4000UL)   </span><span class="comment">/* L1EXTMD (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#define RUSB2_PL1CTRL1_HIRDTHR_Pos      (8UL)        </span><span class="comment">/* HIRDTHR (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">#define RUSB2_PL1CTRL1_HIRDTHR_Msk      (0xf00UL)    </span><span class="comment">/* HIRDTHR (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">#define RUSB2_PL1CTRL1_DVSQ_Pos         (4UL)        </span><span class="comment">/* DVSQ (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="preprocessor">#define RUSB2_PL1CTRL1_DVSQ_Msk         (0xf0UL)     </span><span class="comment">/* DVSQ (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="preprocessor">#define RUSB2_PL1CTRL1_L1NEGOMD_Pos     (3UL)        </span><span class="comment">/* L1NEGOMD (Bit 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="preprocessor">#define RUSB2_PL1CTRL1_L1NEGOMD_Msk     (0x8UL)      </span><span class="comment">/* L1NEGOMD (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">#define RUSB2_PL1CTRL1_L1RESPMD_Pos     (1UL)        </span><span class="comment">/* L1RESPMD (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="preprocessor">#define RUSB2_PL1CTRL1_L1RESPMD_Msk     (0x6UL)      </span><span class="comment">/* L1RESPMD (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#define RUSB2_PL1CTRL1_L1RESPEN_Pos     (0UL)        </span><span class="comment">/* L1RESPEN (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="preprocessor">#define RUSB2_PL1CTRL1_L1RESPEN_Msk     (0x1UL)      </span><span class="comment">/* L1RESPEN (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">// PL1CTRL2</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="preprocessor">#define RUSB2_PL1CTRL2_RWEMON_Pos       (12UL)       </span><span class="comment">/* RWEMON (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#define RUSB2_PL1CTRL2_RWEMON_Msk       (0x1000UL)   </span><span class="comment">/* RWEMON (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#define RUSB2_PL1CTRL2_HIRDMON_Pos      (8UL)        </span><span class="comment">/* HIRDMON (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="preprocessor">#define RUSB2_PL1CTRL2_HIRDMON_Msk      (0xf00UL)    </span><span class="comment">/* HIRDMON (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span> </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">// HL1CTRL1</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="preprocessor">#define RUSB2_HL1CTRL1_L1STATUS_Pos     (1UL)        </span><span class="comment">/* L1STATUS (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">#define RUSB2_HL1CTRL1_L1STATUS_Msk     (0x6UL)      </span><span class="comment">/* L1STATUS (Bitfield-Mask: 0x03) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">#define RUSB2_HL1CTRL1_L1REQ_Pos        (0UL)        </span><span class="comment">/* L1REQ (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">#define RUSB2_HL1CTRL1_L1REQ_Msk        (0x1UL)      </span><span class="comment">/* L1REQ (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span> </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment">// HL1CTRL2</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">#define RUSB2_HL1CTRL2_BESL_Pos         (15UL)       </span><span class="comment">/* BESL (Bit 15) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="preprocessor">#define RUSB2_HL1CTRL2_BESL_Msk         (0x8000UL)   </span><span class="comment">/* BESL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="preprocessor">#define RUSB2_HL1CTRL2_L1RWE_Pos        (12UL)       </span><span class="comment">/* L1RWE (Bit 12) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">#define RUSB2_HL1CTRL2_L1RWE_Msk        (0x1000UL)   </span><span class="comment">/* L1RWE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#define RUSB2_HL1CTRL2_HIRD_Pos         (8UL)        </span><span class="comment">/* HIRD (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">#define RUSB2_HL1CTRL2_HIRD_Msk         (0xf00UL)    </span><span class="comment">/* HIRD (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="preprocessor">#define RUSB2_HL1CTRL2_L1ADDR_Pos       (0UL)        </span><span class="comment">/* L1ADDR (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="preprocessor">#define RUSB2_HL1CTRL2_L1ADDR_Msk       (0xfUL)      </span><span class="comment">/* L1ADDR (Bitfield-Mask: 0x0f) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span> </div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment">// PHYTRIM1</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define RUSB2_PHYTRIM1_IMPOFFSET_Pos    (12UL)       </span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">#define RUSB2_PHYTRIM1_IMPOFFSET_Msk    (0x7000UL)   </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">#define RUSB2_PHYTRIM1_HSIUP_Pos        (8UL)        </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">#define RUSB2_PHYTRIM1_HSIUP_Msk        (0xf00UL)    </span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">#define RUSB2_PHYTRIM1_PCOMPENB_Pos     (7UL)        </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="preprocessor">#define RUSB2_PHYTRIM1_PCOMPENB_Msk     (0x80UL)     </span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">#define RUSB2_PHYTRIM1_DFALL_Pos        (2UL)        </span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">#define RUSB2_PHYTRIM1_DFALL_Msk        (0xcUL)      </span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="preprocessor">#define RUSB2_PHYTRIM1_DRISE_Pos        (0UL)        </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#define RUSB2_PHYTRIM1_DRISE_Msk        (0x3UL)      </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">// PHYTRIM2</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define RUSB2_PHYTRIM2_DIS_Pos          (12UL)       </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">#define RUSB2_PHYTRIM2_DIS_Msk          (0x7000UL)   </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#define RUSB2_PHYTRIM2_PDR_Pos          (8UL)        </span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">#define RUSB2_PHYTRIM2_PDR_Msk          (0x300UL)    </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">#define RUSB2_PHYTRIM2_HSRXENMO_Pos     (7UL)        </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">#define RUSB2_PHYTRIM2_HSRXENMO_Msk     (0x80UL)     </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">#define RUSB2_PHYTRIM2_SQU_Pos          (0UL)        </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">#define RUSB2_PHYTRIM2_SQU_Msk          (0xfUL)      </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="comment">// DPUSR0R</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#define RUSB2_DPUSR0R_DVBSTSHM_Pos      (23UL)       </span><span class="comment">/* DVBSTSHM (Bit 23) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">#define RUSB2_DPUSR0R_DVBSTSHM_Msk      (0x800000UL) </span><span class="comment">/* DVBSTSHM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">#define RUSB2_DPUSR0R_DOVCBHM_Pos       (21UL)       </span><span class="comment">/* DOVCBHM (Bit 21) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#define RUSB2_DPUSR0R_DOVCBHM_Msk       (0x200000UL) </span><span class="comment">/* DOVCBHM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">#define RUSB2_DPUSR0R_DOVCAHM_Pos       (20UL)       </span><span class="comment">/* DOVCAHM (Bit 20) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#define RUSB2_DPUSR0R_DOVCAHM_Msk       (0x100000UL) </span><span class="comment">/* DOVCAHM (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span> </div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment">// DPUSR1R</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">#define RUSB2_DPUSR1R_DVBSTSH_Pos       (23UL)       </span><span class="comment">/* DVBSTSH (Bit 23) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#define RUSB2_DPUSR1R_DVBSTSH_Msk       (0x800000UL) </span><span class="comment">/* DVBSTSH (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="preprocessor">#define RUSB2_DPUSR1R_DOVCBH_Pos        (21UL)       </span><span class="comment">/* DOVCBH (Bit 21) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#define RUSB2_DPUSR1R_DOVCBH_Msk        (0x200000UL) </span><span class="comment">/* DOVCBH (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#define RUSB2_DPUSR1R_DOVCAH_Pos        (20UL)       </span><span class="comment">/* DOVCAH (Bit 20) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">#define RUSB2_DPUSR1R_DOVCAH_Msk        (0x100000UL) </span><span class="comment">/* DOVCAH (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#define RUSB2_DPUSR1R_DVBSTSHE_Pos      (7UL)        </span><span class="comment">/* DVBSTSHE (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">#define RUSB2_DPUSR1R_DVBSTSHE_Msk      (0x80UL)     </span><span class="comment">/* DVBSTSHE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define RUSB2_DPUSR1R_DOVCBHE_Pos       (5UL)        </span><span class="comment">/* DOVCBHE (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define RUSB2_DPUSR1R_DOVCBHE_Msk       (0x20UL)     </span><span class="comment">/* DOVCBHE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#define RUSB2_DPUSR1R_DOVCAHE_Pos       (4UL)        </span><span class="comment">/* DOVCAHE (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define RUSB2_DPUSR1R_DOVCAHE_Msk       (0x10UL)     </span><span class="comment">/* DOVCAHE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">// DPUSR2R</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define RUSB2_DPUSR2R_DMINTE_Pos        (9UL)        </span><span class="comment">/* DMINTE (Bit 9) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">#define RUSB2_DPUSR2R_DMINTE_Msk        (0x200UL)    </span><span class="comment">/* DMINTE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#define RUSB2_DPUSR2R_DPINTE_Pos        (8UL)        </span><span class="comment">/* DPINTE (Bit 8) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define RUSB2_DPUSR2R_DPINTE_Msk        (0x100UL)    </span><span class="comment">/* DPINTE (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define RUSB2_DPUSR2R_DMVAL_Pos         (5UL)        </span><span class="comment">/* DMVAL (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#define RUSB2_DPUSR2R_DMVAL_Msk         (0x20UL)     </span><span class="comment">/* DMVAL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define RUSB2_DPUSR2R_DPVAL_Pos         (4UL)        </span><span class="comment">/* DPVAL (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#define RUSB2_DPUSR2R_DPVAL_Msk         (0x10UL)     </span><span class="comment">/* DPVAL (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#define RUSB2_DPUSR2R_DMINT_Pos         (1UL)        </span><span class="comment">/* DMINT (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#define RUSB2_DPUSR2R_DMINT_Msk         (0x2UL)      </span><span class="comment">/* DMINT (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#define RUSB2_DPUSR2R_DPINT_Pos         (0UL)        </span><span class="comment">/* DPINT (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">#define RUSB2_DPUSR2R_DPINT_Msk         (0x1UL)      </span><span class="comment">/* DPINT (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span> </div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">// DPUSRCR</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#define RUSB2_DPUSRCR_FIXPHYPD_Pos      (1UL)        </span><span class="comment">/* FIXPHYPD (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define RUSB2_DPUSRCR_FIXPHYPD_Msk      (0x2UL)      </span><span class="comment">/* FIXPHYPD (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define RUSB2_DPUSRCR_FIXPHY_Pos        (0UL)        </span><span class="comment">/* FIXPHY (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#define RUSB2_DPUSRCR_FIXPHY_Msk        (0x1UL)      </span><span class="comment">/* FIXPHY (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span> </div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">// DPUSR0R_FS</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DVBSTS0_Pos    (23UL)       </span><span class="comment">/* DVBSTS0 (Bit 23) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DVBSTS0_Msk    (0x800000UL) </span><span class="comment">/* DVBSTS0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DOVCB0_Pos     (21UL)       </span><span class="comment">/* DOVCB0 (Bit 21) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DOVCB0_Msk     (0x200000UL) </span><span class="comment">/* DOVCB0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DOVCA0_Pos     (20UL)       </span><span class="comment">/* DOVCA0 (Bit 20) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DOVCA0_Msk     (0x100000UL) </span><span class="comment">/* DOVCA0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DM0_Pos        (17UL)       </span><span class="comment">/* DM0 (Bit 17) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DM0_Msk        (0x20000UL)  </span><span class="comment">/* DM0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DP0_Pos        (16UL)       </span><span class="comment">/* DP0 (Bit 16) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DP0_Msk        (0x10000UL)  </span><span class="comment">/* DP0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_FIXPHY0_Pos    (4UL)        </span><span class="comment">/* FIXPHY0 (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_FIXPHY0_Msk    (0x10UL)     </span><span class="comment">/* FIXPHY0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DRPD0_Pos      (3UL)        </span><span class="comment">/* DRPD0 (Bit 3) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_DRPD0_Msk      (0x8UL)      </span><span class="comment">/* DRPD0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_RPUE0_Pos      (1UL)        </span><span class="comment">/* RPUE0 (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_RPUE0_Msk      (0x2UL)      </span><span class="comment">/* RPUE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_SRPC0_Pos      (0UL)        </span><span class="comment">/* SRPC0 (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#define RUSB2_DPUSR0R_FS_SRPC0_Msk      (0x1UL)      </span><span class="comment">/* SRPC0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span> </div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">// DPUSR1R_FS</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DVBINT0_Pos    (23UL)       </span><span class="comment">/* DVBINT0 (Bit 23) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DVBINT0_Msk    (0x800000UL) </span><span class="comment">/* DVBINT0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DOVRCRB0_Pos   (21UL)       </span><span class="comment">/* DOVRCRB0 (Bit 21) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DOVRCRB0_Msk   (0x200000UL) </span><span class="comment">/* DOVRCRB0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DOVRCRA0_Pos   (20UL)       </span><span class="comment">/* DOVRCRA0 (Bit 20) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DOVRCRA0_Msk   (0x100000UL) </span><span class="comment">/* DOVRCRA0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DMINT0_Pos     (17UL)       </span><span class="comment">/* DMINT0 (Bit 17) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DMINT0_Msk     (0x20000UL)  </span><span class="comment">/* DMINT0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DPINT0_Pos     (16UL)       </span><span class="comment">/* DPINT0 (Bit 16) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DPINT0_Msk     (0x10000UL)  </span><span class="comment">/* DPINT0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DVBSE0_Pos     (7UL)        </span><span class="comment">/* DVBSE0 (Bit 7) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DVBSE0_Msk     (0x80UL)     </span><span class="comment">/* DVBSE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DOVRCRBE0_Pos  (5UL)        </span><span class="comment">/* DOVRCRBE0 (Bit 5) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DOVRCRBE0_Msk  (0x20UL)     </span><span class="comment">/* DOVRCRBE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DOVRCRAE0_Pos  (4UL)        </span><span class="comment">/* DOVRCRAE0 (Bit 4) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DOVRCRAE0_Msk  (0x10UL)     </span><span class="comment">/* DOVRCRAE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DMINTE0_Pos    (1UL)        </span><span class="comment">/* DMINTE0 (Bit 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DMINTE0_Msk    (0x2UL)      </span><span class="comment">/* DMINTE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DPINTE0_Pos    (0UL)        </span><span class="comment">/* DPINTE0 (Bit 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define RUSB2_DPUSR1R_FS_DPINTE0_Msk    (0x1UL)      </span><span class="comment">/* DPINTE0 (Bitfield-Mask: 0x01) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span> </div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment">/*--------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">/* Register Bit Utils                                           */</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">/*--------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="preprocessor">#define RUSB2_PIPE_CTR_PID_NAK          (0U &lt;&lt; RUSB2_PIPE_CTR_PID_Pos)    </span><span class="comment">/* NAK response */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#define RUSB2_PIPE_CTR_PID_BUF          (1U &lt;&lt; RUSB2_PIPE_CTR_PID_Pos)    </span><span class="comment">/* BUF response (depends buffer state) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">#define RUSB2_PIPE_CTR_PID_STALL        (2U &lt;&lt; RUSB2_PIPE_CTR_PID_Pos)    </span><span class="comment">/* STALL response */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">#define RUSB2_PIPE_CTR_PID_STALL2       (3U &lt;&lt; RUSB2_PIPE_CTR_PID_Pos)    </span><span class="comment">/* Also STALL response */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span> </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#define RUSB2_DVSTCTR0_RHST_LS          (1U &lt;&lt; RUSB2_DVSTCTR0_RHST_Pos)   </span><span class="comment">/*  Low-speed connection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="preprocessor">#define RUSB2_DVSTCTR0_RHST_FS          (2U &lt;&lt; RUSB2_DVSTCTR0_RHST_Pos)   </span><span class="comment">/*  Full-speed connection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#define RUSB2_DVSTCTR0_RHST_HS          (3U &lt;&lt; RUSB2_DVSTCTR0_RHST_Pos)   </span><span class="comment">/*  Full-speed connection */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span> </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">#define RUSB2_DEVADD_USBSPD_LS          (1U &lt;&lt; RUSB2_DEVADD_USBSPD_Pos)   </span><span class="comment">/* Target Device Low-speed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="preprocessor">#define RUSB2_DEVADD_USBSPD_FS          (2U &lt;&lt; RUSB2_DEVADD_USBSPD_Pos)   </span><span class="comment">/* Target Device Full-speed */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span> </div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">#define RUSB2_CFIFOSEL_ISEL_WRITE       (1U &lt;&lt; RUSB2_CFIFOSEL_ISEL_Pos)   </span><span class="comment">/* FIFO write AKA TX*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="preprocessor">#define RUSB2_FIFOSEL_BIGEND            (1U &lt;&lt; RUSB2_CFIFOSEL_BIGEND_Pos) </span><span class="comment">/* FIFO Big Endian */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="preprocessor">#define RUSB2_FIFOSEL_MBW_8BIT          (0U &lt;&lt; RUSB2_CFIFOSEL_MBW_Pos)    </span><span class="comment">/* 8-bit width */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#define RUSB2_FIFOSEL_MBW_16BIT         (1U &lt;&lt; RUSB2_CFIFOSEL_MBW_Pos)    </span><span class="comment">/* 16-bit width */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#define RUSB2_FIFOSEL_MBW_32BIT         (2U &lt;&lt; RUSB2_CFIFOSEL_MBW_Pos)    </span><span class="comment">/* 32-bit width */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span> </div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="preprocessor">#define RUSB2_INTSTS0_CTSQ_CTRL_RDATA   (1U &lt;&lt; RUSB2_INTSTS0_CTSQ_Pos)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span> </div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#define RUSB2_INTSTS0_DVSQ_STATE_DEF    (1U &lt;&lt; RUSB2_INTSTS0_DVSQ_Pos)    </span><span class="comment">/* Default state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#define RUSB2_INTSTS0_DVSQ_STATE_ADDR   (2U &lt;&lt; RUSB2_INTSTS0_DVSQ_Pos)    </span><span class="comment">/* Address state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="preprocessor">#define RUSB2_INTSTS0_DVSQ_STATE_SUSP0  (4U &lt;&lt; RUSB2_INTSTS0_DVSQ_Pos)    </span><span class="comment">/* Suspend state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#define RUSB2_INTSTS0_DVSQ_STATE_SUSP1  (5U &lt;&lt; RUSB2_INTSTS0_DVSQ_Pos)    </span><span class="comment">/* Suspend state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#define RUSB2_INTSTS0_DVSQ_STATE_SUSP2  (6U &lt;&lt; RUSB2_INTSTS0_DVSQ_Pos)    </span><span class="comment">/* Suspend state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#define RUSB2_INTSTS0_DVSQ_STATE_SUSP3  (7U &lt;&lt; RUSB2_INTSTS0_DVSQ_Pos)    </span><span class="comment">/* Suspend state */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#define RUSB2_PIPECFG_TYPE_BULK         (1U &lt;&lt; RUSB2_PIPECFG_TYPE_Pos)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="preprocessor">#define RUSB2_PIPECFG_TYPE_INT          (2U &lt;&lt; RUSB2_PIPECFG_TYPE_Pos)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">#define RUSB2_PIPECFG_TYPE_ISO          (3U &lt;&lt; RUSB2_PIPECFG_TYPE_Pos)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">//--------------------------------------------------------------------+</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment">// Static Assert</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">//--------------------------------------------------------------------+</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span> </div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25"> 1708</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_r_u_s_b2___p_i_p_e___t_r__t.html">RUSB2_PIPE_TR_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#abfb96a2726ece20777f355e7e6b753bc"> 1709</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>) == 1032, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span> </div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a23499549902eda76537aabaaed190825"> 1711</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, SYSCFG     ) == 0x0000, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#aa10e974da5c8fbd9ef34a831c7f74290"> 1712</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, BUSWAIT    ) == 0x0002, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a6cc991ee7b18508369d03136f5c4d3f8"> 1713</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, SYSSTS0    ) == 0x0004, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#afdef0079b78149759242c9dfe74cd022"> 1714</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PLLSTA     ) == 0x0006, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#af39650e514fe010174ef60b3a68e192a"> 1715</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DVSTCTR0   ) == 0x0008, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a83b7a1f4f9eebd67f4d372eb5a055eb4"> 1716</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, TESTMODE   ) == 0x000C, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#ae83e1002f881afc333e0720819f0edf2"> 1717</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, CFIFO      ) == 0x0014, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a674fafe16a33a12bce7be7d263911210"> 1718</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, D0FIFO     ) == 0x0018, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a7d19ffdfcfff0a4fa92f60b194b5ab65"> 1719</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, D1FIFO     ) == 0x001C, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#aae6dfa055ad7746e20002cdaded039c6"> 1720</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, CFIFOSEL   ) == 0x0020, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a589cf3c16888ad501a0f1efb3ee869b8"> 1721</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, CFIFOCTR   ) == 0x0022, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#af5a0748aa84b51543b9a425af691f594"> 1722</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, D0FIFOSEL  ) == 0x0028, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a2b0d05a4e570a6287a8f63312a1918cc"> 1723</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, D0FIFOCTR  ) == 0x002A, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#adb38c15382d99f824396136b679c24ba"> 1724</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, D1FIFOSEL  ) == 0x002C, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a183f651a8af7a15229e74d7667549a87"> 1725</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, D1FIFOCTR  ) == 0x002E, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a0d881c56ca2e56699e2077de00008ee2"> 1726</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, INTENB0    ) == 0x0030, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#aae7c39784132e47c7f5c555e35da44a2"> 1727</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, INTENB1    ) == 0x0032, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#ade6dec13cc5eee51fea6f7448c1aacf6"> 1728</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, BRDYENB    ) == 0x0036, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#ad68518c5266b24defab135d1ecb74253"> 1729</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, NRDYENB    ) == 0x0038, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a3245d3fca6776a0fcb1fec1bc501b84f"> 1730</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, BEMPENB    ) == 0x003A, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a9ba03b717b5a1896b6aa197bb7d321d5"> 1731</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, SOFCFG     ) == 0x003C, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a4b59abce429232bfe44f6af506c92332"> 1732</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PHYSET     ) == 0x003E, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#afcfa859f1ece113d31cc91770674f93a"> 1733</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, INTSTS0    ) == 0x0040, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#ad8eb1b11df582db7a797a1f6382b4aad"> 1734</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, INTSTS1    ) == 0x0042, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a6f3dd7a1687828fcc09b979252933dfc"> 1735</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, BRDYSTS    ) == 0x0046, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a53e28d82c051248178145fed5c8a7802"> 1736</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, NRDYSTS    ) == 0x0048, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a0cffb31579abed6fd182b9926e27e491"> 1737</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, BEMPSTS    ) == 0x004A, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a54d5e42778501749fab723cc4ae5d335"> 1738</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, FRMNUM     ) == 0x004C, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#acf651dd4750dc91ff9384cb8d50c4dff"> 1739</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, UFRMNUM    ) == 0x004E, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a52f8f9bee4677e0883f815dac3da9dfd"> 1740</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, USBADDR    ) == 0x0050, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a69625e36b8c22e36f59458b7e62bcdf1"> 1741</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, USBREQ     ) == 0x0054, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a5e95be46440baeedb5c38cc907695755"> 1742</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, USBVAL     ) == 0x0056, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#afa1c73acd0f4dd5f44f2ec680e04e705"> 1743</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, USBINDX    ) == 0x0058, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a2a61a32e6e68ee40b594dd7413b2db1d"> 1744</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, USBLENG    ) == 0x005A, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a6ea4ea9262066dcd028287d8e722c1a2"> 1745</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DCPCFG     ) == 0x005C, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a3567a59c4ae706b27bba06520ba16b7d"> 1746</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DCPMAXP    ) == 0x005E, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#aeeb19c2a161ae25726a8945e0add3251"> 1747</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DCPCTR     ) == 0x0060, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#ac5f251aa8cfd80a44ad51b0f8d29d108"> 1748</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PIPESEL    ) == 0x0064, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a4eca9f99da6cafee310657f8f28153d4"> 1749</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PIPECFG    ) == 0x0068, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a7ad03f630a005fc97f332ff246e71274"> 1750</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PIPEBUF    ) == 0x006A, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a97998fd9f0b71d8f25979e15d6966bbd"> 1751</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PIPEMAXP   ) == 0x006C, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a2bbff51c567af9895be4c0db404caaf9"> 1752</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PIPEPERI   ) == 0x006E, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a403a5f8fc3b391744ef7f341289ef227"> 1753</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PIPE_CTR   ) == 0x0070, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#ab76b582a80c0ae3eed36c4e0abcb3f00"> 1754</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PIPE_TR    ) == 0x0090, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a851e00e08a7d919cc5ba87c9ffa8a1c4"> 1755</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, USBBCCTRL0 ) == 0x00B0, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a56c03ba20818ee7914dc29fcfd7362f3"> 1756</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, UCKSEL     ) == 0x00C4, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a1fb5d8d7ad6b5a2ab41958aaef1f8a1c"> 1757</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, USBMC      ) == 0x00CC, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#af5af349ab226501a93cb1cc80c81826d"> 1758</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DEVADD     ) == 0x00D0, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a064a9edfed9cef67b486f6f02affdbdb"> 1759</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PHYSLEW    ) == 0x00F0, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#ac141794f33ed3b753dce5bf08c22f1ba"> 1760</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, LPCTRL     ) == 0x0100, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a7ef822ed5ddf2ac18601b9ec788397cd"> 1761</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, LPSTS      ) == 0x0102, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a4518ceb6ef67c953ecc45131ea8a2c1c"> 1762</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, BCCTRL     ) == 0x0140, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#ab09447c171920f80a6683265493d3b3a"> 1763</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PL1CTRL1   ) == 0x0144, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#aa65bc5922789e1d185af83de97099dcd"> 1764</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PL1CTRL2   ) == 0x0146, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#abbbf98067acb99e1bbf2b3d41c7a6f16"> 1765</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, HL1CTRL1   ) == 0x0148, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a698e694c0c4273d072a9715001462ed5"> 1766</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, HL1CTRL2   ) == 0x014A, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a46af646facc94b8e288ef2b471264ef1"> 1767</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PHYTRIM1   ) == 0x0150, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a7cc632c852c5b863ec8d4e18e9961077"> 1768</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, PHYTRIM2   ) == 0x0152, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a0cde61178026f0b95c00b977ae71bb24"> 1769</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DPUSR0R    ) == 0x0160, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a3b94a3c4f2a7c678fc58c485fc179775"> 1770</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DPUSR1R    ) == 0x0164, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a732c639ac6b71137392999eed9f8e6bc"> 1771</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DPUSR2R    ) == 0x0168, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a49260e781d56c941e266f16e648d8318"> 1772</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DPUSRCR    ) == 0x016A, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#a8cb17840fca40158dbf20d51eec1dcd9"> 1773</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DPUSR0R_FS ) == 0x0400, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="rusb2__type_8h.html#af4ca0089680c0ef4bf1cf3342c015b19"> 1774</a></span><a class="code hl_function" href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="struct__ccrx__evenaccess.html">rusb2_reg_t</a>, DPUSR1R_FS ) == 0x0404, <span class="stringliteral">&quot;incorrect offset&quot;</span>);</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span> </div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>}</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span> </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="preprocessor">#endif </span><span class="comment">/* _TUSB_RUSB2_TYPE_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="arusb2__type_8h_html_a2bf12db57b68458f7fa674590801ab97"><div class="ttname"><a href="rusb2__type_8h.html#a2bf12db57b68458f7fa674590801ab97">reg_pipetre_t</a></div><div class="ttdeci">TU_ATTR_PACKED_BEGIN TU_ATTR_BIT_FIELD_ORDER_BEGIN struct TU_ATTR_PACKED _ccrx_evenaccess reg_pipetre_t</div></div>
<div class="ttc" id="arusb2__type_8h_html_a36c6c43e78e5472cd29a6786955f4cc3"><div class="ttname"><a href="rusb2__type_8h.html#a36c6c43e78e5472cd29a6786955f4cc3">rusb2_reg_t</a></div><div class="ttdeci">struct _ccrx_evenaccess rusb2_reg_t</div></div>
<div class="ttc" id="arusb2__type_8h_html_ae67c35eaa6e8b0d5c7bad1d2ab726f25"><div class="ttname"><a href="rusb2__type_8h.html#ae67c35eaa6e8b0d5c7bad1d2ab726f25">TU_VERIFY_STATIC</a></div><div class="ttdeci">TU_VERIFY_STATIC(sizeof(RUSB2_PIPE_TR_t)==4, &quot;incorrect size&quot;)</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html"><div class="ttname"><a href="struct__ccrx__evenaccess.html">_ccrx_evenaccess</a></div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00053">rusb2_type.h:53</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a00cf5617e5e04758684deb4308e72853"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a00cf5617e5e04758684deb4308e72853">_ccrx_evenaccess::PIPEBUF</a></div><div class="ttdeci">volatile uint16_t PIPEBUF</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00672">rusb2_type.h:672</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a00f90c663fd90c9812dfaa89ed4ba1c9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a00f90c663fd90c9812dfaa89ed4ba1c9">_ccrx_evenaccess::DMRPU</a></div><div class="ttdeci">volatile uint16_t DMRPU</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00096">rusb2_type.h:96</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a014eab57d3f1c4807c9fbab830fe2dfe"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a014eab57d3f1c4807c9fbab830fe2dfe">_ccrx_evenaccess::FIXPHY0</a></div><div class="ttdeci">volatile uint32_t FIXPHY0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00982">rusb2_type.h:982</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a018d3f6adf1c26ccb2c378c7d58b1adf"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a018d3f6adf1c26ccb2c378c7d58b1adf">_ccrx_evenaccess::DVCHG</a></div><div class="ttdeci">volatile uint16_t DVCHG</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00552">rusb2_type.h:552</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a01a787a7cbadc833fd1614cb0a2a5e5f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a01a787a7cbadc833fd1614cb0a2a5e5f">_ccrx_evenaccess::SLEWF01</a></div><div class="ttdeci">volatile uint32_t SLEWF01</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00790">rusb2_type.h:790</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a02ae742be9021533fde8f38cff374eb3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a02ae742be9021533fde8f38cff374eb3">_ccrx_evenaccess::UCKSELC</a></div><div class="ttdeci">volatile uint16_t UCKSELC</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00751">rusb2_type.h:751</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a039213d2246c0940acbbc3f4305fe1b3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a039213d2246c0940acbbc3f4305fe1b3">_ccrx_evenaccess::PIPE2BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE2BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00523">rusb2_type.h:523</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a03c45d59391d33b0c461b13f054f0907"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a03c45d59391d33b0c461b13f054f0907">_ccrx_evenaccess::PHYTRIM1_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@568::@603 PHYTRIM1_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a03dc71352919f91888d2d1b8c51fd36b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a03dc71352919f91888d2d1b8c51fd36b">_ccrx_evenaccess::BFRE</a></div><div class="ttdeci">volatile uint16_t BFRE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00665">rusb2_type.h:665</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a040045f5c29a87c470111358eb055a00"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a040045f5c29a87c470111358eb055a00">_ccrx_evenaccess::D0FIFOL</a></div><div class="ttdeci">volatile uint16_t D0FIFOL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00195">rusb2_type.h:195</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a04bd8c81433cadef9bc271f4661f1fb6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a04bd8c81433cadef9bc271f4661f1fb6">_ccrx_evenaccess::HL1CTRL1_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@564::TU_ATTR_PACKED HL1CTRL1_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a04c4d9dd2bc1d1b8918beda73a190aa7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a04c4d9dd2bc1d1b8918beda73a190aa7">_ccrx_evenaccess::PHYTRIM1</a></div><div class="ttdeci">volatile uint16_t PHYTRIM1</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00887">rusb2_type.h:887</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a04f867c354690c2db3a68cecf1d2aaab"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a04f867c354690c2db3a68cecf1d2aaab">_ccrx_evenaccess::PIPE0BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE0BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00521">rusb2_type.h:521</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a05a17ca4a17f9aada7e61cbe5daac56c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a05a17ca4a17f9aada7e61cbe5daac56c">_ccrx_evenaccess::PIPE4NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE4NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00507">rusb2_type.h:507</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a0603b79cc1dcf03197f5d3e3aeadf8f7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a0603b79cc1dcf03197f5d3e3aeadf8f7">_ccrx_evenaccess::BEMPE</a></div><div class="ttdeci">volatile uint16_t BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00323">rusb2_type.h:323</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a06d2bd218c545546dfef86aecc071b7b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a06d2bd218c545546dfef86aecc071b7b">_ccrx_evenaccess::PIPESEL_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@532::TU_ATTR_PACKED PIPESEL_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a077d32b278003f650b3547ff94fbe61c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a077d32b278003f650b3547ff94fbe61c">_ccrx_evenaccess::CURPIPE</a></div><div class="ttdeci">volatile uint16_t CURPIPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00234">rusb2_type.h:234</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a07a57e46971952ffcd98987e36538f51"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a07a57e46971952ffcd98987e36538f51">_ccrx_evenaccess::BRDYENB_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@492::TU_ATTR_PACKED BRDYENB_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a0824def98e51c1d0e613e9e47e90e713"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a0824def98e51c1d0e613e9e47e90e713">_ccrx_evenaccess::PDDETSTS0</a></div><div class="ttdeci">volatile const uint16_t PDDETSTS0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00740">rusb2_type.h:740</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a087240c1f93eb6db83851b9f7cb31a5e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a087240c1f93eb6db83851b9f7cb31a5e">_ccrx_evenaccess::BEMPSTS</a></div><div class="ttdeci">volatile uint16_t BEMPSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00518">rusb2_type.h:518</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a08c089ee9d94be56159d1cb4253cbd88"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a08c089ee9d94be56159d1cb4253cbd88">_ccrx_evenaccess::PIPE9BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE9BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00494">rusb2_type.h:494</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a09625deec3fe351824ee862ad107888c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a09625deec3fe351824ee862ad107888c">_ccrx_evenaccess::BUSWAIT_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@460::TU_ATTR_PACKED BUSWAIT_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a09960ca2873ca5563febfe041df8371a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a09960ca2873ca5563febfe041df8371a">_ccrx_evenaccess::LNST</a></div><div class="ttdeci">volatile const uint16_t LNST</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00121">rusb2_type.h:121</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a0c21d8945f9dbcc88829541733e4dee8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a0c21d8945f9dbcc88829541733e4dee8">_ccrx_evenaccess::ATREPM</a></div><div class="ttdeci">volatile uint16_t ATREPM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00714">rusb2_type.h:714</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a0ca1a6a49dfa78332342af69d7aefa6d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a0ca1a6a49dfa78332342af69d7aefa6d">_ccrx_evenaccess::FRMNUM_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@512::TU_ATTR_PACKED FRMNUM_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a0f99baa717bdb8c6b16c7481ca17e2c8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a0f99baa717bdb8c6b16c7481ca17e2c8">_ccrx_evenaccess::SHTNAK</a></div><div class="ttdeci">volatile uint16_t SHTNAK</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00608">rusb2_type.h:608</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a0fa8fe4e07f947829384eb56e96651a1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a0fa8fe4e07f947829384eb56e96651a1">_ccrx_evenaccess::HTACT</a></div><div class="ttdeci">volatile const uint16_t HTACT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00125">rusb2_type.h:125</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a10492172ef1aebfe4b7c7d1357ea7c5a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a10492172ef1aebfe4b7c7d1357ea7c5a">_ccrx_evenaccess::DTCHE</a></div><div class="ttdeci">volatile uint16_t DTCHE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00346">rusb2_type.h:346</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a10576c0840f4f610eac11687f64ebf0c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a10576c0840f4f610eac11687f64ebf0c">_ccrx_evenaccess::RESERVED4</a></div><div class="ttdeci">volatile const uint8_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00203">rusb2_type.h:203</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a112ad821fee7e770e23a90f2be700f67"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a112ad821fee7e770e23a90f2be700f67">_ccrx_evenaccess::CFIFOHH</a></div><div class="ttdeci">volatile uint8_t CFIFOHH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00184">rusb2_type.h:184</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a11e1f7fb2ba4b39912b26e5e20ec36ba"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a11e1f7fb2ba4b39912b26e5e20ec36ba">_ccrx_evenaccess::PIPE8BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE8BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00493">rusb2_type.h:493</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a126b821fcc890e38391913128be1d9ff"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a126b821fcc890e38391913128be1d9ff">_ccrx_evenaccess::USBADDR</a></div><div class="ttdeci">volatile const uint16_t USBADDR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00560">rusb2_type.h:560</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a134a19018f4d303a84c99b289d7f42bd"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a134a19018f4d303a84c99b289d7f42bd">_ccrx_evenaccess::PIPE2NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE2NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00505">rusb2_type.h:505</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1373c23453c5b3b01a2fc6901c8af165"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1373c23453c5b3b01a2fc6901c8af165">_ccrx_evenaccess::PIPE5BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE5BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00490">rusb2_type.h:490</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a13b8111b9d2337ffc8455cc3c7bb7e14"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a13b8111b9d2337ffc8455cc3c7bb7e14">_ccrx_evenaccess::DBLB</a></div><div class="ttdeci">volatile uint16_t DBLB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00664">rusb2_type.h:664</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a14a9ae17720c6a16a57ade139c657184"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a14a9ae17720c6a16a57ade139c657184">_ccrx_evenaccess::TESTMODE</a></div><div class="ttdeci">volatile uint16_t TESTMODE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00160">rusb2_type.h:160</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a15c70ace2a06cc4d86b4a8919a3c8724"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a15c70ace2a06cc4d86b4a8919a3c8724">_ccrx_evenaccess::DPINT0</a></div><div class="ttdeci">volatile const uint32_t DPINT0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l01007">rusb2_type.h:1007</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a15d3a2cdb2d6dca28c6d215e8d6e47cc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a15d3a2cdb2d6dca28c6d215e8d6e47cc">_ccrx_evenaccess::UPPHUB</a></div><div class="ttdeci">volatile uint16_t UPPHUB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00777">rusb2_type.h:777</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a163037b30209fcc8967a7e43c9fbfb50"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a163037b30209fcc8967a7e43c9fbfb50">_ccrx_evenaccess::DEVADD</a></div><div class="ttdeci">volatile uint16_t DEVADD[10]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00771">rusb2_type.h:771</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a175875c670246a92cfcca5eafcdf33f3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a175875c670246a92cfcca5eafcdf33f3">_ccrx_evenaccess::UFRNM</a></div><div class="ttdeci">volatile const uint16_t UFRNM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00550">rusb2_type.h:550</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1773bc73da94ca712c515011f4a08dd7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1773bc73da94ca712c515011f4a08dd7">_ccrx_evenaccess::IDPSINKE</a></div><div class="ttdeci">volatile uint16_t IDPSINKE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00824">rusb2_type.h:824</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a186f6cc68b714fe9b31f25a2eace8661"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a186f6cc68b714fe9b31f25a2eace8661">_ccrx_evenaccess::BCCTRL_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@558::TU_ATTR_PACKED BCCTRL_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1928f5308bdfd3ee9c18d8c87502ba2b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1928f5308bdfd3ee9c18d8c87502ba2b">_ccrx_evenaccess::TRE</a></div><div class="ttdeci">uint16_t TRE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00061">rusb2_type.h:61</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1983484387059ae0fb128725dcabceec"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1983484387059ae0fb128725dcabceec">_ccrx_evenaccess::RESERVED18</a></div><div class="ttdeci">volatile const uint16_t RESERVED18</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00755">rusb2_type.h:755</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a19a3db766f3882e19445df477d16d93c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a19a3db766f3882e19445df477d16d93c">_ccrx_evenaccess::LPSTS</a></div><div class="ttdeci">volatile uint16_t LPSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00807">rusb2_type.h:807</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a19c8f1aa980aaa1b695244b01434ce61"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a19c8f1aa980aaa1b695244b01434ce61">_ccrx_evenaccess::HL1CTRL1</a></div><div class="ttdeci">volatile uint16_t HL1CTRL1</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00862">rusb2_type.h:862</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1a2e426f81e9ffaa18954f57cc2a6b05"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1a2e426f81e9ffaa18954f57cc2a6b05">_ccrx_evenaccess::DPUSR1R</a></div><div class="ttdeci">volatile uint32_t DPUSR1R</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00929">rusb2_type.h:929</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1ab5f32ba079edd5c9b98ad1a7decd2c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1ab5f32ba079edd5c9b98ad1a7decd2c">_ccrx_evenaccess::DPUSR1R_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@574::TU_ATTR_PACKED DPUSR1R_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1afce9cc1f0e672fbf296735b57d8787"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1afce9cc1f0e672fbf296735b57d8787">_ccrx_evenaccess::HSRXENMO</a></div><div class="ttdeci">volatile uint16_t HSRXENMO</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00906">rusb2_type.h:906</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1b1481987b0f682eccbf62547bdc9564"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1b1481987b0f682eccbf62547bdc9564">_ccrx_evenaccess::PLLLOCK</a></div><div class="ttdeci">volatile const uint16_t PLLLOCK</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00135">rusb2_type.h:135</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1b679b0628e46b3c48a93c317becaded"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1b679b0628e46b3c48a93c317becaded">_ccrx_evenaccess::USBMC</a></div><div class="ttdeci">volatile uint16_t USBMC</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00759">rusb2_type.h:759</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1bcfbe2332939375f57d3ad11d25c0a0"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1bcfbe2332939375f57d3ad11d25c0a0">_ccrx_evenaccess::DOVCBHE</a></div><div class="ttdeci">volatile uint32_t DOVCBHE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00934">rusb2_type.h:934</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1bd0ddc114184041818f1295bfc33fb0"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1bd0ddc114184041818f1295bfc33fb0">_ccrx_evenaccess::PIPE3BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE3BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00397">rusb2_type.h:397</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1bfe172d44987bab38aee8f5454b649e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1bfe172d44987bab38aee8f5454b649e">_ccrx_evenaccess::VDPSRCE</a></div><div class="ttdeci">volatile uint16_t VDPSRCE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00823">rusb2_type.h:823</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1c160f4d8e1d0d888462ec06ae8eec25"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1c160f4d8e1d0d888462ec06ae8eec25">_ccrx_evenaccess::FRMNUM</a></div><div class="ttdeci">volatile uint16_t FRMNUM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00536">rusb2_type.h:536</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1c2fbb50bea3de540c97ff99fc3b03d2"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1c2fbb50bea3de540c97ff99fc3b03d2">_ccrx_evenaccess::HL1CTRL2_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@566::TU_ATTR_PACKED HL1CTRL2_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1c3d69e7b55ab0a1aeb5addd4098aed4"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1c3d69e7b55ab0a1aeb5addd4098aed4">_ccrx_evenaccess::TRCLR</a></div><div class="ttdeci">uint16_t TRCLR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00057">rusb2_type.h:57</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1d63c6569a5821251a3af62364b73bff"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1d63c6569a5821251a3af62364b73bff">_ccrx_evenaccess::PIPE0NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE0NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00376">rusb2_type.h:376</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1d7ce6298fc576c80fe6659b0066c5a9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1d7ce6298fc576c80fe6659b0066c5a9">_ccrx_evenaccess::IMPOFFSET</a></div><div class="ttdeci">volatile uint16_t IMPOFFSET</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00895">rusb2_type.h:895</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1e37d27bc313bbb08d054e9f97a2eaf9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1e37d27bc313bbb08d054e9f97a2eaf9">_ccrx_evenaccess::D1FIFO</a></div><div class="ttdeci">volatile uint32_t D1FIFO</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00211">rusb2_type.h:211</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1e88fe3d6c627edf9b27bdc6ec74e55d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1e88fe3d6c627edf9b27bdc6ec74e55d">_ccrx_evenaccess::INTSTS1_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@504::TU_ATTR_PACKED INTSTS1_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1f4ce4159e6909f03625f61d6a7a6fdd"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1f4ce4159e6909f03625f61d6a7a6fdd">_ccrx_evenaccess::IDMSINKE0</a></div><div class="ttdeci">volatile uint16_t IDMSINKE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00733">rusb2_type.h:733</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1f5439cb3bf3822c09a5c7334f3f1ecc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1f5439cb3bf3822c09a5c7334f3f1ecc">_ccrx_evenaccess::WLENGTH</a></div><div class="ttdeci">volatile uint16_t WLENGTH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00597">rusb2_type.h:597</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a1ffc65b3bc47028a66371b663a247e66"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a1ffc65b3bc47028a66371b663a247e66">_ccrx_evenaccess::LPMENDE</a></div><div class="ttdeci">volatile uint16_t LPMENDE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00342">rusb2_type.h:342</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a201e8ad3ce62d1800a1c01b0c0ccce39"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a201e8ad3ce62d1800a1c01b0c0ccce39">_ccrx_evenaccess::CFIFOH</a></div><div class="ttdeci">volatile uint16_t CFIFOH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00180">rusb2_type.h:180</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a20bcd3c5c4a51c8a364630bdacfac243"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a20bcd3c5c4a51c8a364630bdacfac243">_ccrx_evenaccess::DCLRM</a></div><div class="ttdeci">volatile uint16_t DCLRM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00270">rusb2_type.h:270</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a20ca9f6e61a51a588fdd37849f457ed3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a20ca9f6e61a51a588fdd37849f457ed3">_ccrx_evenaccess::TESTMODE_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@468::TU_ATTR_PACKED TESTMODE_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a20fc5e745148f4a78e5cedc2bb18c65b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a20fc5e745148f4a78e5cedc2bb18c65b">_ccrx_evenaccess::VALID</a></div><div class="ttdeci">volatile uint16_t VALID</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00445">rusb2_type.h:445</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a221ff0dc7957ded02f5376903bb98a0f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a221ff0dc7957ded02f5376903bb98a0f">_ccrx_evenaccess::SRPC0</a></div><div class="ttdeci">volatile uint32_t SRPC0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00978">rusb2_type.h:978</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2245907961fd135edcaecab46a0e42e0"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2245907961fd135edcaecab46a0e42e0">_ccrx_evenaccess::DOVCA0</a></div><div class="ttdeci">volatile const uint32_t DOVCA0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00987">rusb2_type.h:987</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2451b8f02890cf15b077bda1b6a8ce03"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2451b8f02890cf15b077bda1b6a8ce03">_ccrx_evenaccess::USBINDX</a></div><div class="ttdeci">volatile uint16_t USBINDX</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00586">rusb2_type.h:586</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a24fd0e33a468105d19ad482d916ac66f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a24fd0e33a468105d19ad482d916ac66f">_ccrx_evenaccess::PHYSET_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@500::TU_ATTR_PACKED PHYSET_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a267ff448d161384ad77f13266b7730ad"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a267ff448d161384ad77f13266b7730ad">_ccrx_evenaccess::L1RESPMD</a></div><div class="ttdeci">volatile uint16_t L1RESPMD</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00840">rusb2_type.h:840</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a26ca7466e74edb59da0c19f0ce0af4d0"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a26ca7466e74edb59da0c19f0ce0af4d0">_ccrx_evenaccess::DCPCTR</a></div><div class="ttdeci">volatile uint16_t DCPCTR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00625">rusb2_type.h:625</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a27683912a61b2d32f51012d3711bde6d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a27683912a61b2d32f51012d3711bde6d">_ccrx_evenaccess::PIPE8BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE8BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00366">rusb2_type.h:366</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a28801d0ded910c3bc9c270a59b776db6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a28801d0ded910c3bc9c270a59b776db6">_ccrx_evenaccess::D0FIFOSEL</a></div><div class="ttdeci">volatile uint16_t D0FIFOSEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00261">rusb2_type.h:261</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2a8ad6458dd7ccd58543a82ca481ee53"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2a8ad6458dd7ccd58543a82ca481ee53">_ccrx_evenaccess::DVSTCTR0</a></div><div class="ttdeci">volatile uint16_t DVSTCTR0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00141">rusb2_type.h:141</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2ac2a4dc4be2aeba6102917161e07b68"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2ac2a4dc4be2aeba6102917161e07b68">_ccrx_evenaccess::LPMEND</a></div><div class="ttdeci">volatile uint16_t LPMEND</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00469">rusb2_type.h:469</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2ad9edc705ab19aa8eb1626318648707"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2ad9edc705ab19aa8eb1626318648707">_ccrx_evenaccess::CNEN</a></div><div class="ttdeci">volatile uint16_t CNEN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00101">rusb2_type.h:101</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2b3e7b437bddfc3062443edaad4fc706"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2b3e7b437bddfc3062443edaad4fc706">_ccrx_evenaccess::RESERVED9</a></div><div class="ttdeci">volatile const uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00566">rusb2_type.h:566</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2b4b4fb0b3d416638c524aa52b417a79"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2b4b4fb0b3d416638c524aa52b417a79">_ccrx_evenaccess::PIPE6BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE6BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00527">rusb2_type.h:527</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2ba416b84a429a550b6df6d08a623247"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2ba416b84a429a550b6df6d08a623247">_ccrx_evenaccess::IDPSINKE0</a></div><div class="ttdeci">volatile uint16_t IDPSINKE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00735">rusb2_type.h:735</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2c1dc13be7151ca4831ed6309ff23ed4"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2c1dc13be7151ca4831ed6309ff23ed4">_ccrx_evenaccess::PIPESEL</a></div><div class="ttdeci">volatile uint16_t PIPESEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00646">rusb2_type.h:646</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2d6bda940848cbf5d35a67d10427bff3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2d6bda940848cbf5d35a67d10427bff3">_ccrx_evenaccess::DOVRCRB0</a></div><div class="ttdeci">volatile const uint32_t DOVRCRB0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l01011">rusb2_type.h:1011</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2d6f0bff9a838169d327de0c56d6f88f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2d6f0bff9a838169d327de0c56d6f88f">_ccrx_evenaccess::PL1CTRL1</a></div><div class="ttdeci">volatile uint16_t PL1CTRL1</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00836">rusb2_type.h:836</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2dd385ec67bdc1dcd0127f313ae46fa6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2dd385ec67bdc1dcd0127f313ae46fa6">_ccrx_evenaccess::BUFNMB</a></div><div class="ttdeci">volatile uint16_t BUFNMB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00675">rusb2_type.h:675</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2e2d150885c0098780dc84d89438df3f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2e2d150885c0098780dc84d89438df3f">_ccrx_evenaccess::DOVCAH</a></div><div class="ttdeci">volatile const uint32_t DOVCAH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00938">rusb2_type.h:938</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a2e6f32a7064bfe2be9b8b956d0a6ff9b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a2e6f32a7064bfe2be9b8b956d0a6ff9b">_ccrx_evenaccess::DCPMODE</a></div><div class="ttdeci">volatile uint16_t DCPMODE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00826">rusb2_type.h:826</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a30f4f9440ffe9f58e642f8dfb96e3aad"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a30f4f9440ffe9f58e642f8dfb96e3aad">_ccrx_evenaccess::SOFCFG</a></div><div class="ttdeci">volatile uint16_t SOFCFG</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00409">rusb2_type.h:409</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a32c62e0d4a90556478a6d00928e148a6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a32c62e0d4a90556478a6d00928e148a6">_ccrx_evenaccess::PIPE1NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE1NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00504">rusb2_type.h:504</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a32eb12f97452b998bed4f8d1703d414d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a32eb12f97452b998bed4f8d1703d414d">_ccrx_evenaccess::DTCH</a></div><div class="ttdeci">volatile uint16_t DTCH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00473">rusb2_type.h:473</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3318e7f1d45ca4b9ab943c175c98953e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3318e7f1d45ca4b9ab943c175c98953e">_ccrx_evenaccess::DPUSR1R_FS</a></div><div class="ttdeci">volatile uint32_t DPUSR1R_FS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00996">rusb2_type.h:996</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a33233015ce68f4d6bb9262ab87c6c469"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a33233015ce68f4d6bb9262ab87c6c469">_ccrx_evenaccess::SACK</a></div><div class="ttdeci">volatile uint16_t SACK</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00465">rusb2_type.h:465</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a344a861494024d6a66d249d42da7ee9b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a344a861494024d6a66d249d42da7ee9b">_ccrx_evenaccess::PIPE1BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE1BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00395">rusb2_type.h:395</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a358be0ef0137213338ea5c85eb2dd886"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a358be0ef0137213338ea5c85eb2dd886">_ccrx_evenaccess::PLLSTA</a></div><div class="ttdeci">volatile const uint16_t PLLSTA</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00132">rusb2_type.h:132</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3668c431421e3013ff655f59eb754aec"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3668c431421e3013ff655f59eb754aec">_ccrx_evenaccess::DVSQ</a></div><div class="ttdeci">volatile const uint16_t DVSQ</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00446">rusb2_type.h:446</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a373ff290a8a0fd3e1d8ccd7a64f2bd85"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a373ff290a8a0fd3e1d8ccd7a64f2bd85">_ccrx_evenaccess::PL1CTRL2</a></div><div class="ttdeci">volatile uint16_t PL1CTRL2</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00851">rusb2_type.h:851</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a378aa5388e8e9fae6a1b0a86c610e4b6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a378aa5388e8e9fae6a1b0a86c610e4b6">_ccrx_evenaccess::UFRMNUM</a></div><div class="ttdeci">volatile uint16_t UFRMNUM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00547">rusb2_type.h:547</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a37e755527d099b452731766485505fd7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a37e755527d099b452731766485505fd7">_ccrx_evenaccess::PIPE1BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE1BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00522">rusb2_type.h:522</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a39500c7fa9c2150db9603ee30fb8c698"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a39500c7fa9c2150db9603ee30fb8c698">_ccrx_evenaccess::BCHGE</a></div><div class="ttdeci">volatile uint16_t BCHGE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00348">rusb2_type.h:348</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3a115cf7bc2308745f2fc6a5ec3ce42d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3a115cf7bc2308745f2fc6a5ec3ce42d">_ccrx_evenaccess::CFIFO</a></div><div class="ttdeci">volatile uint32_t CFIFO</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00171">rusb2_type.h:171</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3b24be6e6c6d057958717a8387658454"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3b24be6e6c6d057958717a8387658454">_ccrx_evenaccess::RESERVED8</a></div><div class="ttdeci">volatile const uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00479">rusb2_type.h:479</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3b56cd31fd739b20745132d86d67841f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3b56cd31fd739b20745132d86d67841f">_ccrx_evenaccess::WVALUE</a></div><div class="ttdeci">volatile uint16_t WVALUE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00581">rusb2_type.h:581</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3bac62104cea5f73f7acdf0083ac0150"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3bac62104cea5f73f7acdf0083ac0150">_ccrx_evenaccess::HIRDMON</a></div><div class="ttdeci">volatile uint16_t HIRDMON</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00855">rusb2_type.h:855</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3bcac74736e20445288af493c1d53457"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3bcac74736e20445288af493c1d53457">_ccrx_evenaccess::RHST</a></div><div class="ttdeci">volatile const uint16_t RHST</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00144">rusb2_type.h:144</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3c836838c3adce0ccac5db9b4fcb8380"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3c836838c3adce0ccac5db9b4fcb8380">_ccrx_evenaccess::PIPE6NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE6NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00382">rusb2_type.h:382</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3c9a210ce2d44757f7d4c96b01d2e861"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3c9a210ce2d44757f7d4c96b01d2e861">_ccrx_evenaccess::HSE</a></div><div class="ttdeci">volatile uint16_t HSE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00100">rusb2_type.h:100</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3d9ebbaa68e4b5e4a6554a27433c9a12"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3d9ebbaa68e4b5e4a6554a27433c9a12">_ccrx_evenaccess::D1FIFOCTR_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@486::TU_ATTR_PACKED D1FIFOCTR_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3ddffdf97b3557cab03fd35318ebf0a6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3ddffdf97b3557cab03fd35318ebf0a6">_ccrx_evenaccess::BCLR</a></div><div class="ttdeci">volatile uint16_t BCLR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00254">rusb2_type.h:254</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3e404431a52466b02aa44fccb2cad9ff"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3e404431a52466b02aa44fccb2cad9ff">_ccrx_evenaccess::CFIFOL</a></div><div class="ttdeci">volatile uint16_t CFIFOL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00175">rusb2_type.h:175</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3f966aa6ef121713083c2807e0004cf7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3f966aa6ef121713083c2807e0004cf7">_ccrx_evenaccess::UACT</a></div><div class="ttdeci">volatile uint16_t UACT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00146">rusb2_type.h:146</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3fdd33eb8446889bfde2448de78b8ac1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3fdd33eb8446889bfde2448de78b8ac1">_ccrx_evenaccess::RESERVED1</a></div><div class="ttdeci">volatile const uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00167">rusb2_type.h:167</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a3ff7f7ee0f852ba202d9ef6b16049dd1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a3ff7f7ee0f852ba202d9ef6b16049dd1">_ccrx_evenaccess::PIPEMAXP_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@538::TU_ATTR_PACKED PIPEMAXP_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4011a2429fbc716431f45b2f0907a43f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4011a2429fbc716431f45b2f0907a43f">_ccrx_evenaccess::PIPEMAXP</a></div><div class="ttdeci">volatile uint16_t PIPEMAXP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00683">rusb2_type.h:683</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4140d69e30ce6d869c4986191ce158a8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4140d69e30ce6d869c4986191ce158a8">_ccrx_evenaccess::FIXPHY</a></div><div class="ttdeci">volatile uint16_t FIXPHY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00966">rusb2_type.h:966</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a416c53564f0b0e20c9a1ed1dfb43c76b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a416c53564f0b0e20c9a1ed1dfb43c76b">_ccrx_evenaccess::VBUSEN</a></div><div class="ttdeci">volatile uint16_t VBUSEN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00151">rusb2_type.h:151</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a421e9749006ba33ded7e1217c5b7287f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a421e9749006ba33ded7e1217c5b7287f">_ccrx_evenaccess::PL1CTRL1_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@560::TU_ATTR_PACKED PL1CTRL1_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4227769bcb79451f49a73efb902f0518"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4227769bcb79451f49a73efb902f0518">_ccrx_evenaccess::CTSQ</a></div><div class="ttdeci">volatile const uint16_t CTSQ</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00444">rusb2_type.h:444</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4290fa39b001f96cabfb016ef733783a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4290fa39b001f96cabfb016ef733783a">_ccrx_evenaccess::PHYSLEW_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@552::TU_ATTR_PACKED PHYSLEW_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a43f2a1c7680d6d929e5c64bac12a09bc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a43f2a1c7680d6d929e5c64bac12a09bc">_ccrx_evenaccess::L1EXTMD</a></div><div class="ttdeci">volatile uint16_t L1EXTMD</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00845">rusb2_type.h:845</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a468dbfef24df8ba2e44b22ec9704c4c4"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a468dbfef24df8ba2e44b22ec9704c4c4">_ccrx_evenaccess::USBADDR</a></div><div class="ttdeci">volatile uint16_t USBADDR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00557">rusb2_type.h:557</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a47b70c5863ad62930936126b90ce1635"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a47b70c5863ad62930936126b90ce1635">_ccrx_evenaccess::CFIFOCTR_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@478::TU_ATTR_PACKED CFIFOCTR_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a482295d78a39f22329ad659a7802a150"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a482295d78a39f22329ad659a7802a150">_ccrx_evenaccess::RESERVED2</a></div><div class="ttdeci">volatile const uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00168">rusb2_type.h:168</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4845ad70c731024fc142d031fa27f5c5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4845ad70c731024fc142d031fa27f5c5">_ccrx_evenaccess::PIPE3BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE3BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00488">rusb2_type.h:488</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a488b221b01bdc24b810670095897c356"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a488b221b01bdc24b810670095897c356">_ccrx_evenaccess::L1STATUS</a></div><div class="ttdeci">volatile const uint16_t L1STATUS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00866">rusb2_type.h:866</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4986c58c4eeca9fb5024d532ab8f1537"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4986c58c4eeca9fb5024d532ab8f1537">_ccrx_evenaccess::RESERVED25_2</a></div><div class="ttdeci">volatile uint32_t RESERVED25_2[3]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00913">rusb2_type.h:913</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a49a52ddd088cdee92ca56f833cb6a511"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a49a52ddd088cdee92ca56f833cb6a511">_ccrx_evenaccess::DIR</a></div><div class="ttdeci">volatile uint16_t DIR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00606">rusb2_type.h:606</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4a2c9cfb7a9cb06910fcdf6673148d68"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4a2c9cfb7a9cb06910fcdf6673148d68">_ccrx_evenaccess::VDMSRCE</a></div><div class="ttdeci">volatile uint16_t VDMSRCE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00825">rusb2_type.h:825</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4aac84ff742746f67468989b7a628416"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4aac84ff742746f67468989b7a628416">_ccrx_evenaccess::RESERVED22</a></div><div class="ttdeci">volatile const uint32_t RESERVED22[3]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00794">rusb2_type.h:794</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4b5ae4e4a2eb1f73620ec345594bc645"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4b5ae4e4a2eb1f73620ec345594bc645">_ccrx_evenaccess::EOFERR</a></div><div class="ttdeci">volatile uint16_t EOFERR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00467">rusb2_type.h:467</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4cde1bc2a29a7c6f371b5ba998f09e2b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4cde1bc2a29a7c6f371b5ba998f09e2b">_ccrx_evenaccess::PDDETINT0</a></div><div class="ttdeci">volatile uint16_t PDDETINT0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00463">rusb2_type.h:463</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4cf7f54314b547ac383fb121f48e1ea6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4cf7f54314b547ac383fb121f48e1ea6">_ccrx_evenaccess::D0FIFOHH</a></div><div class="ttdeci">volatile uint8_t D0FIFOHH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00204">rusb2_type.h:204</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4d2a2edfa3b6246ed03a04b980e766a0"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4d2a2edfa3b6246ed03a04b980e766a0">_ccrx_evenaccess::BUSWAIT</a></div><div class="ttdeci">volatile uint16_t BUSWAIT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00109">rusb2_type.h:109</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4d7acf46e23c9f5df50a5696210dfebd"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4d7acf46e23c9f5df50a5696210dfebd">_ccrx_evenaccess::VBSTS</a></div><div class="ttdeci">volatile const uint16_t VBSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00447">rusb2_type.h:447</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4df6463cdac01b2dd7b58f88ee2ff45e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4df6463cdac01b2dd7b58f88ee2ff45e">_ccrx_evenaccess::BWAIT</a></div><div class="ttdeci">volatile uint16_t BWAIT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00112">rusb2_type.h:112</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4e43e907dbec6108b648f4f78424549b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4e43e907dbec6108b648f4f78424549b">_ccrx_evenaccess::PHYTRIM2_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@570::@604 PHYTRIM2_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a4f28f989e6745880ce82750859d02d25"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a4f28f989e6745880ce82750859d02d25">_ccrx_evenaccess::CFIFOSEL</a></div><div class="ttdeci">volatile uint16_t CFIFOSEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00231">rusb2_type.h:231</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a51b774f20579881d4597fe2251a30ac9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a51b774f20579881d4597fe2251a30ac9">_ccrx_evenaccess::RESERVED20</a></div><div class="ttdeci">volatile const uint16_t RESERVED20</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00768">rusb2_type.h:768</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a51d9523f4de51990803ab638232475c8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a51d9523f4de51990803ab638232475c8">_ccrx_evenaccess::D1FIFOH</a></div><div class="ttdeci">volatile uint16_t D1FIFOH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00220">rusb2_type.h:220</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a529cd88f17346596c992dae68120c273"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a529cd88f17346596c992dae68120c273">_ccrx_evenaccess::INTENB1</a></div><div class="ttdeci">volatile uint16_t INTENB1</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00333">rusb2_type.h:333</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a52a4b4753a054508b69163f2a7b4ee9a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a52a4b4753a054508b69163f2a7b4ee9a">_ccrx_evenaccess::PL1CTRL2_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@562::TU_ATTR_PACKED PL1CTRL2_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5375c6e9db637e4528a2ecdc06042a7d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5375c6e9db637e4528a2ecdc06042a7d">_ccrx_evenaccess::RESERVED19</a></div><div class="ttdeci">volatile const uint32_t RESERVED19</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00756">rusb2_type.h:756</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a53e22bec2f4da0e1b0670389761f800e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a53e22bec2f4da0e1b0670389761f800e">_ccrx_evenaccess::PIPE2BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE2BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00487">rusb2_type.h:487</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a547a884fbfc29b7798cdced6b91f7dfa"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a547a884fbfc29b7798cdced6b91f7dfa">_ccrx_evenaccess::PIPE9NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE9NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00512">rusb2_type.h:512</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a556a449f9f9defc47558a16814cc6f16"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a556a449f9f9defc47558a16814cc6f16">_ccrx_evenaccess::NRDYE</a></div><div class="ttdeci">volatile uint16_t NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00322">rusb2_type.h:322</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5586952801c796b5548caac0df5f29cc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5586952801c796b5548caac0df5f29cc">_ccrx_evenaccess::PIPE7BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE7BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00492">rusb2_type.h:492</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a55d08bcba6039dda4dbf36a7aacf8685"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a55d08bcba6039dda4dbf36a7aacf8685">_ccrx_evenaccess::VBSE</a></div><div class="ttdeci">volatile uint16_t VBSE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00328">rusb2_type.h:328</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5649bf95f364aa4a9f775860dee1f093"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5649bf95f364aa4a9f775860dee1f093">_ccrx_evenaccess::SYSSTS0_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@462::TU_ATTR_PACKED SYSSTS0_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5652fbc72f2e36d759f78d376da15b98"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5652fbc72f2e36d759f78d376da15b98">_ccrx_evenaccess::PIPE8BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE8BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00529">rusb2_type.h:529</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a57e072c747c0513a10d852fa54e09ac1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a57e072c747c0513a10d852fa54e09ac1">_ccrx_evenaccess::DCPCTR_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@530::TU_ATTR_PACKED DCPCTR_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a58efe4e30f1a795713360309d1efda2d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a58efe4e30f1a795713360309d1efda2d">_ccrx_evenaccess::IDPSRCE0</a></div><div class="ttdeci">volatile uint16_t IDPSRCE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00732">rusb2_type.h:732</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a59108c03db8e74b9b5b320820e0b4254"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a59108c03db8e74b9b5b320820e0b4254">_ccrx_evenaccess::DOVCAHM</a></div><div class="ttdeci">volatile const uint32_t DOVCAHM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00920">rusb2_type.h:920</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a594f1cb0a6317d4acacf9b9797dfbac1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a594f1cb0a6317d4acacf9b9797dfbac1">_ccrx_evenaccess::DPINT</a></div><div class="ttdeci">volatile const uint16_t DPINT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00950">rusb2_type.h:950</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a59642cc092b27fede87938472fb26b0e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a59642cc092b27fede87938472fb26b0e">_ccrx_evenaccess::ISEL</a></div><div class="ttdeci">volatile uint16_t ISEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00236">rusb2_type.h:236</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5973a87f850c341eacc6d19460723e2f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5973a87f850c341eacc6d19460723e2f">_ccrx_evenaccess::SLEWF00</a></div><div class="ttdeci">volatile uint32_t SLEWF00</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00789">rusb2_type.h:789</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5976664631244457c295189e52860a76"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5976664631244457c295189e52860a76">_ccrx_evenaccess::DPINTE0</a></div><div class="ttdeci">volatile uint32_t DPINTE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00999">rusb2_type.h:999</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a59f007a0a5a7cf222bff3b00a85d4c6c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a59f007a0a5a7cf222bff3b00a85d4c6c">_ccrx_evenaccess::DVBINT0</a></div><div class="ttdeci">volatile const uint32_t DVBINT0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l01013">rusb2_type.h:1013</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5a7d8af9883075d394b0abd36838d0e6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5a7d8af9883075d394b0abd36838d0e6">_ccrx_evenaccess::RESERVED24</a></div><div class="ttdeci">volatile const uint16_t RESERVED24</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00833">rusb2_type.h:833</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5a8ba100cd4f4d37de48628451458f8e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5a8ba100cd4f4d37de48628451458f8e">_ccrx_evenaccess::SLEWR01</a></div><div class="ttdeci">volatile uint32_t SLEWR01</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00788">rusb2_type.h:788</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5b4742146c4b47cfae8a9a546f6e2b5b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5b4742146c4b47cfae8a9a546f6e2b5b">_ccrx_evenaccess::DCPMAXP</a></div><div class="ttdeci">volatile uint16_t DCPMAXP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00615">rusb2_type.h:615</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5b791af219c1b9878c6110e7f0ff7bcd"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5b791af219c1b9878c6110e7f0ff7bcd">_ccrx_evenaccess::USBBCCTRL0</a></div><div class="ttdeci">volatile uint16_t USBBCCTRL0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00728">rusb2_type.h:728</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5bf3e002e667bcb7f77ffe08b304ab31"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5bf3e002e667bcb7f77ffe08b304ab31">_ccrx_evenaccess::D0FIFO</a></div><div class="ttdeci">volatile uint32_t D0FIFO</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00191">rusb2_type.h:191</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5c01b997e09ca06d82791d7197b4af57"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5c01b997e09ca06d82791d7197b4af57">_ccrx_evenaccess::PDR</a></div><div class="ttdeci">volatile uint16_t PDR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00907">rusb2_type.h:907</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5c4a87aea20c6acff32b74c29154a257"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5c4a87aea20c6acff32b74c29154a257">_ccrx_evenaccess::PIPE8NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE8NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00511">rusb2_type.h:511</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5ced022a55a926fde82ffa40083d8e18"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5ced022a55a926fde82ffa40083d8e18">_ccrx_evenaccess::CHGDETSTS</a></div><div class="ttdeci">volatile const uint16_t CHGDETSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00828">rusb2_type.h:828</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5e3878ba0f517fb9cb8d3b39462e620b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5e3878ba0f517fb9cb8d3b39462e620b">_ccrx_evenaccess::RESUME</a></div><div class="ttdeci">volatile uint16_t RESUME</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00147">rusb2_type.h:147</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5e3f405ac32d30da25edde9e72b8875e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5e3f405ac32d30da25edde9e72b8875e">_ccrx_evenaccess::PHYSET</a></div><div class="ttdeci">volatile uint16_t PHYSET</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00423">rusb2_type.h:423</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5e8c8fd49b79e046f8735d1d860ea15d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5e8c8fd49b79e046f8735d1d860ea15d">_ccrx_evenaccess::PIPE2NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE2NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00378">rusb2_type.h:378</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5efc98f749a9e76fef0158c276cda4dd"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5efc98f749a9e76fef0158c276cda4dd">_ccrx_evenaccess::DPVAL</a></div><div class="ttdeci">volatile const uint16_t DPVAL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00953">rusb2_type.h:953</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5f051d65f807b3f4f9d01d3de558565e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5f051d65f807b3f4f9d01d3de558565e">_ccrx_evenaccess::DMVAL</a></div><div class="ttdeci">volatile const uint16_t DMVAL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00954">rusb2_type.h:954</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a5f715e2729d28a665d256135265d9a16"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a5f715e2729d28a665d256135265d9a16">_ccrx_evenaccess::D0FIFOH</a></div><div class="ttdeci">volatile uint16_t D0FIFOH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00200">rusb2_type.h:200</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a600553b49c285040557fcba52b8b966a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a600553b49c285040557fcba52b8b966a">_ccrx_evenaccess::DVBSTS0</a></div><div class="ttdeci">volatile const uint32_t DVBSTS0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00990">rusb2_type.h:990</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a60aa075de3c9a866f55b7c15a88e366a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a60aa075de3c9a866f55b7c15a88e366a">_ccrx_evenaccess::CFIFOSEL_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@476::TU_ATTR_PACKED CFIFOSEL_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a60bd7829d24881573f2a33e87fd45825"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a60bd7829d24881573f2a33e87fd45825">_ccrx_evenaccess::BUFSIZE</a></div><div class="ttdeci">volatile uint16_t BUFSIZE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00677">rusb2_type.h:677</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6153a769230290ae949cead314ec25b0"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6153a769230290ae949cead314ec25b0">_ccrx_evenaccess::TRNENSEL</a></div><div class="ttdeci">volatile uint16_t TRNENSEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00417">rusb2_type.h:417</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a61b8499ead3c97e3a614e7abebbc4850"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a61b8499ead3c97e3a614e7abebbc4850">_ccrx_evenaccess::NRDY</a></div><div class="ttdeci">volatile const uint16_t NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00449">rusb2_type.h:449</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6325d04ebaeed6588fb9a3ddf5fbec06"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6325d04ebaeed6588fb9a3ddf5fbec06">_ccrx_evenaccess::LPSTS_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@556::TU_ATTR_PACKED LPSTS_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a63923ee85eb8805572579219eb5db5bc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a63923ee85eb8805572579219eb5db5bc">_ccrx_evenaccess::EOFERRE</a></div><div class="ttdeci">volatile uint16_t EOFERRE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00340">rusb2_type.h:340</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a63b38944bdec34c0f1c391b8467288c1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a63b38944bdec34c0f1c391b8467288c1">_ccrx_evenaccess::L1RSMENDE</a></div><div class="ttdeci">volatile uint16_t L1RSMENDE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00343">rusb2_type.h:343</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6406bcc04f0d73cc96d6c121225cd8c3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6406bcc04f0d73cc96d6c121225cd8c3">_ccrx_evenaccess::D1FIFOCTR</a></div><div class="ttdeci">volatile uint16_t D1FIFOCTR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00305">rusb2_type.h:305</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6441a2d959223791653b3dddd62fe325"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6441a2d959223791653b3dddd62fe325">_ccrx_evenaccess::SQCLR</a></div><div class="ttdeci">volatile uint16_t SQCLR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00634">rusb2_type.h:634</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a64645167082044acd4e196f2e1890e2e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a64645167082044acd4e196f2e1890e2e">_ccrx_evenaccess::PIPE4NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE4NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00380">rusb2_type.h:380</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6489259edf9614eaac46027d02fc8c94"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6489259edf9614eaac46027d02fc8c94">_ccrx_evenaccess::VDCEN</a></div><div class="ttdeci">volatile uint16_t VDCEN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00764">rusb2_type.h:764</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a64915b2dde771f2f53a561186645ae46"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a64915b2dde771f2f53a561186645ae46">_ccrx_evenaccess::BRDYM</a></div><div class="ttdeci">volatile uint16_t BRDYM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00415">rusb2_type.h:415</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a64dc559a4b426bc8901e4700bcdf51fe"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a64dc559a4b426bc8901e4700bcdf51fe">_ccrx_evenaccess::UCKSEL_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@546::TU_ATTR_PACKED UCKSEL_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a664717057552beedfbfefc3deaa93a4f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a664717057552beedfbfefc3deaa93a4f">_ccrx_evenaccess::NRDYSTS</a></div><div class="ttdeci">volatile uint16_t NRDYSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00500">rusb2_type.h:500</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6717ea00a47e4f012b4bac8510e2b57e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6717ea00a47e4f012b4bac8510e2b57e">_ccrx_evenaccess::PIPE4BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE4BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00398">rusb2_type.h:398</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a673eefbf9622e3686c6ca0f0f55c4656"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a673eefbf9622e3686c6ca0f0f55c4656">_ccrx_evenaccess::PIPE1BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE1BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00359">rusb2_type.h:359</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a67ab7ec6cda12c42b6372dccc13800d9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a67ab7ec6cda12c42b6372dccc13800d9">_ccrx_evenaccess::SQMON</a></div><div class="ttdeci">volatile const uint16_t SQMON</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00632">rusb2_type.h:632</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a67d15f1ea3fa99d8222e8eaca17e77f2"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a67d15f1ea3fa99d8222e8eaca17e77f2">_ccrx_evenaccess::D0FIFOCTR_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@482::TU_ATTR_PACKED D0FIFOCTR_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a683e0897e6fbef169f1d6a06b6670924"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a683e0897e6fbef169f1d6a06b6670924">_ccrx_evenaccess::USBADDR_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@516::TU_ATTR_PACKED USBADDR_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6932d2c1f4ab23e9c5940a74822680d1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6932d2c1f4ab23e9c5940a74822680d1">_ccrx_evenaccess::PIPE6NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE6NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00509">rusb2_type.h:509</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a69398c4b4a847b9f853e4d7c952772ec"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a69398c4b4a847b9f853e4d7c952772ec">_ccrx_evenaccess::NRDYENB_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@494::TU_ATTR_PACKED NRDYENB_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a69ea19d9285def444811c42cec1000c2"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a69ea19d9285def444811c42cec1000c2">_ccrx_evenaccess::BATCHGE0</a></div><div class="ttdeci">volatile uint16_t BATCHGE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00738">rusb2_type.h:738</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6a9df0e02cfbd3a9b0fb4476081654cc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6a9df0e02cfbd3a9b0fb4476081654cc">_ccrx_evenaccess::DRISE</a></div><div class="ttdeci">volatile uint16_t DRISE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00890">rusb2_type.h:890</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6d760c4bd80ffbb44f719742b35a2162"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6d760c4bd80ffbb44f719742b35a2162">_ccrx_evenaccess::D1FIFOSEL</a></div><div class="ttdeci">volatile uint16_t D1FIFOSEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00289">rusb2_type.h:289</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a6e337760a2643bbcc9650d5cb8511d82"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a6e337760a2643bbcc9650d5cb8511d82">_ccrx_evenaccess::DOVRCRA0</a></div><div class="ttdeci">volatile const uint32_t DOVRCRA0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l01010">rusb2_type.h:1010</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a70653ea972bec48fa7e6615e7e476f5b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a70653ea972bec48fa7e6615e7e476f5b">_ccrx_evenaccess::L1REQ</a></div><div class="ttdeci">volatile uint16_t L1REQ</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00865">rusb2_type.h:865</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a719bdbd1238bc56273540dced49ecffb"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a719bdbd1238bc56273540dced49ecffb">_ccrx_evenaccess::REW</a></div><div class="ttdeci">volatile uint16_t REW</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00242">rusb2_type.h:242</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a722a15fa23a741e51d414de0f8f54fd0"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a722a15fa23a741e51d414de0f8f54fd0">_ccrx_evenaccess::OVCMON</a></div><div class="ttdeci">volatile const uint16_t OVCMON</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00127">rusb2_type.h:127</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a733526bbf1d979bf34c05063f9402b55"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a733526bbf1d979bf34c05063f9402b55">_ccrx_evenaccess::PIPE_TR</a></div><div class="ttdeci">volatile RUSB2_PIPE_TR_t PIPE_TR[5]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00724">rusb2_type.h:724</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a738d897510c15742c7518b598c995240"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a738d897510c15742c7518b598c995240">_ccrx_evenaccess::OVRCR</a></div><div class="ttdeci">volatile uint16_t OVRCR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00476">rusb2_type.h:476</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a738ff09e855bbce0a200b739ab83391a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a738ff09e855bbce0a200b739ab83391a">_ccrx_evenaccess::PBUSY</a></div><div class="ttdeci">volatile const uint16_t PBUSY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00631">rusb2_type.h:631</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a761a5980971b10e531a42dccc0574c2c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a761a5980971b10e531a42dccc0574c2c">_ccrx_evenaccess::DIS</a></div><div class="ttdeci">volatile uint16_t DIS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00909">rusb2_type.h:909</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a76284c4e514c513a2dd418df4078ffe9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a76284c4e514c513a2dd418df4078ffe9">_ccrx_evenaccess::SOFEA</a></div><div class="ttdeci">volatile const uint16_t SOFEA</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00124">rusb2_type.h:124</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a765a54bee6db000f9c5540593ea3cb05"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a765a54bee6db000f9c5540593ea3cb05">_ccrx_evenaccess::RESERVED23</a></div><div class="ttdeci">volatile const uint32_t RESERVED23[15]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00815">rusb2_type.h:815</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a76d8f94c8c8b031892e42cb2b533ebf5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a76d8f94c8c8b031892e42cb2b533ebf5">_ccrx_evenaccess::INTSTS0_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@502::TU_ATTR_PACKED INTSTS0_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a771e73d55ec625f3639506c522a27384"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a771e73d55ec625f3639506c522a27384">_ccrx_evenaccess::RESERVED15</a></div><div class="ttdeci">volatile const uint32_t RESERVED15[3]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00725">rusb2_type.h:725</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a775704c0e4dba385227993cb9ce25583"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a775704c0e4dba385227993cb9ce25583">_ccrx_evenaccess::PDDETINTE0</a></div><div class="ttdeci">volatile uint16_t PDDETINTE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00336">rusb2_type.h:336</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7799fca3374ee3f03fe07ebbc417ec97"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7799fca3374ee3f03fe07ebbc417ec97">_ccrx_evenaccess::PIPE5BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE5BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00399">rusb2_type.h:399</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a77e9bf63d2e7a6a2678318eaf2bb5df8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a77e9bf63d2e7a6a2678318eaf2bb5df8">_ccrx_evenaccess::RESERVED21</a></div><div class="ttdeci">volatile const uint32_t RESERVED21[3]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00781">rusb2_type.h:781</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a78b8bf3be4e0090b901730eae1588b8e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a78b8bf3be4e0090b901730eae1588b8e">_ccrx_evenaccess::STSRECOV0</a></div><div class="ttdeci">volatile uint16_t STSRECOV0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00562">rusb2_type.h:562</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7912ad586a254ef3a821b0b330c34591"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7912ad586a254ef3a821b0b330c34591">_ccrx_evenaccess::VDMSRCE0</a></div><div class="ttdeci">volatile uint16_t VDMSRCE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00736">rusb2_type.h:736</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a79963ef8148ad9a03532472fa1663d6b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a79963ef8148ad9a03532472fa1663d6b">_ccrx_evenaccess::USBVAL_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@520::TU_ATTR_PACKED USBVAL_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7a2afb7347405374fe6f0a955167554e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7a2afb7347405374fe6f0a955167554e">_ccrx_evenaccess::USBLENG</a></div><div class="ttdeci">volatile uint16_t USBLENG</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00594">rusb2_type.h:594</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7bd2b37496b0fd6c5d368a55594e1cf1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7bd2b37496b0fd6c5d368a55594e1cf1">_ccrx_evenaccess::INTSTS0</a></div><div class="ttdeci">volatile uint16_t INTSTS0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00441">rusb2_type.h:441</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7c1bec1c962ee5789b96a60df5e9783d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7c1bec1c962ee5789b96a60df5e9783d">_ccrx_evenaccess::INTENB1_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@490::TU_ATTR_PACKED INTENB1_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7c850e89f5d2e2190aa50637a345b208"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7c850e89f5d2e2190aa50637a345b208">_ccrx_evenaccess::DP0</a></div><div class="ttdeci">volatile const uint32_t DP0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00984">rusb2_type.h:984</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7ca7ff7a0b2436fa2da55877026a12d7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7ca7ff7a0b2436fa2da55877026a12d7">_ccrx_evenaccess::DIRPD</a></div><div class="ttdeci">volatile uint16_t DIRPD</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00426">rusb2_type.h:426</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7d7551c9938ea6457ecde41fe3108e8a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7d7551c9938ea6457ecde41fe3108e8a">_ccrx_evenaccess::PIPE_CTR</a></div><div class="ttdeci">volatile uint16_t PIPE_CTR[9]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00704">rusb2_type.h:704</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7e16b91e4022052b0516aff721ba361a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7e16b91e4022052b0516aff721ba361a">_ccrx_evenaccess::RESERVED11</a></div><div class="ttdeci">volatile const uint16_t RESERVED11</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00653">rusb2_type.h:653</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7ee83139e3fb03429ed7b0fc44345463"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7ee83139e3fb03429ed7b0fc44345463">_ccrx_evenaccess::SOFCFG_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@498::TU_ATTR_PACKED SOFCFG_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7f94d493af78181ca09929527cd6e3cb"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7f94d493af78181ca09929527cd6e3cb">_ccrx_evenaccess::SOFR</a></div><div class="ttdeci">volatile uint16_t SOFR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00453">rusb2_type.h:453</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a7f96e65ce68729af88ed75119dfb18da"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a7f96e65ce68729af88ed75119dfb18da">_ccrx_evenaccess::PIPE9NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE9NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00385">rusb2_type.h:385</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8258f3c3c6d32149db0d051f1da83984"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8258f3c3c6d32149db0d051f1da83984">_ccrx_evenaccess::RESERVED25_1</a></div><div class="ttdeci">volatile uint32_t RESERVED25_1</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00884">rusb2_type.h:884</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a82deb0570b233ee15c13832f86191dbf"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a82deb0570b233ee15c13832f86191dbf">_ccrx_evenaccess::D1FIFOL</a></div><div class="ttdeci">volatile uint16_t D1FIFOL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00215">rusb2_type.h:215</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8334fd15b36a099e5d37a3f9396eba91"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8334fd15b36a099e5d37a3f9396eba91">_ccrx_evenaccess::UTST</a></div><div class="ttdeci">volatile uint16_t UTST</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00163">rusb2_type.h:163</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a836ed2aea262ec2bc466e1231a6453c2"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a836ed2aea262ec2bc466e1231a6453c2">_ccrx_evenaccess::NRDYENB</a></div><div class="ttdeci">volatile uint16_t NRDYENB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00373">rusb2_type.h:373</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a84561c81524aef1e07434fbfdc335c3c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a84561c81524aef1e07434fbfdc335c3c">_ccrx_evenaccess::SQSET</a></div><div class="ttdeci">volatile uint16_t SQSET</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00633">rusb2_type.h:633</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a84abc0d94d9797d267ee17358502bdec"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a84abc0d94d9797d267ee17358502bdec">_ccrx_evenaccess::PLLRESET</a></div><div class="ttdeci">volatile uint16_t PLLRESET</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00427">rusb2_type.h:427</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a84cdf07e7f280ca4fc16dc3cb15a26fd"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a84cdf07e7f280ca4fc16dc3cb15a26fd">_ccrx_evenaccess::BMREQUESTTYPE</a></div><div class="ttdeci">volatile uint16_t BMREQUESTTYPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00572">rusb2_type.h:572</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a85180373af0bb396ecb49bd6c4bc0df5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a85180373af0bb396ecb49bd6c4bc0df5">_ccrx_evenaccess::CLKSEL</a></div><div class="ttdeci">volatile uint16_t CLKSEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00430">rusb2_type.h:430</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8524337687474259cc474a74e6d84ef7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8524337687474259cc474a74e6d84ef7">_ccrx_evenaccess::DPUSR1R_FS_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@582::TU_ATTR_PACKED DPUSR1R_FS_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a85795020848b4b6087f8943920b9b91c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a85795020848b4b6087f8943920b9b91c">_ccrx_evenaccess::PIPE4BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE4BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00362">rusb2_type.h:362</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a859fc2f69c22ec5bb624e05b37687f84"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a859fc2f69c22ec5bb624e05b37687f84">_ccrx_evenaccess::ACLRM</a></div><div class="ttdeci">volatile uint16_t ACLRM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00713">rusb2_type.h:713</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8614d24606412caeae19db6cefe16afe"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8614d24606412caeae19db6cefe16afe">_ccrx_evenaccess::BEMP</a></div><div class="ttdeci">volatile const uint16_t BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00450">rusb2_type.h:450</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a869f8096fb32396a44b6d5cf4ec49a65"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a869f8096fb32396a44b6d5cf4ec49a65">_ccrx_evenaccess::SUSPENDM</a></div><div class="ttdeci">volatile uint16_t SUSPENDM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00811">rusb2_type.h:811</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a88514d8993a0174a670746f9f77841b5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a88514d8993a0174a670746f9f77841b5">_ccrx_evenaccess::RESERVED6</a></div><div class="ttdeci">volatile const uint32_t RESERVED6</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00258">rusb2_type.h:258</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a88753d2fd6d925725f9274bf6caf54f2"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a88753d2fd6d925725f9274bf6caf54f2">_ccrx_evenaccess::DOVCBHM</a></div><div class="ttdeci">volatile const uint32_t DOVCBHM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00921">rusb2_type.h:921</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a887c360f1ae98e19d04492fb4618c67a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a887c360f1ae98e19d04492fb4618c67a">_ccrx_evenaccess::HL1CTRL2</a></div><div class="ttdeci">volatile uint16_t HL1CTRL2</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00872">rusb2_type.h:872</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a888f51db67e1ec5e92256e5ea0c28e1b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a888f51db67e1ec5e92256e5ea0c28e1b">_ccrx_evenaccess::RPUE0</a></div><div class="ttdeci">volatile uint32_t RPUE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00979">rusb2_type.h:979</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a89a3901333c15f0400b1b72e76ef61c4"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a89a3901333c15f0400b1b72e76ef61c4">_ccrx_evenaccess::PIPE4BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE4BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00525">rusb2_type.h:525</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a89eaacf1041061a4709664362f428aad"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a89eaacf1041061a4709664362f428aad">_ccrx_evenaccess::USBE</a></div><div class="ttdeci">volatile uint16_t USBE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00094">rusb2_type.h:94</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8a102078b755e69addfd4eefe572287b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8a102078b755e69addfd4eefe572287b">_ccrx_evenaccess::PIPE1NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE1NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00377">rusb2_type.h:377</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8a5e37765c5334e18c46ceac828d05b3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8a5e37765c5334e18c46ceac828d05b3">_ccrx_evenaccess::DMINT</a></div><div class="ttdeci">volatile const uint16_t DMINT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00951">rusb2_type.h:951</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8b2cd70dbbfd5b3e6f2fff2fd72954ea"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8b2cd70dbbfd5b3e6f2fff2fd72954ea">_ccrx_evenaccess::USBREQ</a></div><div class="ttdeci">volatile uint16_t USBREQ</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00569">rusb2_type.h:569</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8bcc1dff188615df36cbf55f7e3699be"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8bcc1dff188615df36cbf55f7e3699be">_ccrx_evenaccess::EDGESTS</a></div><div class="ttdeci">volatile const uint16_t EDGESTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00413">rusb2_type.h:413</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8dcb3a72f80408990e93f890253282f3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8dcb3a72f80408990e93f890253282f3">_ccrx_evenaccess::VDPSRCE0</a></div><div class="ttdeci">volatile uint16_t VDPSRCE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00734">rusb2_type.h:734</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a8f71ec9b276956d8e61e95d3c0ed1574"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a8f71ec9b276956d8e61e95d3c0ed1574">_ccrx_evenaccess::CHGDETSTS0</a></div><div class="ttdeci">volatile const uint16_t CHGDETSTS0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00739">rusb2_type.h:739</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a91dfa4d4c468f2394c4e3cac669a5d14"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a91dfa4d4c468f2394c4e3cac669a5d14">_ccrx_evenaccess::RESERVED5</a></div><div class="ttdeci">volatile const uint8_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00223">rusb2_type.h:223</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9224a0b8690d4eee7a24f01d9a177094"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9224a0b8690d4eee7a24f01d9a177094">_ccrx_evenaccess::CSCLR</a></div><div class="ttdeci">volatile uint16_t CSCLR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00638">rusb2_type.h:638</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a92cefd48470da9df6b2003522e10430d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a92cefd48470da9df6b2003522e10430d">_ccrx_evenaccess::UCKSEL</a></div><div class="ttdeci">volatile uint16_t UCKSEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00748">rusb2_type.h:748</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a92d1bb22ba39de9274486ac5c474c800"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a92d1bb22ba39de9274486ac5c474c800">_ccrx_evenaccess::RESERVED10</a></div><div class="ttdeci">volatile const uint16_t RESERVED10</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00643">rusb2_type.h:643</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a92fb94731183ff6a63e5205f3defb499"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a92fb94731183ff6a63e5205f3defb499">_ccrx_evenaccess::IITV</a></div><div class="ttdeci">volatile uint16_t IITV</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00696">rusb2_type.h:696</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a93d176ee45989a2f82a90f8751462368"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a93d176ee45989a2f82a90f8751462368">_ccrx_evenaccess::PIPECFG</a></div><div class="ttdeci">volatile uint16_t PIPECFG</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00656">rusb2_type.h:656</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9450b67f22bf8f0e8e5fb996d0d47dae"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9450b67f22bf8f0e8e5fb996d0d47dae">_ccrx_evenaccess::SOFE</a></div><div class="ttdeci">volatile uint16_t SOFE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00326">rusb2_type.h:326</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a95139b953a2e816a47c149e1905d1148"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a95139b953a2e816a47c149e1905d1148">_ccrx_evenaccess::BCHG</a></div><div class="ttdeci">volatile uint16_t BCHG</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00475">rusb2_type.h:475</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a96beefb91b319a30371ee4e17d7a7c5c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a96beefb91b319a30371ee4e17d7a7c5c">_ccrx_evenaccess::DFALL</a></div><div class="ttdeci">volatile uint16_t DFALL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00891">rusb2_type.h:891</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a96d16d288ed2cfddda714d3df5192a5b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a96d16d288ed2cfddda714d3df5192a5b">_ccrx_evenaccess::PIPE7BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE7BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00365">rusb2_type.h:365</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a974ebb03c1d07feecc55f2310f511043"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a974ebb03c1d07feecc55f2310f511043">_ccrx_evenaccess::PIPE5NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE5NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00381">rusb2_type.h:381</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a978383be414f96db7916a4f59c37d1f7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a978383be414f96db7916a4f59c37d1f7">_ccrx_evenaccess::SIGN</a></div><div class="ttdeci">volatile uint16_t SIGN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00466">rusb2_type.h:466</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a97f133bb156c913ff7e53a89fd561582"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a97f133bb156c913ff7e53a89fd561582">_ccrx_evenaccess::INTENB0</a></div><div class="ttdeci">volatile uint16_t INTENB0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00317">rusb2_type.h:317</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9807066f6b1e92e57140d7eb0164105e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9807066f6b1e92e57140d7eb0164105e">_ccrx_evenaccess::RESERVED16</a></div><div class="ttdeci">volatile const uint16_t RESERVED16</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00744">rusb2_type.h:744</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a98fd17e2160cc9c01945e6261fb7637e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a98fd17e2160cc9c01945e6261fb7637e">_ccrx_evenaccess::INTENB0_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@488::TU_ATTR_PACKED INTENB0_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a99221c113cd09d74b93d2d675bf12ce6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a99221c113cd09d74b93d2d675bf12ce6">_ccrx_evenaccess::USBVAL</a></div><div class="ttdeci">volatile uint16_t USBVAL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00578">rusb2_type.h:578</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a993489a099a723eb9a41010068afef77"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a993489a099a723eb9a41010068afef77">_ccrx_evenaccess::RESERVED13</a></div><div class="ttdeci">volatile const uint16_t RESERVED13</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00722">rusb2_type.h:722</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9958258a68eb949cbf78e6a9fbb6e710"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9958258a68eb949cbf78e6a9fbb6e710">_ccrx_evenaccess::DVST</a></div><div class="ttdeci">volatile uint16_t DVST</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00452">rusb2_type.h:452</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9b7fcb7212b54948d66432032f0c6c9d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9b7fcb7212b54948d66432032f0c6c9d">_ccrx_evenaccess::DVBSTSH</a></div><div class="ttdeci">volatile const uint32_t DVBSTSH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00941">rusb2_type.h:941</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9bb365b1d810a63bf4e7d68f48e979be"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9bb365b1d810a63bf4e7d68f48e979be">_ccrx_evenaccess::PLLSTA_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@464::TU_ATTR_PACKED PLLSTA_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9bfe08c543df1b5fcf7a2fc10190f46d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9bfe08c543df1b5fcf7a2fc10190f46d">_ccrx_evenaccess::FRNM</a></div><div class="ttdeci">volatile const uint16_t FRNM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00539">rusb2_type.h:539</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9c9bff14bc98a230a1c238245916d1e4"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9c9bff14bc98a230a1c238245916d1e4">_ccrx_evenaccess::IFIS</a></div><div class="ttdeci">volatile uint16_t IFIS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00698">rusb2_type.h:698</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9cda54c9273471f1eb266cc18f25206e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9cda54c9273471f1eb266cc18f25206e">_ccrx_evenaccess::VBINT</a></div><div class="ttdeci">volatile uint16_t VBINT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00455">rusb2_type.h:455</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9d70cbb2590ddfb2adf394f9170ed5eb"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9d70cbb2590ddfb2adf394f9170ed5eb">_ccrx_evenaccess::PIPE2BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE2BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00360">rusb2_type.h:360</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9e5d83c1f02cccab15ef6bdb840ab440"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9e5d83c1f02cccab15ef6bdb840ab440">_ccrx_evenaccess::PIPE0BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE0BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00358">rusb2_type.h:358</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9e901322d4d598859016b430e32737b1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9e901322d4d598859016b430e32737b1">_ccrx_evenaccess::PIPE5BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE5BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00363">rusb2_type.h:363</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9e92a1d854cef8bb68684bb3274ec8d5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9e92a1d854cef8bb68684bb3274ec8d5">_ccrx_evenaccess::CNTMD</a></div><div class="ttdeci">volatile uint16_t CNTMD</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00609">rusb2_type.h:609</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_a9fdea56308b7de82ec316305e2170042"><div class="ttname"><a href="struct__ccrx__evenaccess.html#a9fdea56308b7de82ec316305e2170042">_ccrx_evenaccess::RESERVED</a></div><div class="ttdeci">volatile const uint16_t RESERVED</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00157">rusb2_type.h:157</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa021cc60315c6a038802c641deb24a2b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa021cc60315c6a038802c641deb24a2b">_ccrx_evenaccess::RCNT</a></div><div class="ttdeci">volatile uint16_t RCNT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00243">rusb2_type.h:243</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa08298827208ff516670d525b4bb751d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa08298827208ff516670d525b4bb751d">_ccrx_evenaccess::TYPE</a></div><div class="ttdeci">volatile uint16_t TYPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00667">rusb2_type.h:667</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa1290fb17286f5cce49760d71904b6ef"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa1290fb17286f5cce49760d71904b6ef">_ccrx_evenaccess::PIPE6BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE6BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00400">rusb2_type.h:400</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa1f466f4b3bf5b7b1303072daacc3352"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa1f466f4b3bf5b7b1303072daacc3352">_ccrx_evenaccess::HIRD</a></div><div class="ttdeci">volatile uint16_t HIRD</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00877">rusb2_type.h:877</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa20886ee41b551469722fd82deebe293"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa20886ee41b551469722fd82deebe293">_ccrx_evenaccess::PIPE5NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE5NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00508">rusb2_type.h:508</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa240efb6ba734ccf3433fd9c40680968"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa240efb6ba734ccf3433fd9c40680968">_ccrx_evenaccess::BSTS</a></div><div class="ttdeci">volatile const uint16_t BSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00640">rusb2_type.h:640</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa2ef116707140135b7a53894299d6376"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa2ef116707140135b7a53894299d6376">_ccrx_evenaccess::D1FIFOHH</a></div><div class="ttdeci">volatile uint8_t D1FIFOHH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00224">rusb2_type.h:224</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa32d3ed00278101b6fe15f6f0ea15f60"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa32d3ed00278101b6fe15f6f0ea15f60">_ccrx_evenaccess::DTLN</a></div><div class="ttdeci">volatile const uint16_t DTLN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00251">rusb2_type.h:251</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa3a79103c22dbe712d143e8f3bd12469"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa3a79103c22dbe712d143e8f3bd12469">_ccrx_evenaccess::SCKE</a></div><div class="ttdeci">volatile uint16_t SCKE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00103">rusb2_type.h:103</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa45de57670b365af3cf2918f037033d8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa45de57670b365af3cf2918f037033d8">_ccrx_evenaccess::MBW</a></div><div class="ttdeci">volatile uint16_t MBW</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00240">rusb2_type.h:240</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa5ea20219ca35237c1d62010dd15ea7c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa5ea20219ca35237c1d62010dd15ea7c">_ccrx_evenaccess::FIXPHYPD</a></div><div class="ttdeci">volatile uint16_t FIXPHYPD</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00967">rusb2_type.h:967</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa6571a70bd08f2811e891036305c6b2c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa6571a70bd08f2811e891036305c6b2c">_ccrx_evenaccess::SIGNE</a></div><div class="ttdeci">volatile uint16_t SIGNE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00339">rusb2_type.h:339</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa70a29b4e007b19f79a441eec16a8fbc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa70a29b4e007b19f79a441eec16a8fbc">_ccrx_evenaccess::PIPE2BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE2BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00396">rusb2_type.h:396</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa71ec7450d0c8b7b19195fbe553d41bf"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa71ec7450d0c8b7b19195fbe553d41bf">_ccrx_evenaccess::BESL</a></div><div class="ttdeci">volatile uint16_t BESL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00880">rusb2_type.h:880</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa786c46ae6a57165ddc815fe0830d7b9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa786c46ae6a57165ddc815fe0830d7b9">_ccrx_evenaccess::REPSEL</a></div><div class="ttdeci">volatile uint16_t REPSEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00432">rusb2_type.h:432</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa79ba26859f1341b39b46c712afc7cbb"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa79ba26859f1341b39b46c712afc7cbb">_ccrx_evenaccess::BRDY</a></div><div class="ttdeci">volatile const uint16_t BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00448">rusb2_type.h:448</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa7c039bfda49e703a92a4eb405506f31"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa7c039bfda49e703a92a4eb405506f31">_ccrx_evenaccess::RWEMON</a></div><div class="ttdeci">volatile uint16_t RWEMON</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00856">rusb2_type.h:856</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa87079c1056dc23c52c1f38d99c418b0"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa87079c1056dc23c52c1f38d99c418b0">_ccrx_evenaccess::BVAL</a></div><div class="ttdeci">volatile uint16_t BVAL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00255">rusb2_type.h:255</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa87d8aab285c7ccbd3fcad9564a3ddbc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa87d8aab285c7ccbd3fcad9564a3ddbc">_ccrx_evenaccess::CCPL</a></div><div class="ttdeci">volatile uint16_t CCPL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00629">rusb2_type.h:629</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa8d5acabf9c4b9eb33ed7058b194f19c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa8d5acabf9c4b9eb33ed7058b194f19c">_ccrx_evenaccess::PIPE8BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE8BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00402">rusb2_type.h:402</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa8eeca77a1b4e2b4bbf5fc525aaf9e53"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa8eeca77a1b4e2b4bbf5fc525aaf9e53">_ccrx_evenaccess::DREQE</a></div><div class="ttdeci">volatile uint16_t DREQE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00269">rusb2_type.h:269</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa918ecf5fdf9a6c6f949ad9df9c86672"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa918ecf5fdf9a6c6f949ad9df9c86672">_ccrx_evenaccess::PIPE3NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE3NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00379">rusb2_type.h:379</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aa9af79bbb814f26ad825f47d214992af"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aa9af79bbb814f26ad825f47d214992af">_ccrx_evenaccess::PIPE9BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE9BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00530">rusb2_type.h:530</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aaa02b3b4c7cb2df71e29070175773602"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aaa02b3b4c7cb2df71e29070175773602">_ccrx_evenaccess::BRDYSTS_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@506::TU_ATTR_PACKED BRDYSTS_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aaaf7e2a7af4620b8c79d034a1f0e858a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aaaf7e2a7af4620b8c79d034a1f0e858a">_ccrx_evenaccess::INBUFM</a></div><div class="ttdeci">volatile const uint16_t INBUFM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00718">rusb2_type.h:718</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aab3dcde0ea86c055613e4866b7c9b665"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aab3dcde0ea86c055613e4866b7c9b665">_ccrx_evenaccess::RWUPE</a></div><div class="ttdeci">volatile uint16_t RWUPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00149">rusb2_type.h:149</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aac5f0ee7ff8975dabc5d0e02de1a0c21"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aac5f0ee7ff8975dabc5d0e02de1a0c21">_ccrx_evenaccess::BEMPSTS_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@510::TU_ATTR_PACKED BEMPSTS_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aaca8d7886a0b7d449d74148b84a1fda9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aaca8d7886a0b7d449d74148b84a1fda9">_ccrx_evenaccess::USBREQ_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@518::TU_ATTR_PACKED USBREQ_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aaca9b33e75ad151e84cb7bdf4d619a9a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aaca9b33e75ad151e84cb7bdf4d619a9a">_ccrx_evenaccess::D0FIFOSEL_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@480::TU_ATTR_PACKED D0FIFOSEL_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aae22d503d20bc6846818c5463fd5ba18"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aae22d503d20bc6846818c5463fd5ba18">_ccrx_evenaccess::HNPBTOA</a></div><div class="ttdeci">volatile uint16_t HNPBTOA</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00153">rusb2_type.h:153</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aae94039bdd428b2bd0230863c718c86b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aae94039bdd428b2bd0230863c718c86b">_ccrx_evenaccess::BCCTRL</a></div><div class="ttdeci">volatile uint16_t BCCTRL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00818">rusb2_type.h:818</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aaea70fbe9ada9bd3e143ac63c1eda6be"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aaea70fbe9ada9bd3e143ac63c1eda6be">_ccrx_evenaccess::SUREQCLR</a></div><div class="ttdeci">volatile uint16_t SUREQCLR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00636">rusb2_type.h:636</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aaee7462783fb92a258fdc882b5b00251"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aaee7462783fb92a258fdc882b5b00251">_ccrx_evenaccess::RESM</a></div><div class="ttdeci">volatile uint16_t RESM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00454">rusb2_type.h:454</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aaf9930ed21157696e246f46a1ca26e11"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aaf9930ed21157696e246f46a1ca26e11">_ccrx_evenaccess::PIPE3NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE3NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00506">rusb2_type.h:506</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab0db1958859197a6ceaa07e6ac81d68a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab0db1958859197a6ceaa07e6ac81d68a">_ccrx_evenaccess::CSSTS</a></div><div class="ttdeci">volatile const uint16_t CSSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00716">rusb2_type.h:716</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab0f5952bd8c0b97a0e8e37275b2f9a4e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab0f5952bd8c0b97a0e8e37275b2f9a4e">_ccrx_evenaccess::SYSCFG</a></div><div class="ttdeci">volatile uint16_t SYSCFG</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00091">rusb2_type.h:91</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab2d499323e61515d40654916e36131fe"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab2d499323e61515d40654916e36131fe">_ccrx_evenaccess::ATTCH</a></div><div class="ttdeci">volatile uint16_t ATTCH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00472">rusb2_type.h:472</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab34c9764803be1cb4ce7acf023047c77"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab34c9764803be1cb4ce7acf023047c77">_ccrx_evenaccess::CSSTS</a></div><div class="ttdeci">volatile uint16_t CSSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00637">rusb2_type.h:637</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab38bec11997a46f116947faa7331b6c8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab38bec11997a46f116947faa7331b6c8">_ccrx_evenaccess::DPUSR0R_FS</a></div><div class="ttdeci">volatile uint32_t DPUSR0R_FS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00975">rusb2_type.h:975</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab3e78ced41e01f173aae6f7633a92fb5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab3e78ced41e01f173aae6f7633a92fb5">_ccrx_evenaccess::PIPE7NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE7NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00510">rusb2_type.h:510</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab40155ad79eb4e2f3584cde995caeb99"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab40155ad79eb4e2f3584cde995caeb99">_ccrx_evenaccess::USBBCCTRL0_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@544::TU_ATTR_PACKED USBBCCTRL0_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab46b9fd3da34f98044bd3dce9796c45e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab46b9fd3da34f98044bd3dce9796c45e">_ccrx_evenaccess::USBINDX_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@522::TU_ATTR_PACKED USBINDX_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab4f64ef29964ddc8b224f12e83c791ef"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab4f64ef29964ddc8b224f12e83c791ef">_ccrx_evenaccess::DPUSR2R</a></div><div class="ttdeci">volatile uint16_t DPUSR2R</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00947">rusb2_type.h:947</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab6afe595459d2a5fa5a4042b67f9b338"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab6afe595459d2a5fa5a4042b67f9b338">_ccrx_evenaccess::ATTCHE</a></div><div class="ttdeci">volatile uint16_t ATTCHE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00345">rusb2_type.h:345</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab85b3cbb1601f8d48f4eaa0c7a53a1fb"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab85b3cbb1601f8d48f4eaa0c7a53a1fb">_ccrx_evenaccess::DEVSEL</a></div><div class="ttdeci">volatile uint16_t DEVSEL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00620">rusb2_type.h:620</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab8eca1931ea8293463b35753ef538eb5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab8eca1931ea8293463b35753ef538eb5">_ccrx_evenaccess::DOVRCRBE0</a></div><div class="ttdeci">volatile uint32_t DOVRCRBE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l01003">rusb2_type.h:1003</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ab9bce858bdcb10444e152f1d40fe0d96"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ab9bce858bdcb10444e152f1d40fe0d96">_ccrx_evenaccess::CRCE</a></div><div class="ttdeci">volatile uint16_t CRCE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00541">rusb2_type.h:541</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abab60fedddcac2558de15cc0514cb8d6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abab60fedddcac2558de15cc0514cb8d6">_ccrx_evenaccess::DCFM</a></div><div class="ttdeci">volatile uint16_t DCFM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00099">rusb2_type.h:99</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abb2a9016f89b5ec3ef6f32a85a3b9bd9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abb2a9016f89b5ec3ef6f32a85a3b9bd9">_ccrx_evenaccess::DPRPU</a></div><div class="ttdeci">volatile uint16_t DPRPU</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00097">rusb2_type.h:97</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abb4f35cfbd4fbe687e7677af2410e39a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abb4f35cfbd4fbe687e7677af2410e39a">_ccrx_evenaccess::IDMON</a></div><div class="ttdeci">volatile const uint16_t IDMON</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00122">rusb2_type.h:122</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abb9043940b98e18fc1930a4fd6e8d390"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abb9043940b98e18fc1930a4fd6e8d390">_ccrx_evenaccess::DCPMAXP_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@528::TU_ATTR_PACKED DCPMAXP_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abbb8fc0eca5f9b4a5a373ca6b0656cd8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abbb8fc0eca5f9b4a5a373ca6b0656cd8">_ccrx_evenaccess::PCOMPENB</a></div><div class="ttdeci">volatile uint16_t PCOMPENB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00893">rusb2_type.h:893</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abbd602ac31cb8bca92644806ee08e2ff"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abbd602ac31cb8bca92644806ee08e2ff">_ccrx_evenaccess::SQU</a></div><div class="ttdeci">volatile uint16_t SQU</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00904">rusb2_type.h:904</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abbe94d4b62e7f67b97c14afda87dc351"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abbe94d4b62e7f67b97c14afda87dc351">_ccrx_evenaccess::REPSTART</a></div><div class="ttdeci">volatile uint16_t REPSTART</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00434">rusb2_type.h:434</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abc475f4c9b5b89d2c496450a02751483"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abc475f4c9b5b89d2c496450a02751483">_ccrx_evenaccess::WINDEX</a></div><div class="ttdeci">volatile uint16_t WINDEX</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00589">rusb2_type.h:589</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abc7bbaeb3d9b69b40e50f4aa4fdd8511"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abc7bbaeb3d9b69b40e50f4aa4fdd8511">_ccrx_evenaccess::PIPE0BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE0BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00485">rusb2_type.h:485</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abc7d516c08495937169a15533d7adeb5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abc7d516c08495937169a15533d7adeb5">_ccrx_evenaccess::DVBSE0</a></div><div class="ttdeci">volatile uint32_t DVBSE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l01005">rusb2_type.h:1005</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abcf17d2b6773d07098035df5e2d7911e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abcf17d2b6773d07098035df5e2d7911e">_ccrx_evenaccess::USBMC_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@548::TU_ATTR_PACKED USBMC_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abe08ff82ac87b07804c9135247cec4da"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abe08ff82ac87b07804c9135247cec4da">_ccrx_evenaccess::RPDME0</a></div><div class="ttdeci">volatile uint16_t RPDME0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00731">rusb2_type.h:731</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abe6144b4844b4fa5632d77ca36a7af6a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abe6144b4844b4fa5632d77ca36a7af6a">_ccrx_evenaccess::DOVRCRAE0</a></div><div class="ttdeci">volatile uint32_t DOVRCRAE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l01002">rusb2_type.h:1002</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abe78153b294d319b461ee0abcadad428"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abe78153b294d319b461ee0abcadad428">_ccrx_evenaccess::INTL</a></div><div class="ttdeci">volatile uint16_t INTL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00414">rusb2_type.h:414</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abf0e0aa2d90cdb7d6e05b27dbd8459d9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abf0e0aa2d90cdb7d6e05b27dbd8459d9">_ccrx_evenaccess::DCPCFG</a></div><div class="ttdeci">volatile uint16_t DCPCFG</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00602">rusb2_type.h:602</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abf1ae8028fbaa136df3edf3f99caf508"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abf1ae8028fbaa136df3edf3f99caf508">_ccrx_evenaccess::USBLENG_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@524::TU_ATTR_PACKED USBLENG_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_abf1ff573dbf0e83a52ec75a1ac5f9aa4"><div class="ttname"><a href="struct__ccrx__evenaccess.html#abf1ff573dbf0e83a52ec75a1ac5f9aa4">_ccrx_evenaccess::PIPEPERI</a></div><div class="ttdeci">volatile uint16_t PIPEPERI</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00693">rusb2_type.h:693</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac119254fe35f5a1d1ef01677f91f3765"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac119254fe35f5a1d1ef01677f91f3765">_ccrx_evenaccess::DMINTE</a></div><div class="ttdeci">volatile uint16_t DMINTE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00957">rusb2_type.h:957</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac22cbf4f95a554e30778889604ece577"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac22cbf4f95a554e30778889604ece577">_ccrx_evenaccess::PIPE0BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE0BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00394">rusb2_type.h:394</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac3a7012ff5a864e06103f73e30ea299a"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac3a7012ff5a864e06103f73e30ea299a">_ccrx_evenaccess::RESERVED3</a></div><div class="ttdeci">volatile const uint8_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00183">rusb2_type.h:183</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac3f2eaf4b3733ae9d20165c2b6ecce06"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac3f2eaf4b3733ae9d20165c2b6ecce06">_ccrx_evenaccess::DVSTCTR0_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@466::TU_ATTR_PACKED DVSTCTR0_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac43548ad1a8d6c3e2d3ef07f9446b737"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac43548ad1a8d6c3e2d3ef07f9446b737">_ccrx_evenaccess::UFRMNUM_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@514::TU_ATTR_PACKED UFRMNUM_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac5097d3f547c9a0dac3ecc20ff94ae40"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac5097d3f547c9a0dac3ecc20ff94ae40">_ccrx_evenaccess::PIPEPERI_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@540::TU_ATTR_PACKED PIPEPERI_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac5a9e9adb6c669ca6cff7bd6795ed7bc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac5a9e9adb6c669ca6cff7bd6795ed7bc">_ccrx_evenaccess::PIPE0NRDY</a></div><div class="ttdeci">volatile uint16_t PIPE0NRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00503">rusb2_type.h:503</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac650c284190770410df7bdaf6f6cbefe"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac650c284190770410df7bdaf6f6cbefe">_ccrx_evenaccess::DMINT0</a></div><div class="ttdeci">volatile const uint32_t DMINT0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l01008">rusb2_type.h:1008</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac71136b00df2501283b4433d590ffabc"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac71136b00df2501283b4433d590ffabc">_ccrx_evenaccess::OVRN</a></div><div class="ttdeci">volatile uint16_t OVRN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00542">rusb2_type.h:542</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac7676ab937b0a641376b3daa03a2a0c9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac7676ab937b0a641376b3daa03a2a0c9">_ccrx_evenaccess::RSME</a></div><div class="ttdeci">volatile uint16_t RSME</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00327">rusb2_type.h:327</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac806c4096e73d81c06836f188b0da5fa"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac806c4096e73d81c06836f188b0da5fa">_ccrx_evenaccess::DVBSTSHM</a></div><div class="ttdeci">volatile const uint32_t DVBSTSHM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00923">rusb2_type.h:923</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac8c0750f4e8f74fb2752fa6221631996"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac8c0750f4e8f74fb2752fa6221631996">_ccrx_evenaccess::PIPEBUF_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@536::@602 PIPEBUF_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac9197f8db3eef6c853075557f92b7d94"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac9197f8db3eef6c853075557f92b7d94">_ccrx_evenaccess::BEMPENB_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@496::TU_ATTR_PACKED BEMPENB_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ac9653e11f38c5e9073c6369703889c58"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ac9653e11f38c5e9073c6369703889c58">_ccrx_evenaccess::SYSCFG_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@458::TU_ATTR_PACKED SYSCFG_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_accf2b8452cd421798081a1857bbd6d02"><div class="ttname"><a href="struct__ccrx__evenaccess.html#accf2b8452cd421798081a1857bbd6d02">_ccrx_evenaccess::DPUSRCR</a></div><div class="ttdeci">volatile uint16_t DPUSRCR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00963">rusb2_type.h:963</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_acd354a1261c243a0ab619564c05dcf95"><div class="ttname"><a href="struct__ccrx__evenaccess.html#acd354a1261c243a0ab619564c05dcf95">_ccrx_evenaccess::DMINTE0</a></div><div class="ttdeci">volatile uint32_t DMINTE0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l01000">rusb2_type.h:1000</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_acd6f6cf53627a70c2ef40bf9d9c8ee04"><div class="ttname"><a href="struct__ccrx__evenaccess.html#acd6f6cf53627a70c2ef40bf9d9c8ee04">_ccrx_evenaccess::SYSSTS0</a></div><div class="ttdeci">volatile const uint16_t SYSSTS0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00118">rusb2_type.h:118</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_acdc716a722a63a648d421a1f1de99a28"><div class="ttname"><a href="struct__ccrx__evenaccess.html#acdc716a722a63a648d421a1f1de99a28">_ccrx_evenaccess::MXPS</a></div><div class="ttdeci">volatile uint16_t MXPS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00618">rusb2_type.h:618</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ace6ede68621ca0b366604f0099261224"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ace6ede68621ca0b366604f0099261224">_ccrx_evenaccess::BEMPENB</a></div><div class="ttdeci">volatile uint16_t BEMPENB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00391">rusb2_type.h:391</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_acfaa9dbfcbd0e3a0465e2edfda2b93fe"><div class="ttname"><a href="struct__ccrx__evenaccess.html#acfaa9dbfcbd0e3a0465e2edfda2b93fe">_ccrx_evenaccess::CTRE</a></div><div class="ttdeci">volatile uint16_t CTRE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00324">rusb2_type.h:324</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_acfb1d4496879315e5dfab89a9d1ef187"><div class="ttname"><a href="struct__ccrx__evenaccess.html#acfb1d4496879315e5dfab89a9d1ef187">_ccrx_evenaccess::PID</a></div><div class="ttdeci">volatile uint16_t PID</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00628">rusb2_type.h:628</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_acfbb933bd226b101fdf321ba8ed7057f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#acfbb933bd226b101fdf321ba8ed7057f">_ccrx_evenaccess::PIPE3BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE3BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00361">rusb2_type.h:361</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_acfcba7c25e2e85b8b0a90d8492f2a776"><div class="ttname"><a href="struct__ccrx__evenaccess.html#acfcba7c25e2e85b8b0a90d8492f2a776">_ccrx_evenaccess::DOVCAHE</a></div><div class="ttdeci">volatile uint32_t DOVCAHE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00933">rusb2_type.h:933</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad04e62fa0bd00765e9b6464e2384b26f"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad04e62fa0bd00765e9b6464e2384b26f">_ccrx_evenaccess::FRDY</a></div><div class="ttdeci">volatile const uint16_t FRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00253">rusb2_type.h:253</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad0c3b4dc27f5005e91f9b350ef015b04"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad0c3b4dc27f5005e91f9b350ef015b04">_ccrx_evenaccess::EXICEN</a></div><div class="ttdeci">volatile uint16_t EXICEN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00152">rusb2_type.h:152</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad0d952a09b8bb6755ddb0ae64b3c1371"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad0d952a09b8bb6755ddb0ae64b3c1371">_ccrx_evenaccess::DVBSTSHE</a></div><div class="ttdeci">volatile uint32_t DVBSTSHE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00936">rusb2_type.h:936</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad1a74e8ff3b9607f417e3e91934e102d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad1a74e8ff3b9607f417e3e91934e102d">_ccrx_evenaccess::HSEB</a></div><div class="ttdeci">volatile uint16_t HSEB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00436">rusb2_type.h:436</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad1f0b6736103f5e5461d5eac9e4a3edd"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad1f0b6736103f5e5461d5eac9e4a3edd">_ccrx_evenaccess::D0FIFOCTR</a></div><div class="ttdeci">volatile uint16_t D0FIFOCTR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00277">rusb2_type.h:277</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad26a03de94a4ced144de8deede514acf"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad26a03de94a4ced144de8deede514acf">_ccrx_evenaccess::RESERVED14</a></div><div class="ttdeci">volatile const uint32_t RESERVED14[3]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00723">rusb2_type.h:723</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad2b53a26c25f004c86b09accf7fc46c7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad2b53a26c25f004c86b09accf7fc46c7">_ccrx_evenaccess::PHYSLEW</a></div><div class="ttdeci">volatile uint32_t PHYSLEW</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00784">rusb2_type.h:784</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad3354b45a5c9136ae9ef63bd53719dee"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad3354b45a5c9136ae9ef63bd53719dee">_ccrx_evenaccess::L1RWE</a></div><div class="ttdeci">volatile uint16_t L1RWE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00878">rusb2_type.h:878</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad336315632eee637524ba13e9bc94881"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad336315632eee637524ba13e9bc94881">_ccrx_evenaccess::D0FIFOLL</a></div><div class="ttdeci">volatile uint8_t D0FIFOLL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00196">rusb2_type.h:196</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad3ba91490fdc09e2ecdf2c4a5d4a6f43"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad3ba91490fdc09e2ecdf2c4a5d4a6f43">_ccrx_evenaccess::NRDYSTS_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@508::TU_ATTR_PACKED NRDYSTS_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad420fcc8fa4b1d39324b913e719df638"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad420fcc8fa4b1d39324b913e719df638">_ccrx_evenaccess::SACKE</a></div><div class="ttdeci">volatile uint16_t SACKE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00338">rusb2_type.h:338</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad4713e96f9ab443834b2c37d8bcd8885"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad4713e96f9ab443834b2c37d8bcd8885">_ccrx_evenaccess::PIPE7BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE7BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00528">rusb2_type.h:528</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad47fb6bde2ed939d324779522b47ab9d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad47fb6bde2ed939d324779522b47ab9d">_ccrx_evenaccess::HIRDTHR</a></div><div class="ttdeci">volatile uint16_t HIRDTHR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00843">rusb2_type.h:843</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad48fb4dc58569824e4d92df490273acb"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad48fb4dc58569824e4d92df490273acb">_ccrx_evenaccess::TRN</a></div><div class="ttdeci">uint16_t TRN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00063">rusb2_type.h:63</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad49774951a30b1f474f39b617292d7a8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad49774951a30b1f474f39b617292d7a8">_ccrx_evenaccess::HUBPORT</a></div><div class="ttdeci">volatile uint16_t HUBPORT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00776">rusb2_type.h:776</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad530d689d1659d909c4fd8ea50f2cacd"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad530d689d1659d909c4fd8ea50f2cacd">_ccrx_evenaccess::IDMSINKE</a></div><div class="ttdeci">volatile uint16_t IDMSINKE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00822">rusb2_type.h:822</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad57495edc7cfbc7d7ffe53172d69f90b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad57495edc7cfbc7d7ffe53172d69f90b">_ccrx_evenaccess::PIPE7NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE7NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00383">rusb2_type.h:383</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad58b4d5dddf8f1f95355eba92a23fff5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad58b4d5dddf8f1f95355eba92a23fff5">_ccrx_evenaccess::EPNUM</a></div><div class="ttdeci">volatile uint16_t EPNUM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00659">rusb2_type.h:659</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad5ce1b9596e4fb264dffbc76df24f7e2"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad5ce1b9596e4fb264dffbc76df24f7e2">_ccrx_evenaccess::PIPE8NRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE8NRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00384">rusb2_type.h:384</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad6289e21a86bcae6bc78c0325ceb8fa9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad6289e21a86bcae6bc78c0325ceb8fa9">_ccrx_evenaccess::HSIUP</a></div><div class="ttdeci">volatile uint16_t HSIUP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00894">rusb2_type.h:894</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad6826bd526226048f85155812192b166"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad6826bd526226048f85155812192b166">_ccrx_evenaccess::RESERVED7</a></div><div class="ttdeci">volatile const uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00352">rusb2_type.h:352</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad8276dbb3b3dc656ad2ad85e5ac6e7df"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad8276dbb3b3dc656ad2ad85e5ac6e7df">_ccrx_evenaccess::PIPE7BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE7BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00401">rusb2_type.h:401</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad86d5f2af25bb23e143b4297f5a3b351"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad86d5f2af25bb23e143b4297f5a3b351">_ccrx_evenaccess::PIPE6BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE6BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00491">rusb2_type.h:491</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad86e51bf5a1977f03de6f5aa21b6a0c3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad86e51bf5a1977f03de6f5aa21b6a0c3">_ccrx_evenaccess::DRPD</a></div><div class="ttdeci">volatile uint16_t DRPD</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00098">rusb2_type.h:98</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ad92f481b400b2a7b0b73453973b7847d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ad92f481b400b2a7b0b73453973b7847d">_ccrx_evenaccess::DPUSR2R_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@576::TU_ATTR_PACKED DPUSR2R_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ada40643f6f14f695fc3146b031b32bc3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ada40643f6f14f695fc3146b031b32bc3">_ccrx_evenaccess::CTRT</a></div><div class="ttdeci">volatile uint16_t CTRT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00451">rusb2_type.h:451</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_adb2f3b8d2f897918a6e8178bf2d28458"><div class="ttname"><a href="struct__ccrx__evenaccess.html#adb2f3b8d2f897918a6e8178bf2d28458">_ccrx_evenaccess::RESERVED26</a></div><div class="ttdeci">volatile const uint32_t RESERVED26[165]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00971">rusb2_type.h:971</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_adb91bac2b4e1bb5decad13e64d25f020"><div class="ttname"><a href="struct__ccrx__evenaccess.html#adb91bac2b4e1bb5decad13e64d25f020">_ccrx_evenaccess::LPCTRL_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@554::TU_ATTR_PACKED LPCTRL_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_add729a5317538468db20854b4a14cc0c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#add729a5317538468db20854b4a14cc0c">_ccrx_evenaccess::DCPCFG_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@526::TU_ATTR_PACKED DCPCFG_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aded680085606fcc50a52f48ee581e168"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aded680085606fcc50a52f48ee581e168">_ccrx_evenaccess::DPUSR0R_FS_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@580::TU_ATTR_PACKED DPUSR0R_FS_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_adf408b6f829995669905fd8142e85bc9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#adf408b6f829995669905fd8142e85bc9">_ccrx_evenaccess::LPCTRL</a></div><div class="ttdeci">volatile uint16_t LPCTRL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00797">rusb2_type.h:797</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_adf45a15c7d7a9dbedffb2cc03811bd73"><div class="ttname"><a href="struct__ccrx__evenaccess.html#adf45a15c7d7a9dbedffb2cc03811bd73">_ccrx_evenaccess::OVRCRE</a></div><div class="ttdeci">volatile uint16_t OVRCRE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00349">rusb2_type.h:349</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae027a847268790cdfedf5505782135c7"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae027a847268790cdfedf5505782135c7">_ccrx_evenaccess::PIPE1BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE1BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00486">rusb2_type.h:486</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae19ed8d1972244feae531f75ab91e7d8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae19ed8d1972244feae531f75ab91e7d8">_ccrx_evenaccess::DPINTE</a></div><div class="ttdeci">volatile uint16_t DPINTE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00956">rusb2_type.h:956</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae2dec26df4e95c4cc7626885ead05a22"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae2dec26df4e95c4cc7626885ead05a22">_ccrx_evenaccess::CFIFOCTR</a></div><div class="ttdeci">volatile uint16_t CFIFOCTR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00248">rusb2_type.h:248</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae4381c47631275b3eb5ae41cee19d6a9"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae4381c47631275b3eb5ae41cee19d6a9">_ccrx_evenaccess::PIPECFG_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@534::TU_ATTR_PACKED PIPECFG_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae498724b0a8c249107535b38acb89363"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae498724b0a8c249107535b38acb89363">_ccrx_evenaccess::BRDYE</a></div><div class="ttdeci">volatile uint16_t BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00321">rusb2_type.h:321</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae4c93c2541539b3de663e075f02e7e2c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae4c93c2541539b3de663e075f02e7e2c">_ccrx_evenaccess::PIPE5BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE5BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00526">rusb2_type.h:526</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae5c561562f4bfcf41e507c70a807b9b0"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae5c561562f4bfcf41e507c70a807b9b0">_ccrx_evenaccess::HWUPM</a></div><div class="ttdeci">volatile uint16_t HWUPM</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00801">rusb2_type.h:801</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae65956e8373062b83f8d7f935f5cee0e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae65956e8373062b83f8d7f935f5cee0e">_ccrx_evenaccess::DM0</a></div><div class="ttdeci">volatile const uint32_t DM0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00985">rusb2_type.h:985</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae66798351b53d193ba07f80a40220155"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae66798351b53d193ba07f80a40220155">_ccrx_evenaccess::DRPD0</a></div><div class="ttdeci">volatile uint32_t DRPD0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00981">rusb2_type.h:981</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae672c65582ee0d1d6a00c14e4259a389"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae672c65582ee0d1d6a00c14e4259a389">_ccrx_evenaccess::L1NEGOMD</a></div><div class="ttdeci">volatile uint16_t L1NEGOMD</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00841">rusb2_type.h:841</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_ae6eb0170621e2aa34e84e6cbc41b2f3e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#ae6eb0170621e2aa34e84e6cbc41b2f3e">_ccrx_evenaccess::PIPE6BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE6BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00364">rusb2_type.h:364</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aea0fcc5fc4afa1d383d5e5f0d929fa35"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aea0fcc5fc4afa1d383d5e5f0d929fa35">_ccrx_evenaccess::WKUP</a></div><div class="ttdeci">volatile uint16_t WKUP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00150">rusb2_type.h:150</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aeac8a85d1bd77969171f5622481b52f1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aeac8a85d1bd77969171f5622481b52f1">_ccrx_evenaccess::D1FIFOLL</a></div><div class="ttdeci">volatile uint8_t D1FIFOLL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00216">rusb2_type.h:216</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aeae9ada29716cb9f43a316c4d6fcf4e8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aeae9ada29716cb9f43a316c4d6fcf4e8">_ccrx_evenaccess::BIGEND</a></div><div class="ttdeci">volatile uint16_t BIGEND</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00238">rusb2_type.h:238</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aeb1c76be5fe91975188412b87488d0ce"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aeb1c76be5fe91975188412b87488d0ce">_ccrx_evenaccess::RESERVED17</a></div><div class="ttdeci">volatile const uint32_t RESERVED17[4]</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00745">rusb2_type.h:745</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aeb66f1537545df0ec654efa4bfb5a195"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aeb66f1537545df0ec654efa4bfb5a195">_ccrx_evenaccess::DPUSRCR_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@578::TU_ATTR_PACKED DPUSRCR_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aec416d387b1d68415eef58352f9ef571"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aec416d387b1d68415eef58352f9ef571">_ccrx_evenaccess::DPUSR0R_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@572::TU_ATTR_PACKED DPUSR0R_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aece5142944a86ed1431d4ba6a53db17d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aece5142944a86ed1431d4ba6a53db17d">_ccrx_evenaccess::PIPE_CTR_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@542::TU_ATTR_PACKED PIPE_CTR_b[9]</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aed7343d913900e0de915776dcda461e1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aed7343d913900e0de915776dcda461e1">_ccrx_evenaccess::DEVADD_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@550::TU_ATTR_PACKED DEVADD_b[10]</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aef0496340b9727d351cf0e4833900bba"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aef0496340b9727d351cf0e4833900bba">_ccrx_evenaccess::VDDUSBE</a></div><div class="ttdeci">volatile uint16_t VDDUSBE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00762">rusb2_type.h:762</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aefb0e3b4a44282ec4ec8490829efe33b"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aefb0e3b4a44282ec4ec8490829efe33b">_ccrx_evenaccess::L1RESPEN</a></div><div class="ttdeci">volatile uint16_t L1RESPEN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00839">rusb2_type.h:839</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af0cddd776fbc0ab9d73ccfffe52cfc5e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af0cddd776fbc0ab9d73ccfffe52cfc5e">_ccrx_evenaccess::CDPEN</a></div><div class="ttdeci">volatile uint16_t CDPEN</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00429">rusb2_type.h:429</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af1ea892e6dbfd1c1d4dcb02adec869f5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af1ea892e6dbfd1c1d4dcb02adec869f5">_ccrx_evenaccess::USBSPD</a></div><div class="ttdeci">volatile uint16_t USBSPD</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00775">rusb2_type.h:775</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af2cd2d9ee4c7ff36c62625d589c338c2"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af2cd2d9ee4c7ff36c62625d589c338c2">_ccrx_evenaccess::INTSTS1</a></div><div class="ttdeci">volatile uint16_t INTSTS1</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00460">rusb2_type.h:460</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af3785c056b4349564020b6c2c589aa4e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af3785c056b4349564020b6c2c589aa4e">_ccrx_evenaccess::DOVCB0</a></div><div class="ttdeci">volatile const uint32_t DOVCB0</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00988">rusb2_type.h:988</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af3e3ff7b609f941ff35fa22cc4c76ff5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af3e3ff7b609f941ff35fa22cc4c76ff5">_ccrx_evenaccess::PIPE9BEMPE</a></div><div class="ttdeci">volatile uint16_t PIPE9BEMPE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00403">rusb2_type.h:403</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af45b215ec7fdd570dd6be4723955e2d5"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af45b215ec7fdd570dd6be4723955e2d5">_ccrx_evenaccess::BRDYSTS</a></div><div class="ttdeci">volatile uint16_t BRDYSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00482">rusb2_type.h:482</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af4d32b00b8c2a7e3b615a3b0fc22716c"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af4d32b00b8c2a7e3b615a3b0fc22716c">_ccrx_evenaccess::PIPE3BEMP</a></div><div class="ttdeci">volatile uint16_t PIPE3BEMP</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00524">rusb2_type.h:524</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af513999e2af1a0fed162a1ea9a31b12e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af513999e2af1a0fed162a1ea9a31b12e">_ccrx_evenaccess::SUREQ</a></div><div class="ttdeci">volatile uint16_t SUREQ</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00639">rusb2_type.h:639</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af52578c629610a23b57ce7acbb4a0f7d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af52578c629610a23b57ce7acbb4a0f7d">_ccrx_evenaccess::D1FIFOSEL_b</a></div><div class="ttdeci">struct _ccrx_evenaccess::@484::TU_ATTR_PACKED D1FIFOSEL_b</div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af5403dbfaf89536f3aa5a6bd3ad46885"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af5403dbfaf89536f3aa5a6bd3ad46885">_ccrx_evenaccess::USBRST</a></div><div class="ttdeci">volatile uint16_t USBRST</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00148">rusb2_type.h:148</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af6abc6edb710ba89a3488f4301e11b02"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af6abc6edb710ba89a3488f4301e11b02">_ccrx_evenaccess::BREQUEST</a></div><div class="ttdeci">volatile uint16_t BREQUEST</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00573">rusb2_type.h:573</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_af8ad9c7440ae698994c6c8ed12974dd3"><div class="ttname"><a href="struct__ccrx__evenaccess.html#af8ad9c7440ae698994c6c8ed12974dd3">_ccrx_evenaccess::DPUSR0R</a></div><div class="ttdeci">volatile const uint32_t DPUSR0R</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00916">rusb2_type.h:916</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afa0334952b8fb0ee2d895fa6a19e57c2"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afa0334952b8fb0ee2d895fa6a19e57c2">_ccrx_evenaccess::L1RSMEND</a></div><div class="ttdeci">volatile uint16_t L1RSMEND</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00470">rusb2_type.h:470</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afa05accf1d91e6a6b6ae32c7210d715d"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afa05accf1d91e6a6b6ae32c7210d715d">_ccrx_evenaccess::DVSE</a></div><div class="ttdeci">volatile uint16_t DVSE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00325">rusb2_type.h:325</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afa6d58d25c9d6faed630afbe408429ff"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afa6d58d25c9d6faed630afbe408429ff">_ccrx_evenaccess::PHYTRIM2</a></div><div class="ttdeci">volatile uint16_t PHYTRIM2</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00901">rusb2_type.h:901</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afbcf53212b6d0f2e3feff8b4ff4d8180"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afbcf53212b6d0f2e3feff8b4ff4d8180">_ccrx_evenaccess::SLEWR00</a></div><div class="ttdeci">volatile uint32_t SLEWR00</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00787">rusb2_type.h:787</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afbea73d4721a90139920d2e312bf4abe"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afbea73d4721a90139920d2e312bf4abe">_ccrx_evenaccess::IDPSRCE</a></div><div class="ttdeci">volatile uint16_t IDPSRCE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00821">rusb2_type.h:821</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afc79a45223b79b0acb7388eed7b816bb"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afc79a45223b79b0acb7388eed7b816bb">_ccrx_evenaccess::PIPE4BRDY</a></div><div class="ttdeci">volatile uint16_t PIPE4BRDY</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00489">rusb2_type.h:489</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afd77273b7b9226aa71c2c7acd60107be"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afd77273b7b9226aa71c2c7acd60107be">_ccrx_evenaccess::DOVCBH</a></div><div class="ttdeci">volatile const uint32_t DOVCBH</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00939">rusb2_type.h:939</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afdcfe396a4d79a499db07711c48721e6"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afdcfe396a4d79a499db07711c48721e6">_ccrx_evenaccess::PDDETSTS</a></div><div class="ttdeci">volatile const uint16_t PDDETSTS</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00829">rusb2_type.h:829</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afdeaf000b68eb47a419d8c6841a16d42"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afdeaf000b68eb47a419d8c6841a16d42">_ccrx_evenaccess::CFIFOLL</a></div><div class="ttdeci">volatile uint8_t CFIFOLL</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00176">rusb2_type.h:176</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_afed0ac45514c27376db65cd0c2d73db8"><div class="ttname"><a href="struct__ccrx__evenaccess.html#afed0ac45514c27376db65cd0c2d73db8">_ccrx_evenaccess::TRENB</a></div><div class="ttdeci">uint16_t TRENB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00058">rusb2_type.h:58</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aff31ca80c8d6f0d6be4700cef703df1e"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aff31ca80c8d6f0d6be4700cef703df1e">_ccrx_evenaccess::L1ADDR</a></div><div class="ttdeci">volatile uint16_t L1ADDR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00875">rusb2_type.h:875</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_aff8e963facd884e6c67ea9d7cc4620c1"><div class="ttname"><a href="struct__ccrx__evenaccess.html#aff8e963facd884e6c67ea9d7cc4620c1">_ccrx_evenaccess::PIPE9BRDYE</a></div><div class="ttdeci">volatile uint16_t PIPE9BRDYE</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00367">rusb2_type.h:367</a></div></div>
<div class="ttc" id="astruct__ccrx__evenaccess_html_affeb4239e2dc2e2ac49c0fd6af294ecb"><div class="ttname"><a href="struct__ccrx__evenaccess.html#affeb4239e2dc2e2ac49c0fd6af294ecb">_ccrx_evenaccess::BRDYENB</a></div><div class="ttdeci">volatile uint16_t BRDYENB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00355">rusb2_type.h:355</a></div></div>
<div class="ttc" id="astruct_r_u_s_b2___p_i_p_e___t_r__t_html"><div class="ttname"><a href="struct_r_u_s_b2___p_i_p_e___t_r__t.html">RUSB2_PIPE_TR_t</a></div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00066">rusb2_type.h:66</a></div></div>
<div class="ttc" id="astruct_r_u_s_b2___p_i_p_e___t_r__t_html_a1f0250e1d8ffa2bff7b45c03731f681d"><div class="ttname"><a href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a1f0250e1d8ffa2bff7b45c03731f681d">RUSB2_PIPE_TR_t::N</a></div><div class="ttdeci">volatile uint16_t N</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00079">rusb2_type.h:79</a></div></div>
<div class="ttc" id="astruct_r_u_s_b2___p_i_p_e___t_r__t_html_a513ac4afbb6b0fa8595a64ab0645bdeb"><div class="ttname"><a href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a513ac4afbb6b0fa8595a64ab0645bdeb">RUSB2_PIPE_TR_t::E</a></div><div class="ttdeci">volatile uint16_t E</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00068">rusb2_type.h:68</a></div></div>
<div class="ttc" id="astruct_r_u_s_b2___p_i_p_e___t_r__t_html_a953e5c73272033c93b281f54aed6f639"><div class="ttname"><a href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#a953e5c73272033c93b281f54aed6f639">RUSB2_PIPE_TR_t::TRNCNT</a></div><div class="ttdeci">volatile uint16_t TRNCNT</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00082">rusb2_type.h:82</a></div></div>
<div class="ttc" id="astruct_r_u_s_b2___p_i_p_e___t_r__t_html_aa2c5cc3604da37300fdb78a436ae3c97"><div class="ttname"><a href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#aa2c5cc3604da37300fdb78a436ae3c97">RUSB2_PIPE_TR_t::TRENB</a></div><div class="ttdeci">volatile uint16_t TRENB</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00073">rusb2_type.h:73</a></div></div>
<div class="ttc" id="astruct_r_u_s_b2___p_i_p_e___t_r__t_html_ab2087c92d9a703ba940aa44564f4a678"><div class="ttname"><a href="struct_r_u_s_b2___p_i_p_e___t_r__t.html#ab2087c92d9a703ba940aa44564f4a678">RUSB2_PIPE_TR_t::TRCLR</a></div><div class="ttdeci">volatile uint16_t TRCLR</div><div class="ttdef"><b>Definition:</b> <a href="rusb2__type_8h_source.html#l00072">rusb2_type.h:72</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a></div><div class="ttdoc">AUDIO Channel Cluster Descriptor (4.1)</div><div class="ttdef"><b>Definition:</b> <a href="audio_8h_source.html#l00647">audio.h:647</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a8347aa6401ca024f21c5ad9ebc005e06"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8347aa6401ca024f21c5ad9ebc005e06">TU_ATTR_PACKED::uint16_t</a></div><div class="ttdeci">volatile uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="hcd__rusb2_8c_source.html#l00058">hcd_rusb2.c:58</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_73f408912d732fbde132456af6532957.html">FFBoard</a></li><li class="navelem"><a class="el" href="dir_afee79e5f8d3e083702418b42c1ca456.html">USB</a></li><li class="navelem"><a class="el" href="dir_ec967005e7e6a8816426ab4d77cb395f.html">portable</a></li><li class="navelem"><a class="el" href="dir_51061542644ec6bb088ef1d2ec132373.html">renesas</a></li><li class="navelem"><a class="el" href="dir_22c08c9e658adf3e57a1cca782416082.html">rusb2</a></li><li class="navelem"><a class="el" href="rusb2__type_8h.html">rusb2_type.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
