* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Apr 5 2020 01:05:05

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top  --package  SG48  --outdir  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/DMM_trunk/FPGA/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: top
Used Logic Cell: 470/5280
Used Logic Tile: 114/660
Used IO Cell:    20/96
Used Bram Cell For iCE40: 4/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_48mhz
Clock Source: iclk GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 BTN_N_c 
Clock Driver: top_pll_inst.top_pll_inst (SB_PLL40_PAD)
Driver Position: (12, 31, 1)
Fanout to FF: 251
Fanout to Tile: 91


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
23|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
22|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
21|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 7 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 0 0 0 0 0 2 5 8 3 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 0 0 0 0 1 2 8 7 1 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 1 0 0 0 0 1 6 8 5 1 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 7 1 0 0 5 3 7 6 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 8 6 0 0 2 1 5 6 5 1 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 5 1 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 2 8 2 5 1 2 6 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 1 8 8 5 8 5 4 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0 3 4 6 1 8 8 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0 2 3 5 3 7 5 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0 2 1 3 2 5 3 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0 2 4 3 5 3 3 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 2 7 5 1 8 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 1 8 6 8 8 7 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 1 6 5 6 4 1 6 0 1 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 3 6 4 8 8 2 2 0 6 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 2 8 2 3 1 8 5 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 6 0 1 1 0 1 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.12

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     1  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0 12 15  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  4 19 17 11  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  4  5 17 15  3  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  1  0  0  0  0  4 11 21 15  4  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0 15  1  0  0 11  5 22 13  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0 16 22  0  0  5  4 11 13 13  4  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  4  2  0  0  3  9  1  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  6 16  6  5  1  6  6  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  4  8 16  8  8 14 10  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0 10  8 15  2 16 11  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  8  8  5  7 14  5  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  2  3  3  5  9  7  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  4  8  7 11  7 10  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  7 13 11  1 16  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  3 12 12 17 22  7  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  3 18 14  9  6  4 13  0  3  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  5 16 10 17 17  4  5  0 13  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  4 17  7  3  3 17 16  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0 18  0  1  3  0  3  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 8.97

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     1  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  0  0  0 19 20  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  0  0  0  0  0  7 19 23 11  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  0  0  0  0  4  7 26 21  3  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  1  0  0  0  0  4 20 30 17  4  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0 20  1  0  0 15  8 25 16  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0 22 22  0  0  6  4 17 21 17  4  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  4  2  0  0  3 12  1  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  6 17  6  5  1  7  6  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  4  8 17 11  8 15 11  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0 11 15 23  2 17 20  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0  8  8  5 10 24  5  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  2  3  3  5 18  9  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  4 10  9 15 10 10  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  8 17 11  1 17  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  3 29 22 23 27  7  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  3 22 20  9 10  4 18  0  3  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  9 19 13 23 29  4  6  0 18  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  5 23  7  3  3 23 20  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0 22  0  1  3  0  3  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 11.53

***** Run Time Info *****
Run Time:  1
