// Seed: 1958138290
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9
);
  wire id_11;
  if (1'b0) begin
    wire id_12;
  end
  assign id_3 = 1;
  assign id_2 = id_0;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wire id_6,
    output tri0 id_7,
    input tri id_8,
    input wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wire id_12,
    input wand id_13
);
  tri id_15;
  assign id_7 = id_15;
  tri id_16 = 1 + 1'b0, id_17;
  always begin
    id_17 = (1);
  end
  assign id_15 = 1;
  wire id_18;
  module_0(
      id_4, id_2, id_6, id_15, id_2, id_13, id_6, id_10, id_11, id_10
  );
endmodule
