; wire declarations
; i_instr
(let v0 (Wire "v0" 4))
(let v1 (Op1 (Extract 3 3) v0))
(let v2 (Op1 (Extract 0 0) v0))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$157.$not$./mycells.v:25$172_Y
(let v3 (Wire "v3" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$157.$or$./mycells.v:25$171_Y
(let v4 (Wire "v4" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$158.$xor$./mycells.v:9$167_Y
(let v5 (Wire "v5" 1))
(let v6 (Op1 (Extract 2 2) v0))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$159.$not$./mycells.v:25$172_Y
(let v7 (Wire "v7" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$159.$or$./mycells.v:25$171_Y
(let v8 (Wire "v8" 1))
(let v9 (Op1 (Extract 1 1) v0))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$160.$and$./mycells.v:13$168_Y
(let v10 (Wire "v10" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$161.$not$./mycells.v:3$166_Y
(let v11 (Wire "v11" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$162.$not$./mycells.v:25$172_Y
(let v12 (Wire "v12" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$162.$or$./mycells.v:25$171_Y
(let v13 (Wire "v13" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$163.$not$./mycells.v:25$172_Y
(let v14 (Wire "v14" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$163.$or$./mycells.v:25$171_Y
(let v15 (Wire "v15" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$164.$and$./mycells.v:13$168_Y
(let v16 (Wire "v16" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$165.$not$./mycells.v:25$172_Y
(let v17 (Wire "v17" 1))
; $flatten$abc$156$auto$blifparse.cc:386:parse_blif$165.$or$./mycells.v:25$171_Y
(let v18 (Wire "v18" 1))
(let v19 (Op1 (Extract 1 0) v0))
; $flatten\alu.$techmap$procmux$7.$reduce_or$/home/thanawat/projects/share/research-proj/lakeroad-yosys/share/techmap.v:597$103_Y
(let v20 (Wire "v20" 1))
; $flatten\alu.$procmux$7.Y_B
(let v21 (Wire "v21" 1))
; $flatten\alu.$procmux$7.S
(let v22 (Wire "v22" 4))
; $flatten\alu.$procmux$7.B_AND_S
(let v23 (Wire "v23" 4))
; $flatten\alu.$procmux$7.B
(let v24 (Wire "v24" 4))
; $flatten\alu.$auto$simplemap.cc:246:simplemap_eqne$97
(let v25 (Wire "v25" 1))
; $flatten\alu.$auto$simplemap.cc:246:simplemap_eqne$124
(let v26 (Wire "v26" 1))
; $flatten\alu.$auto$simplemap.cc:246:simplemap_eqne$114
(let v27 (Wire "v27" 1))
; $flatten\alu.$auto$simplemap.cc:158:logic_reduce$130
(let v28 (Wire "v28" 1))
; $flatten\alu.$auto$simplemap.cc:117:simplemap_reduce$143
(let v29 (Wire "v29" 2))
; $flatten\alu.$auto$simplemap.cc:117:simplemap_reduce$133
(let v30 (Wire "v30" 2))
; $flatten\alu.$auto$rtlil.cc:2660:NotGate$151
(let v31 (Wire "v31" 1))
; $flatten\alu.$auto$rtlil.cc:2660:NotGate$149
(let v32 (Wire "v32" 1))

; cells
(union v3 (Op1 (Not) v4))
(union v7 (Op1 (Not) v8))
(union v12 (Op1 (Not) v13))
(union v14 (Op1 (Not) v15))
(union v17 (Op1 (Not) v18))
(union v4 (Op2 (Or) v1 v2))
(union v5 (Op2 (Xor) v1 v2))
(union v8 (Op2 (Or) v6 v5))
(union v10 (Op2 (And) v1 v9))
(union v11 (Op1 (Not) v10))
(union v13 (Op2 (Or) v6 v9))
(union v15 (Op2 (Or) v3 v12))
(union v16 (Op2 (And) v11 v14))
(union v18 (Op2 (Or) v7 v16))

; inputs
(let i_instr (Var "i_instr" 4))
(union v0 i_instr)

; outputs
(let o_out v17)

; delete wire expressions
(delete (Wire "v0" 4))
(delete (Wire "v3" 1))
(delete (Wire "v4" 1))
(delete (Wire "v5" 1))
(delete (Wire "v7" 1))
(delete (Wire "v8" 1))
(delete (Wire "v10" 1))
(delete (Wire "v11" 1))
(delete (Wire "v12" 1))
(delete (Wire "v13" 1))
(delete (Wire "v14" 1))
(delete (Wire "v15" 1))
(delete (Wire "v16" 1))
(delete (Wire "v17" 1))
(delete (Wire "v18" 1))
(delete (Wire "v20" 1))
(delete (Wire "v21" 1))
(delete (Wire "v22" 4))
(delete (Wire "v23" 4))
(delete (Wire "v24" 4))
(delete (Wire "v25" 1))
(delete (Wire "v26" 1))
(delete (Wire "v27" 1))
(delete (Wire "v28" 1))
(delete (Wire "v29" 2))
(delete (Wire "v30" 2))
(delete (Wire "v31" 1))
(delete (Wire "v32" 1))
