strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_357:AL"	 [def_var="['b_reg', 'c_reg', 'a_reg']",
		label="Leaf_357:AL"];
	"367:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4056fc4350>",
		def_var="['sum']",
		fillcolor=deepskyblue,
		label="367:AS
sum = c_reg + prod;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['c_reg', 'prod']"];
	"Leaf_357:AL" -> "367:AS";
	"363:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4056fc6f50>",
		clk_sens=True,
		fillcolor=gold,
		label="363:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['b_reg', 'a_reg']"];
	"Leaf_357:AL" -> "363:AL";
	"369:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4056fc44d0>",
		clk_sens=True,
		fillcolor=gold,
		label="369:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['sum']"];
	"367:AS" -> "369:AL";
	"373:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f4056fc4790>",
		def_var="['p']",
		fillcolor=deepskyblue,
		label="373:AS
p = result;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['result']"];
	"Leaf_369:AL"	 [def_var="['result']",
		label="Leaf_369:AL"];
	"Leaf_369:AL" -> "373:AS";
	"363:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4056fc40d0>",
		fillcolor=turquoise,
		label="363:BL
prod <= a_reg * b_reg;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4056fc4110>]",
		style=filled,
		typ=Block];
	"363:AL" -> "363:BL"	 [cond="[]",
		lineno=None];
	"357:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4056fc6c50>",
		fillcolor=turquoise,
		label="357:BL
a_reg <= a;
b_reg <= b;
c_reg <= c;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4056fc6b50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4056fc6c90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4056fc6dd0>]",
		style=filled,
		typ=Block];
	"357:BL" -> "Leaf_357:AL"	 [cond="[]",
		lineno=None];
	"Leaf_363:AL"	 [def_var="['prod']",
		label="Leaf_363:AL"];
	"363:BL" -> "Leaf_363:AL"	 [cond="[]",
		lineno=None];
	"357:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4056fc6a50>",
		clk_sens=True,
		fillcolor=gold,
		label="357:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'c', 'b']"];
	"357:AL" -> "357:BL"	 [cond="[]",
		lineno=None];
	"Leaf_363:AL" -> "367:AS";
	"369:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4056fc4550>",
		fillcolor=turquoise,
		label="369:BL
result <= sum;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4056fc45d0>]",
		style=filled,
		typ=Block];
	"369:AL" -> "369:BL"	 [cond="[]",
		lineno=None];
	"369:BL" -> "Leaf_369:AL"	 [cond="[]",
		lineno=None];
}
