Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ssp_test_behav xil_defaultlib.ssp_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/clk_div2.v" Line 1. Module clk_div2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/TxFIFO.v" Line 1. Module TxFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/fifo4_8.v" Line 1. Module fifo4_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/RxFIFO.v" Line 1. Module RxFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/fifo4_8.v" Line 1. Module fifo4_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/clk_div2.v" Line 1. Module clk_div2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/TxFIFO.v" Line 1. Module TxFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/fifo4_8.v" Line 1. Module fifo4_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/RxFIFO.v" Line 1. Module RxFIFO doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aleen/Documents/College/Fall2025/VLSI/SSP/ssp_controller/ssp_controller.srcs/sources_1/new/fifo4_8.v" Line 1. Module fifo4_8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div2
Compiling module xil_defaultlib.fifo4_8
Compiling module xil_defaultlib.TxFIFO
Compiling module xil_defaultlib.RxFIFO
Compiling module xil_defaultlib.tx_rx_logic
Compiling module xil_defaultlib.ssp
Compiling module xil_defaultlib.ssp_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot ssp_test_behav
