library verilog;
use verilog.vl_types.all;
entity tb_parall_interf is
    generic(
        setup_time      : integer := 2;
        hold_time       : integer := 2;
        data_time       : integer := 4;
        read_wait       : integer := 2;
        read_time       : integer := 2
    );
end tb_parall_interf;
