Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 14 10:26:33 2022
| Host         : OHM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   301 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             254 |          124 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           11 |
| Yes          | No                    | No                     |              64 |           42 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------+---------------------------------+------------------+----------------+--------------+
|             Clock Signal             |        Enable Signal        |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-----------------------------+---------------------------------+------------------+----------------+--------------+
|  genblk1[7].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | receiver/data_out_0[2]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | transmitter/bit_out         | transmitter/bit_out0            |                1 |              1 |         1.00 |
|  genblk1[13].fDiv/clkDiv_reg_0       |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[17].fDiv/clkDiv_reg_0       |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[1].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[11].fDiv/clkDiv_reg_0       |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[12].fDiv/clkDiv_reg_0       |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[8].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[14].fDiv/clkDiv_reg_0       |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[15].fDiv/clkDiv_reg_0       |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[9].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[4].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[16].fDiv/clkDiv_reg_0       |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[5].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[0].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[10].fDiv/clkDiv_reg_0       |                             |                                 |                1 |              1 |         1.00 |
|  genblk1[2].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | resetButton/counter_reg[5]  |                                 |                1 |              1 |         1.00 |
|  genblk1[3].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | resetButton/state_i_1_n_0   |                                 |                1 |              1 |         1.00 |
|  genblk1[6].fDiv/clkDiv_reg_0        |                             |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | receiver/data_out_0[4]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | receiver/data_out_0[0]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | receiver/data_out_0[1]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | receiver/data_out_0[6]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | receiver/data_out_0[3]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | receiver/data_out_0[5]      |                                 |                1 |              1 |         1.00 |
|  baud_BUFG                           | receiver/data_out_0[7]      |                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                       |                             |                                 |                2 |              2 |         1.00 |
|  fdivTarget/CLK                      |                             |                                 |                1 |              2 |         2.00 |
|  inputCast/c1/i_reg[3]_i_1_n_0       |                             |                                 |                2 |              4 |         2.00 |
|  inputCast/c2/i_reg[3]_i_1__0_n_0    |                             |                                 |                1 |              4 |         4.00 |
|  inputCast/c3/i_reg[3]_i_1__1_n_0    |                             |                                 |                2 |              4 |         2.00 |
|  inputCast/c4/i_reg[3]_i_1__2_n_0    |                             |                                 |                2 |              4 |         2.00 |
|  outputCast/i2c2/c_reg[3]_i_2__0_n_0 |                             |                                 |                2 |              4 |         2.00 |
|  outputCast/i2c1/c_reg[1]_0[0]       |                             |                                 |                2 |              4 |         2.00 |
|  outputCast/i2c3/c_reg[1]_0[0]       |                             |                                 |                1 |              4 |         4.00 |
|  outputCast/i2c4/c_reg[1]_0[0]       |                             |                                 |                1 |              4 |         4.00 |
|  inputNum/c3/i_reg[3]_i_1__5_n_0     |                             |                                 |                1 |              4 |         4.00 |
|  inputNum/c4/i_reg[3]_i_1__6_n_0     |                             |                                 |                2 |              4 |         2.00 |
|  outputCast/i2c2/c_reg[1]_0[0]       |                             |                                 |                1 |              4 |         4.00 |
|  cal/E[0]                            |                             |                                 |                2 |              4 |         2.00 |
|  cal/c_reg[3]_i_9__1_0[0]            |                             |                                 |                1 |              4 |         4.00 |
|  inputNum/c1/i_reg[3]_i_1__3_n_0     |                             |                                 |                1 |              4 |         4.00 |
|  inputNum/c2/i_reg[3]_i_1__4_n_0     |                             |                                 |                1 |              4 |         4.00 |
|  cal/outputval_reg[0]_25[0]          |                             |                                 |                2 |              4 |         2.00 |
|  baud_BUFG                           | resetButton/p_1_in          | resetButton/d_reg_0             |                1 |              5 |         5.00 |
|  baud_BUFG                           |                             | resetButton/counter_reg[5]_0    |                4 |              7 |         1.75 |
|  baud_BUFG                           |                             | receiver/count[7]_i_1_n_0       |                2 |              8 |         4.00 |
|  baud_BUFG                           |                             | transmitter/count[7]_i_1__0_n_0 |                2 |              8 |         4.00 |
|  baud_BUFG                           | transmitter/temp[7]_i_1_n_0 |                                 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                       |                             | baudrate/clear                  |                3 |             10 |         3.33 |
|  baud_BUFG                           | resetButton/E[0]            |                                 |                8 |             16 |         2.00 |
|  baud_BUFG                           | receiver/data_out_reg[2]_0  | resetButton/d_reg_1             |                8 |             22 |         2.75 |
|  cal/alu1/S_reg[26]_i_2_n_0          |                             |                                 |               16 |             27 |         1.69 |
|  baud_BUFG                           | cal/outputval[26]_i_1_n_0   |                                 |               21 |             30 |         1.43 |
|  baud_BUFG                           |                             |                                 |               63 |            141 |         2.24 |
+--------------------------------------+-----------------------------+---------------------------------+------------------+----------------+--------------+


