INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/control_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/data_memory_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_data_memory_bus.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_data_memory_bus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_text_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_text_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/example_text_memory_bus.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_text_memory_bus
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/immediate_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/instruction_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/multiplexer8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/riscv_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/singlecycle_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/singlecycle_ctlpath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle_ctlpath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/singlecycle_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlecycle_datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sources_1/rv/toplevel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kaya/OneDrive - Fenerbahçe Üniversitesi/Masaüstü/ricv_f/riscvVivado.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
