Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/S123/CO_lab/Assignment1/top_tb_isim_beh.exe -prj D:/S123/CO_lab/Assignment1/top_tb_beh.prj work.top_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/wallace_16bit.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/ipcore_dir/pm_memory.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/ipcore_dir/d_memory.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/write_back.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/stall_control.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/Register_bank.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/prog_memory.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/jump_control_block.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/Dependency_check_block.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/Data_memory.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/ALU_16bit.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/top.v" into library work
Analyzing Verilog file "D:/S123/CO_lab/Assignment1/top_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/S123/CO_lab/Assignment1/ALU_16bit.v" Line 46: Size mismatch in connection of port <B1>. Formal port size is 4-bit while actual signal size is 16-bit.
Completed static elaboration
Compiling module HA
Compiling module FA
Compiling module wallace_16bit
Compiling module right_shift
Compiling module ALU_16bit
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module d_memory
Compiling module Data_memory
Compiling module Dependency_check_block
Compiling module jump_control_block
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module pm_memory
Compiling module prog_memory
Compiling module Register_bank
Compiling module stall_control
Compiling module write_back
Compiling module top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 26 Verilog Units
Built simulation executable D:/S123/CO_lab/Assignment1/top_tb_isim_beh.exe
Fuse Memory Usage: 34700 KB
Fuse CPU Usage: 827 ms
