IDLE 0 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 128 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 129 [(1,0)] D [] [] [] [] [] [] none
MERGE 130 [(1,0),(0,0)] D [] [132,133,134,135] [] [] [((0,0),(1,0))] [] none
DISCARD 131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 132 [(1,0),(0,0)] D [130] [] [] [] [((0,0),(1,0))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(1,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(0,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(1,0)] 0 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 136 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 137 [(0,1)] D [] [] [] [] [] [] none
MERGE 138 [(0,1),(0,0)] D [] [140,141,142,143] [] [] [((0,0),(0,1))] [] none
DISCARD 139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 140 [(0,1),(0,0)] D [138] [] [] [] [((0,0),(0,1))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(0,1)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(0,0)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(0,1)] 0 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 144 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 145 [(1,0)] D [] [] [] [] [] [] none
MERGE 146 [(1,0),(0,0)] D [] [148,149,150,151] [] [] [((0,0),(1,0))] [] none
DISCARD 147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 148 [(1,0),(0,0)] D [146] [] [] [] [((0,0),(1,0))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(1,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(1,0)] 0 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 152 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 153 [(0,1)] D [] [] [] [] [] [] none
MERGE 154 [(0,1),(0,0)] D [] [156,157,158,159] [] [] [((0,0),(0,1))] [] none
DISCARD 155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 156 [(0,1),(0,0)] D [154] [] [] [] [((0,0),(0,1))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(0,1)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(0,0)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(0,1)] 0 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 160 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 161 [(1,0)] D [] [] [] [] [] [] none
MERGE 162 [(1,0),(0,0)] D [] [164,165,166,167] [] [] [((0,0),(1,0))] [] none
DISCARD 163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 164 [(1,0),(0,0)] D [162] [] [] [] [((0,0),(1,0))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(1,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(0,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(1,0)] 0 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 168 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 169 [(0,1)] D [] [] [] [] [] [] none
MERGE 170 [(0,1),(0,0)] D [] [172,173,174,175] [] [] [((0,0),(0,1))] [] none
DISCARD 171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 172 [(0,1),(0,0)] D [170] [] [] [] [((0,0),(0,1))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(0,1)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(0,0)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(0,1)] 0 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 176 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 177 [(1,0)] D [] [] [] [] [] [] none
MERGE 178 [(1,0),(0,0)] D [] [180,181,182,183] [] [] [((0,0),(1,0))] [] none
DISCARD 179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 180 [(1,0),(0,0)] D [178] [] [] [] [((0,0),(1,0))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(1,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(0,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(1,0)] 0 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 184 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 185 [(0,1)] D [] [] [] [] [] [] none
MERGE 186 [(0,1),(0,0)] D [] [188,189,190,191] [] [] [((0,0),(0,1))] [] none
DISCARD 187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 188 [(0,1),(0,0)] D [186] [] [] [] [((0,0),(0,1))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(0,1)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(0,1)] 0 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 192 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 193 [(1,0)] D [] [] [] [] [] [] none
MERGE 194 [(1,0),(0,0)] D [] [196,197,198,199] [] [] [((0,0),(1,0))] [] none
DISCARD 195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 196 [(1,0),(0,0)] D [194] [] [] [] [((0,0),(1,0))] [196,197,198,199] CONDITIONAL_S
Y_MEAS 197 [(1,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 198 [(0,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
DISCARD 199 [(1,0)] 0 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 200 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 201 [(0,1)] D [] [] [] [] [] [] none
MERGE 202 [(0,1),(0,0)] D [] [204,205,206,207] [] [] [((0,0),(0,1))] [] none
DISCARD 203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 204 [(0,1),(0,0)] D [202] [] [] [] [((0,0),(0,1))] [204,205,206,207] CONDITIONAL_S
Y_MEAS 205 [(0,1)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 206 [(0,0)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
DISCARD 207 [(0,1)] 0 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 208 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 209 [(1,0)] D [] [] [] [] [] [] none
MERGE 210 [(1,0),(0,0)] D [] [212,213,214,215] [] [] [((0,0),(1,0))] [] none
DISCARD 211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 212 [(1,0),(0,0)] D [210] [] [] [] [((0,0),(1,0))] [212,213,214,215] CONDITIONAL_S
Y_MEAS 213 [(1,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 214 [(0,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
DISCARD 215 [(1,0)] 0 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 216 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 217 [(0,1)] D [] [] [] [] [] [] none
MERGE 218 [(0,1),(0,0)] D [] [220,221,222,223] [] [] [((0,0),(0,1))] [] none
DISCARD 219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 220 [(0,1),(0,0)] D [218] [] [] [] [((0,0),(0,1))] [220,221,222,223] CONDITIONAL_S
Y_MEAS 221 [(0,1)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 222 [(0,0)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
DISCARD 223 [(0,1)] 0 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 224 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 225 [(1,0)] D [] [] [] [] [] [] none
MERGE 226 [(1,0),(0,0)] D [] [228,229,230,231] [] [] [((0,0),(1,0))] [] none
DISCARD 227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 228 [(1,0),(0,0)] D [226] [] [] [] [((0,0),(1,0))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(1,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(1,0)] 0 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 232 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 233 [(0,1)] D [] [] [] [] [] [] none
MERGE 234 [(0,1),(0,0)] D [] [236,237,238,239] [] [] [((0,0),(0,1))] [] none
DISCARD 235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 236 [(0,1),(0,0)] D [234] [] [] [] [((0,0),(0,1))] [236,237,238,239] CONDITIONAL_S
Y_MEAS 237 [(0,1)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 238 [(0,0)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
DISCARD 239 [(0,1)] 0 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 240 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 241 [(1,0)] D [] [] [] [] [] [] none
MERGE 242 [(1,0),(0,0)] D [] [244,245,246,247] [] [] [((0,0),(1,0))] [] none
DISCARD 243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 244 [(1,0),(0,0)] D [242] [] [] [] [((0,0),(1,0))] [244,245,246,247] CONDITIONAL_S
Y_MEAS 245 [(1,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 246 [(0,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
DISCARD 247 [(1,0)] 0 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 248 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 249 [(0,1)] D [] [] [] [] [] [] none
MERGE 250 [(0,1),(0,0)] D [] [252,253,254,255] [] [] [((0,0),(0,1))] [] none
DISCARD 251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 252 [(0,1),(0,0)] D [250] [] [] [] [((0,0),(0,1))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(0,1)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(0,0)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(0,1)] 0 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 256 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 257 [(1,0)] D [] [] [] [] [] [] none
MERGE 258 [(1,0),(0,0)] D [] [260,261,262,263] [] [] [((0,0),(1,0))] [] none
DISCARD 259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 260 [(1,0),(0,0)] D [258] [] [] [] [((0,0),(1,0))] [260,261,262,263] CONDITIONAL_S
Y_MEAS 261 [(1,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 262 [(0,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
DISCARD 263 [(1,0)] 0 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 264 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 265 [(0,1)] D [] [] [] [] [] [] none
MERGE 266 [(0,1),(0,0)] D [] [268,269,270,271] [] [] [((0,0),(0,1))] [] none
DISCARD 267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 268 [(0,1),(0,0)] D [266] [] [] [] [((0,0),(0,1))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(0,1)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(0,1)] 0 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 272 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 273 [(1,0)] D [] [] [] [] [] [] none
MERGE 274 [(1,0),(0,0)] D [] [276,277,278,279] [] [] [((0,0),(1,0))] [] none
DISCARD 275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 276 [(1,0),(0,0)] D [274] [] [] [] [((0,0),(1,0))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(1,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(0,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(1,0)] 0 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 280 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 281 [(0,1)] D [] [] [] [] [] [] none
MERGE 282 [(0,1),(0,0)] D [] [284,285,286,287] [] [] [((0,0),(0,1))] [] none
DISCARD 283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 284 [(0,1),(0,0)] D [282] [] [] [] [((0,0),(0,1))] [284,285,286,287] CONDITIONAL_S
Y_MEAS 285 [(0,1)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 286 [(0,0)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
DISCARD 287 [(0,1)] 0 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 288 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 289 [(1,0)] D [] [] [] [] [] [] none
MERGE 290 [(1,0),(0,0)] D [] [292,293,294,295] [] [] [((0,0),(1,0))] [] none
DISCARD 291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 292 [(1,0),(0,0)] D [290] [] [] [] [((0,0),(1,0))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(1,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(0,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(1,0)] 0 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 296 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 297 [(0,1)] D [] [] [] [] [] [] none
MERGE 298 [(0,1),(0,0)] D [] [300,301,302,303] [] [] [((0,0),(0,1))] [] none
DISCARD 299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 300 [(0,1),(0,0)] D [298] [] [] [] [((0,0),(0,1))] [300,301,302,303] CONDITIONAL_S
Y_MEAS 301 [(0,1)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 302 [(0,0)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
DISCARD 303 [(0,1)] 0 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 304 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 305 [(1,0)] D [] [] [] [] [] [] none
MERGE 306 [(1,0),(0,0)] D [] [308,309,310,311] [] [] [((0,0),(1,0))] [] none
DISCARD 307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 308 [(1,0),(0,0)] D [306] [] [] [] [((0,0),(1,0))] [308,309,310,311] CONDITIONAL_S
Y_MEAS 309 [(1,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 310 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
DISCARD 311 [(1,0)] 0 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 312 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 313 [(0,1)] D [] [] [] [] [] [] none
MERGE 314 [(0,1),(0,0)] D [] [316,317,318,319] [] [] [((0,0),(0,1))] [] none
DISCARD 315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 316 [(0,1),(0,0)] D [314] [] [] [] [((0,0),(0,1))] [316,317,318,319] CONDITIONAL_S
Y_MEAS 317 [(0,1)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 318 [(0,0)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
DISCARD 319 [(0,1)] 0 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 320 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 321 [(1,0)] D [] [] [] [] [] [] none
MERGE 322 [(1,0),(0,0)] D [] [324,325,326,327] [] [] [((0,0),(1,0))] [] none
DISCARD 323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 324 [(1,0),(0,0)] D [322] [] [] [] [((0,0),(1,0))] [324,325,326,327] CONDITIONAL_S
Y_MEAS 325 [(1,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 326 [(0,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
DISCARD 327 [(1,0)] 0 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 328 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 329 [(0,1)] D [] [] [] [] [] [] none
MERGE 330 [(0,1),(0,0)] D [] [332,333,334,335] [] [] [((0,0),(0,1))] [] none
DISCARD 331 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 332 [(0,1),(0,0)] D [330] [] [] [] [((0,0),(0,1))] [332,333,334,335] CONDITIONAL_S
Y_MEAS 333 [(0,1)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 334 [(0,0)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
DISCARD 335 [(0,1)] 0 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 336 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 337 [(1,0)] D [] [] [] [] [] [] none
MERGE 338 [(1,0),(0,0)] D [] [340,341,342,343] [] [] [((0,0),(1,0))] [] none
DISCARD 339 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 340 [(1,0),(0,0)] D [338] [] [] [] [((0,0),(1,0))] [340,341,342,343] CONDITIONAL_S
Y_MEAS 341 [(1,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 342 [(0,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
DISCARD 343 [(1,0)] 0 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 344 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 345 [(0,1)] D [] [] [] [] [] [] none
MERGE 346 [(0,1),(0,0)] D [] [348,349,350,351] [] [] [((0,0),(0,1))] [] none
DISCARD 347 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 348 [(0,1),(0,0)] D [346] [] [] [] [((0,0),(0,1))] [348,349,350,351] CONDITIONAL_S
Y_MEAS 349 [(0,1)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 350 [(0,0)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
DISCARD 351 [(0,1)] 0 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 352 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 353 [(1,0)] D [] [] [] [] [] [] none
MERGE 354 [(1,0),(0,0)] D [] [356,357,358,359] [] [] [((0,0),(1,0))] [] none
DISCARD 355 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 356 [(1,0),(0,0)] D [354] [] [] [] [((0,0),(1,0))] [356,357,358,359] CONDITIONAL_S
Y_MEAS 357 [(1,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 358 [(0,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
DISCARD 359 [(1,0)] 0 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 360 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 361 [(0,1)] D [] [] [] [] [] [] none
MERGE 362 [(0,1),(0,0)] D [] [364,365,366,367] [] [] [((0,0),(0,1))] [] none
DISCARD 363 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 364 [(0,1),(0,0)] D [362] [] [] [] [((0,0),(0,1))] [364,365,366,367] CONDITIONAL_S
Y_MEAS 365 [(0,1)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 366 [(0,0)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
DISCARD 367 [(0,1)] 0 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 368 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 369 [(1,0)] D [] [] [] [] [] [] none
MERGE 370 [(1,0),(0,0)] D [] [372,373,374,375] [] [] [((0,0),(1,0))] [] none
DISCARD 371 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 372 [(1,0),(0,0)] D [370] [] [] [] [((0,0),(1,0))] [372,373,374,375] CONDITIONAL_S
Y_MEAS 373 [(1,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 374 [(0,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
DISCARD 375 [(1,0)] 0 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 376 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 377 [(0,1)] D [] [] [] [] [] [] none
MERGE 378 [(0,1),(0,0)] D [] [380,381,382,383] [] [] [((0,0),(0,1))] [] none
DISCARD 379 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 380 [(0,1),(0,0)] D [378] [] [] [] [((0,0),(0,1))] [380,381,382,383] CONDITIONAL_S
Y_MEAS 381 [(0,1)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 382 [(0,0)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
DISCARD 383 [(0,1)] 0 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 384 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 385 [(1,0)] D [] [] [] [] [] [] none
MERGE 386 [(1,0),(0,0)] D [] [388,389,390,391] [] [] [((0,0),(1,0))] [] none
DISCARD 387 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 388 [(1,0),(0,0)] D [386] [] [] [] [((0,0),(1,0))] [388,389,390,391] CONDITIONAL_S
Y_MEAS 389 [(1,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 390 [(0,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
DISCARD 391 [(1,0)] 0 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 392 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 393 [(0,1)] D [] [] [] [] [] [] none
MERGE 394 [(0,1),(0,0)] D [] [396,397,398,399] [] [] [((0,0),(0,1))] [] none
DISCARD 395 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 396 [(0,1),(0,0)] D [394] [] [] [] [((0,0),(0,1))] [396,397,398,399] CONDITIONAL_S
Y_MEAS 397 [(0,1)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 398 [(0,0)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
DISCARD 399 [(0,1)] 0 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 400 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 401 [(1,0)] D [] [] [] [] [] [] none
MERGE 402 [(1,0),(0,0)] D [] [404,405,406,407] [] [] [((0,0),(1,0))] [] none
DISCARD 403 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 404 [(1,0),(0,0)] D [402] [] [] [] [((0,0),(1,0))] [404,405,406,407] CONDITIONAL_S
Y_MEAS 405 [(1,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 406 [(0,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
DISCARD 407 [(1,0)] 0 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 408 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 409 [(0,1)] D [] [] [] [] [] [] none
MERGE 410 [(0,1),(0,0)] D [] [412,413,414,415] [] [] [((0,0),(0,1))] [] none
DISCARD 411 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 412 [(0,1),(0,0)] D [410] [] [] [] [((0,0),(0,1))] [412,413,414,415] CONDITIONAL_S
Y_MEAS 413 [(0,1)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 414 [(0,0)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
DISCARD 415 [(0,1)] 0 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 416 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 417 [(1,0)] D [] [] [] [] [] [] none
MERGE 418 [(1,0),(0,0)] D [] [420,421,422,423] [] [] [((0,0),(1,0))] [] none
DISCARD 419 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 420 [(1,0),(0,0)] D [418] [] [] [] [((0,0),(1,0))] [420,421,422,423] CONDITIONAL_S
Y_MEAS 421 [(1,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 422 [(0,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
DISCARD 423 [(1,0)] 0 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 424 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 425 [(0,1)] D [] [] [] [] [] [] none
MERGE 426 [(0,1),(0,0)] D [] [428,429,430,431] [] [] [((0,0),(0,1))] [] none
DISCARD 427 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 428 [(0,1),(0,0)] D [426] [] [] [] [((0,0),(0,1))] [428,429,430,431] CONDITIONAL_S
Y_MEAS 429 [(0,1)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 430 [(0,0)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
DISCARD 431 [(0,1)] 0 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 432 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 433 [(1,0)] D [] [] [] [] [] [] none
MERGE 434 [(1,0),(0,0)] D [] [436,437,438,439] [] [] [((0,0),(1,0))] [] none
DISCARD 435 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 436 [(1,0),(0,0)] D [434] [] [] [] [((0,0),(1,0))] [436,437,438,439] CONDITIONAL_S
Y_MEAS 437 [(1,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 438 [(0,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
DISCARD 439 [(1,0)] 0 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 440 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 441 [(0,1)] D [] [] [] [] [] [] none
MERGE 442 [(0,1),(0,0)] D [] [444,445,446,447] [] [] [((0,0),(0,1))] [] none
DISCARD 443 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 444 [(0,1),(0,0)] D [442] [] [] [] [((0,0),(0,1))] [444,445,446,447] CONDITIONAL_S
Y_MEAS 445 [(0,1)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 446 [(0,0)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
DISCARD 447 [(0,1)] 0 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 448 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 449 [(1,0)] D [] [] [] [] [] [] none
MERGE 450 [(1,0),(0,0)] D [] [452,453,454,455] [] [] [((0,0),(1,0))] [] none
DISCARD 451 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 452 [(1,0),(0,0)] D [450] [] [] [] [((0,0),(1,0))] [452,453,454,455] CONDITIONAL_S
Y_MEAS 453 [(1,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 454 [(0,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
DISCARD 455 [(1,0)] 0 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 456 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 457 [(0,1)] D [] [] [] [] [] [] none
MERGE 458 [(0,1),(0,0)] D [] [460,461,462,463] [] [] [((0,0),(0,1))] [] none
DISCARD 459 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 460 [(0,1),(0,0)] D [458] [] [] [] [((0,0),(0,1))] [460,461,462,463] CONDITIONAL_S
Y_MEAS 461 [(0,1)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 462 [(0,0)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
DISCARD 463 [(0,1)] 0 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 464 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 465 [(1,0)] D [] [] [] [] [] [] none
MERGE 466 [(1,0),(0,0)] D [] [468,469,470,471] [] [] [((0,0),(1,0))] [] none
DISCARD 467 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 468 [(1,0),(0,0)] D [466] [] [] [] [((0,0),(1,0))] [468,469,470,471] CONDITIONAL_S
Y_MEAS 469 [(1,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 470 [(0,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
DISCARD 471 [(1,0)] 0 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 472 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 473 [(0,1)] D [] [] [] [] [] [] none
MERGE 474 [(0,1),(0,0)] D [] [476,477,478,479] [] [] [((0,0),(0,1))] [] none
DISCARD 475 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 476 [(0,1),(0,0)] D [474] [] [] [] [((0,0),(0,1))] [476,477,478,479] CONDITIONAL_S
Y_MEAS 477 [(0,1)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 478 [(0,0)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
DISCARD 479 [(0,1)] 0 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 480 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 481 [(1,0)] D [] [] [] [] [] [] none
MERGE 482 [(1,0),(0,0)] D [] [484,485,486,487] [] [] [((0,0),(1,0))] [] none
DISCARD 483 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 484 [(1,0),(0,0)] D [482] [] [] [] [((0,0),(1,0))] [484,485,486,487] CONDITIONAL_S
Y_MEAS 485 [(1,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 486 [(0,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
DISCARD 487 [(1,0)] 0 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 488 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 489 [(0,1)] D [] [] [] [] [] [] none
MERGE 490 [(0,1),(0,0)] D [] [492,493,494,495] [] [] [((0,0),(0,1))] [] none
DISCARD 491 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 492 [(0,1),(0,0)] D [490] [] [] [] [((0,0),(0,1))] [492,493,494,495] CONDITIONAL_S
Y_MEAS 493 [(0,1)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 494 [(0,0)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
DISCARD 495 [(0,1)] 0 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 496 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 497 [(1,0)] D [] [] [] [] [] [] none
MERGE 498 [(1,0),(0,0)] D [] [500,501,502,503] [] [] [((0,0),(1,0))] [] none
DISCARD 499 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 500 [(1,0),(0,0)] D [498] [] [] [] [((0,0),(1,0))] [500,501,502,503] CONDITIONAL_S
Y_MEAS 501 [(1,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 502 [(0,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
DISCARD 503 [(1,0)] 0 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 504 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 505 [(0,1)] D [] [] [] [] [] [] none
MERGE 506 [(0,1),(0,0)] D [] [508,509,510,511] [] [] [((0,0),(0,1))] [] none
DISCARD 507 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 508 [(0,1),(0,0)] D [506] [] [] [] [((0,0),(0,1))] [508,509,510,511] CONDITIONAL_S
Y_MEAS 509 [(0,1)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 510 [(0,0)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
DISCARD 511 [(0,1)] 0 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 512 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 513 [(1,0)] D [] [] [] [] [] [] none
MERGE 514 [(1,0),(0,0)] D [] [516,517,518,519] [] [] [((0,0),(1,0))] [] none
DISCARD 515 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 516 [(1,0),(0,0)] D [514] [] [] [] [((0,0),(1,0))] [516,517,518,519] CONDITIONAL_S
Y_MEAS 517 [(1,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 518 [(0,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
DISCARD 519 [(1,0)] 0 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 520 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 521 [(0,1)] D [] [] [] [] [] [] none
MERGE 522 [(0,1),(0,0)] D [] [524,525,526,527] [] [] [((0,0),(0,1))] [] none
DISCARD 523 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 524 [(0,1),(0,0)] D [522] [] [] [] [((0,0),(0,1))] [524,525,526,527] CONDITIONAL_S
Y_MEAS 525 [(0,1)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 526 [(0,0)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
DISCARD 527 [(0,1)] 0 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 528 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 529 [(1,0)] D [] [] [] [] [] [] none
MERGE 530 [(1,0),(0,0)] D [] [532,533,534,535] [] [] [((0,0),(1,0))] [] none
DISCARD 531 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 532 [(1,0),(0,0)] D [530] [] [] [] [((0,0),(1,0))] [532,533,534,535] CONDITIONAL_S
Y_MEAS 533 [(1,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 534 [(0,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
DISCARD 535 [(1,0)] 0 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 536 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 537 [(0,1)] D [] [] [] [] [] [] none
MERGE 538 [(0,1),(0,0)] D [] [540,541,542,543] [] [] [((0,0),(0,1))] [] none
DISCARD 539 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 540 [(0,1),(0,0)] D [538] [] [] [] [((0,0),(0,1))] [540,541,542,543] CONDITIONAL_S
Y_MEAS 541 [(0,1)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 542 [(0,0)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
DISCARD 543 [(0,1)] 0 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 544 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 545 [(1,0)] D [] [] [] [] [] [] none
MERGE 546 [(1,0),(0,0)] D [] [548,549,550,551] [] [] [((0,0),(1,0))] [] none
DISCARD 547 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 548 [(1,0),(0,0)] D [546] [] [] [] [((0,0),(1,0))] [548,549,550,551] CONDITIONAL_S
Y_MEAS 549 [(1,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 550 [(0,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
DISCARD 551 [(1,0)] 0 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 552 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 553 [(0,1)] D [] [] [] [] [] [] none
MERGE 554 [(0,1),(0,0)] D [] [556,557,558,559] [] [] [((0,0),(0,1))] [] none
DISCARD 555 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 556 [(0,1),(0,0)] D [554] [] [] [] [((0,0),(0,1))] [556,557,558,559] CONDITIONAL_S
Y_MEAS 557 [(0,1)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 558 [(0,0)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
DISCARD 559 [(0,1)] 0 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 560 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 561 [(1,0)] D [] [] [] [] [] [] none
MERGE 562 [(1,0),(0,0)] D [] [564,565,566,567] [] [] [((0,0),(1,0))] [] none
DISCARD 563 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 564 [(1,0),(0,0)] D [562] [] [] [] [((0,0),(1,0))] [564,565,566,567] CONDITIONAL_S
Y_MEAS 565 [(1,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 566 [(0,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
DISCARD 567 [(1,0)] 0 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 568 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 569 [(0,1)] D [] [] [] [] [] [] none
MERGE 570 [(0,1),(0,0)] D [] [572,573,574,575] [] [] [((0,0),(0,1))] [] none
DISCARD 571 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 572 [(0,1),(0,0)] D [570] [] [] [] [((0,0),(0,1))] [572,573,574,575] CONDITIONAL_S
Y_MEAS 573 [(0,1)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 574 [(0,0)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
DISCARD 575 [(0,1)] 0 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 576 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 577 [(1,0)] D [] [] [] [] [] [] none
MERGE 578 [(1,0),(0,0)] D [] [580,581,582,583] [] [] [((0,0),(1,0))] [] none
DISCARD 579 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 580 [(1,0),(0,0)] D [578] [] [] [] [((0,0),(1,0))] [580,581,582,583] CONDITIONAL_S
Y_MEAS 581 [(1,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 582 [(0,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
DISCARD 583 [(1,0)] 0 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 584 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 585 [(0,1)] D [] [] [] [] [] [] none
MERGE 586 [(0,1),(0,0)] D [] [588,589,590,591] [] [] [((0,0),(0,1))] [] none
DISCARD 587 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 588 [(0,1),(0,0)] D [586] [] [] [] [((0,0),(0,1))] [588,589,590,591] CONDITIONAL_S
Y_MEAS 589 [(0,1)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 590 [(0,0)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
DISCARD 591 [(0,1)] 0 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 592 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 593 [(1,0)] D [] [] [] [] [] [] none
MERGE 594 [(1,0),(0,0)] D [] [596,597,598,599] [] [] [((0,0),(1,0))] [] none
DISCARD 595 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 596 [(1,0),(0,0)] D [594] [] [] [] [((0,0),(1,0))] [596,597,598,599] CONDITIONAL_S
Y_MEAS 597 [(1,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 598 [(0,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
DISCARD 599 [(1,0)] 0 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 600 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 601 [(0,1)] D [] [] [] [] [] [] none
MERGE 602 [(0,1),(0,0)] D [] [604,605,606,607] [] [] [((0,0),(0,1))] [] none
DISCARD 603 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 604 [(0,1),(0,0)] D [602] [] [] [] [((0,0),(0,1))] [604,605,606,607] CONDITIONAL_S
Y_MEAS 605 [(0,1)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 606 [(0,0)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
DISCARD 607 [(0,1)] 0 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 608 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 609 [(1,0)] D [] [] [] [] [] [] none
MERGE 610 [(1,0),(0,0)] D [] [612,613,614,615] [] [] [((0,0),(1,0))] [] none
DISCARD 611 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 612 [(1,0),(0,0)] D [610] [] [] [] [((0,0),(1,0))] [612,613,614,615] CONDITIONAL_S
Y_MEAS 613 [(1,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 614 [(0,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
DISCARD 615 [(1,0)] 0 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 616 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 617 [(0,1)] D [] [] [] [] [] [] none
MERGE 618 [(0,1),(0,0)] D [] [620,621,622,623] [] [] [((0,0),(0,1))] [] none
DISCARD 619 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 620 [(0,1),(0,0)] D [618] [] [] [] [((0,0),(0,1))] [620,621,622,623] CONDITIONAL_S
Y_MEAS 621 [(0,1)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 622 [(0,0)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
DISCARD 623 [(0,1)] 0 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 624 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 625 [(1,0)] D [] [] [] [] [] [] none
MERGE 626 [(1,0),(0,0)] D [] [628,629,630,631] [] [] [((0,0),(1,0))] [] none
DISCARD 627 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 628 [(1,0),(0,0)] D [626] [] [] [] [((0,0),(1,0))] [628,629,630,631] CONDITIONAL_S
Y_MEAS 629 [(1,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 630 [(0,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
DISCARD 631 [(1,0)] 0 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 632 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 633 [(0,1)] D [] [] [] [] [] [] none
MERGE 634 [(0,1),(0,0)] D [] [636,637,638,639] [] [] [((0,0),(0,1))] [] none
DISCARD 635 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 636 [(0,1),(0,0)] D [634] [] [] [] [((0,0),(0,1))] [636,637,638,639] CONDITIONAL_S
Y_MEAS 637 [(0,1)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 638 [(0,0)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
DISCARD 639 [(0,1)] 0 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 640 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 641 [(1,0)] D [] [] [] [] [] [] none
MERGE 642 [(1,0),(0,0)] D [] [644,645,646,647] [] [] [((0,0),(1,0))] [] none
DISCARD 643 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 644 [(1,0),(0,0)] D [642] [] [] [] [((0,0),(1,0))] [644,645,646,647] CONDITIONAL_S
Y_MEAS 645 [(1,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 646 [(0,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
DISCARD 647 [(1,0)] 0 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 648 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 649 [(0,1)] D [] [] [] [] [] [] none
MERGE 650 [(0,1),(0,0)] D [] [652,653,654,655] [] [] [((0,0),(0,1))] [] none
DISCARD 651 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 652 [(0,1),(0,0)] D [650] [] [] [] [((0,0),(0,1))] [652,653,654,655] CONDITIONAL_S
Y_MEAS 653 [(0,1)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 654 [(0,0)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
DISCARD 655 [(0,1)] 0 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 656 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 657 [(1,0)] D [] [] [] [] [] [] none
MERGE 658 [(1,0),(0,0)] D [] [660,661,662,663] [] [] [((0,0),(1,0))] [] none
DISCARD 659 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 660 [(1,0),(0,0)] D [658] [] [] [] [((0,0),(1,0))] [660,661,662,663] CONDITIONAL_S
Y_MEAS 661 [(1,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 662 [(0,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
DISCARD 663 [(1,0)] 0 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 664 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 665 [(0,1)] D [] [] [] [] [] [] none
MERGE 666 [(0,1),(0,0)] D [] [668,669,670,671] [] [] [((0,0),(0,1))] [] none
DISCARD 667 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 668 [(0,1),(0,0)] D [666] [] [] [] [((0,0),(0,1))] [668,669,670,671] CONDITIONAL_S
Y_MEAS 669 [(0,1)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 670 [(0,0)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
DISCARD 671 [(0,1)] 0 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 672 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 673 [(1,0)] D [] [] [] [] [] [] none
MERGE 674 [(1,0),(0,0)] D [] [676,677,678,679] [] [] [((0,0),(1,0))] [] none
DISCARD 675 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 676 [(1,0),(0,0)] D [674] [] [] [] [((0,0),(1,0))] [676,677,678,679] CONDITIONAL_S
Y_MEAS 677 [(1,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 678 [(0,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
DISCARD 679 [(1,0)] 0 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 680 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 681 [(0,1)] D [] [] [] [] [] [] none
MERGE 682 [(0,1),(0,0)] D [] [684,685,686,687] [] [] [((0,0),(0,1))] [] none
DISCARD 683 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 684 [(0,1),(0,0)] D [682] [] [] [] [((0,0),(0,1))] [684,685,686,687] CONDITIONAL_S
Y_MEAS 685 [(0,1)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 686 [(0,0)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
DISCARD 687 [(0,1)] 0 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 688 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 689 [(1,0)] D [] [] [] [] [] [] none
MERGE 690 [(1,0),(0,0)] D [] [692,693,694,695] [] [] [((0,0),(1,0))] [] none
DISCARD 691 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 692 [(1,0),(0,0)] D [690] [] [] [] [((0,0),(1,0))] [692,693,694,695] CONDITIONAL_S
Y_MEAS 693 [(1,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 694 [(0,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
DISCARD 695 [(1,0)] 0 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 696 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 697 [(0,1)] D [] [] [] [] [] [] none
MERGE 698 [(0,1),(0,0)] D [] [700,701,702,703] [] [] [((0,0),(0,1))] [] none
DISCARD 699 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 700 [(0,1),(0,0)] D [698] [] [] [] [((0,0),(0,1))] [700,701,702,703] CONDITIONAL_S
Y_MEAS 701 [(0,1)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 702 [(0,0)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
DISCARD 703 [(0,1)] 0 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 704 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 705 [(1,0)] D [] [] [] [] [] [] none
MERGE 706 [(1,0),(0,0)] D [] [708,709,710,711] [] [] [((0,0),(1,0))] [] none
DISCARD 707 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 708 [(1,0),(0,0)] D [706] [] [] [] [((0,0),(1,0))] [708,709,710,711] CONDITIONAL_S
Y_MEAS 709 [(1,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 710 [(0,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
DISCARD 711 [(1,0)] 0 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 712 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 713 [(0,1)] D [] [] [] [] [] [] none
MERGE 714 [(0,1),(0,0)] D [] [716,717,718,719] [] [] [((0,0),(0,1))] [] none
DISCARD 715 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 716 [(0,1),(0,0)] D [714] [] [] [] [((0,0),(0,1))] [716,717,718,719] CONDITIONAL_S
Y_MEAS 717 [(0,1)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 718 [(0,0)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
DISCARD 719 [(0,1)] 0 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 720 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 721 [(1,0)] D [] [] [] [] [] [] none
MERGE 722 [(1,0),(0,0)] D [] [724,725,726,727] [] [] [((0,0),(1,0))] [] none
DISCARD 723 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 724 [(1,0),(0,0)] D [722] [] [] [] [((0,0),(1,0))] [724,725,726,727] CONDITIONAL_S
Y_MEAS 725 [(1,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 726 [(0,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
DISCARD 727 [(1,0)] 0 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 728 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 729 [(0,1)] D [] [] [] [] [] [] none
MERGE 730 [(0,1),(0,0)] D [] [732,733,734,735] [] [] [((0,0),(0,1))] [] none
DISCARD 731 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 732 [(0,1),(0,0)] D [730] [] [] [] [((0,0),(0,1))] [732,733,734,735] CONDITIONAL_S
Y_MEAS 733 [(0,1)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 734 [(0,0)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
DISCARD 735 [(0,1)] 0 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 736 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 737 [(1,0)] D [] [] [] [] [] [] none
MERGE 738 [(1,0),(0,0)] D [] [740,741,742,743] [] [] [((0,0),(1,0))] [] none
DISCARD 739 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 740 [(1,0),(0,0)] D [738] [] [] [] [((0,0),(1,0))] [740,741,742,743] CONDITIONAL_S
Y_MEAS 741 [(1,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 742 [(0,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
DISCARD 743 [(1,0)] 0 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 744 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 745 [(0,1)] D [] [] [] [] [] [] none
MERGE 746 [(0,1),(0,0)] D [] [748,749,750,751] [] [] [((0,0),(0,1))] [] none
DISCARD 747 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 748 [(0,1),(0,0)] D [746] [] [] [] [((0,0),(0,1))] [748,749,750,751] CONDITIONAL_S
Y_MEAS 749 [(0,1)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 750 [(0,0)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
DISCARD 751 [(0,1)] 0 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 752 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 753 [(1,0)] D [] [] [] [] [] [] none
MERGE 754 [(1,0),(0,0)] D [] [756,757,758,759] [] [] [((0,0),(1,0))] [] none
DISCARD 755 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 756 [(1,0),(0,0)] D [754] [] [] [] [((0,0),(1,0))] [756,757,758,759] CONDITIONAL_S
Y_MEAS 757 [(1,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 758 [(0,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
DISCARD 759 [(1,0)] 0 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 760 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 761 [(0,1)] D [] [] [] [] [] [] none
MERGE 762 [(0,1),(0,0)] D [] [764,765,766,767] [] [] [((0,0),(0,1))] [] none
DISCARD 763 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 764 [(0,1),(0,0)] D [762] [] [] [] [((0,0),(0,1))] [764,765,766,767] CONDITIONAL_S
Y_MEAS 765 [(0,1)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 766 [(0,0)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
DISCARD 767 [(0,1)] 0 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 768 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 769 [(1,0)] D [] [] [] [] [] [] none
MERGE 770 [(1,0),(0,0)] D [] [772,773,774,775] [] [] [((0,0),(1,0))] [] none
DISCARD 771 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 772 [(1,0),(0,0)] D [770] [] [] [] [((0,0),(1,0))] [772,773,774,775] CONDITIONAL_S
Y_MEAS 773 [(1,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 774 [(0,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
DISCARD 775 [(1,0)] 0 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 776 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 777 [(0,1)] D [] [] [] [] [] [] none
MERGE 778 [(0,1),(0,0)] D [] [780,781,782,783] [] [] [((0,0),(0,1))] [] none
DISCARD 779 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 780 [(0,1),(0,0)] D [778] [] [] [] [((0,0),(0,1))] [780,781,782,783] CONDITIONAL_S
Y_MEAS 781 [(0,1)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 782 [(0,0)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
DISCARD 783 [(0,1)] 0 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 784 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 785 [(1,0)] D [] [] [] [] [] [] none
MERGE 786 [(1,0),(0,0)] D [] [788,789,790,791] [] [] [((0,0),(1,0))] [] none
DISCARD 787 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 788 [(1,0),(0,0)] D [786] [] [] [] [((0,0),(1,0))] [788,789,790,791] CONDITIONAL_S
Y_MEAS 789 [(1,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 790 [(0,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
DISCARD 791 [(1,0)] 0 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 792 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 793 [(0,1)] D [] [] [] [] [] [] none
MERGE 794 [(0,1),(0,0)] D [] [796,797,798,799] [] [] [((0,0),(0,1))] [] none
DISCARD 795 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 796 [(0,1),(0,0)] D [794] [] [] [] [((0,0),(0,1))] [796,797,798,799] CONDITIONAL_S
Y_MEAS 797 [(0,1)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 798 [(0,0)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
DISCARD 799 [(0,1)] 0 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 800 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 801 [(1,0)] D [] [] [] [] [] [] none
MERGE 802 [(1,0),(0,0)] D [] [804,805,806,807] [] [] [((0,0),(1,0))] [] none
DISCARD 803 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 804 [(1,0),(0,0)] D [802] [] [] [] [((0,0),(1,0))] [804,805,806,807] CONDITIONAL_S
Y_MEAS 805 [(1,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 806 [(0,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
DISCARD 807 [(1,0)] 0 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 808 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 809 [(0,1)] D [] [] [] [] [] [] none
MERGE 810 [(0,1),(0,0)] D [] [812,813,814,815] [] [] [((0,0),(0,1))] [] none
DISCARD 811 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 812 [(0,1),(0,0)] D [810] [] [] [] [((0,0),(0,1))] [812,813,814,815] CONDITIONAL_S
Y_MEAS 813 [(0,1)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 814 [(0,0)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
DISCARD 815 [(0,1)] 0 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 816 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 817 [(1,0)] D [] [] [] [] [] [] none
MERGE 818 [(1,0),(0,0)] D [] [820,821,822,823] [] [] [((0,0),(1,0))] [] none
DISCARD 819 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 820 [(1,0),(0,0)] D [818] [] [] [] [((0,0),(1,0))] [820,821,822,823] CONDITIONAL_S
Y_MEAS 821 [(1,0)] HALF_D_PLUS_2 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
IDLE 822 [(0,0)] HALF_D_PLUS_2 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
DISCARD 823 [(1,0)] 0 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
IDLE 824 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 825 [(0,1)] D [] [] [] [] [] [] none
MERGE 826 [(0,1),(0,0)] D [] [828,829,830,831] [] [] [((0,0),(0,1))] [] none
DISCARD 827 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 828 [(0,1),(0,0)] D [826] [] [] [] [((0,0),(0,1))] [828,829,830,831] CONDITIONAL_S
Y_MEAS 829 [(0,1)] HALF_D_PLUS_2 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
IDLE 830 [(0,0)] HALF_D_PLUS_2 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
DISCARD 831 [(0,1)] 0 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
IDLE 832 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 833 [(1,0)] D [] [] [] [] [] [] none
MERGE 834 [(1,0),(0,0)] D [] [836,837,838,839] [] [] [((0,0),(1,0))] [] none
DISCARD 835 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 836 [(1,0),(0,0)] D [834] [] [] [] [((0,0),(1,0))] [836,837,838,839] CONDITIONAL_S
Y_MEAS 837 [(1,0)] HALF_D_PLUS_2 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
IDLE 838 [(0,0)] HALF_D_PLUS_2 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
DISCARD 839 [(1,0)] 0 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
IDLE 840 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 841 [(0,1)] D [] [] [] [] [] [] none
MERGE 842 [(0,1),(0,0)] D [] [844,845,846,847] [] [] [((0,0),(0,1))] [] none
DISCARD 843 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 844 [(0,1),(0,0)] D [842] [] [] [] [((0,0),(0,1))] [844,845,846,847] CONDITIONAL_S
Y_MEAS 845 [(0,1)] HALF_D_PLUS_2 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
IDLE 846 [(0,0)] HALF_D_PLUS_2 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
DISCARD 847 [(0,1)] 0 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
INJECT_T 848 [(1,0)] D [] [] [] [] [] [] none
MERGE 849 [(1,0),(0,0)] D [] [851,852,853,854] [] [] [((0,0),(1,0))] [] none
DISCARD 850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 851 [(1,0),(0,0)] D [849] [] [] [] [((0,0),(1,0))] [851,852,853,854] CONDITIONAL_S
Y_MEAS 852 [(1,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 853 [(0,0)] HALF_D_PLUS_2 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
DISCARD 854 [(1,0)] 0 [849] [] [] [] [] [851,852,853,854] CONDITIONAL_S
IDLE 855 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 856 [(0,1)] D [] [] [] [] [] [] none
MERGE 857 [(0,1),(0,0)] D [] [859,860,861,862] [] [] [((0,0),(0,1))] [] none
DISCARD 858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 859 [(0,1),(0,0)] D [857] [] [] [] [((0,0),(0,1))] [859,860,861,862] CONDITIONAL_S
Y_MEAS 860 [(0,1)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 861 [(0,0)] HALF_D_PLUS_2 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
DISCARD 862 [(0,1)] 0 [857] [] [] [] [] [859,860,861,862] CONDITIONAL_S
IDLE 863 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 864 [(1,0)] D [] [] [] [] [] [] none
MERGE 865 [(1,0),(0,0)] D [] [867,868,869,870] [] [] [((0,0),(1,0))] [] none
DISCARD 866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 867 [(1,0),(0,0)] D [865] [] [] [] [((0,0),(1,0))] [867,868,869,870] CONDITIONAL_S
Y_MEAS 868 [(1,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 869 [(0,0)] HALF_D_PLUS_2 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
DISCARD 870 [(1,0)] 0 [865] [] [] [] [] [867,868,869,870] CONDITIONAL_S
IDLE 871 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 872 [(0,1)] D [] [] [] [] [] [] none
MERGE 873 [(0,1),(0,0)] D [] [875,876,877,878] [] [] [((0,0),(0,1))] [] none
DISCARD 874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 875 [(0,1),(0,0)] D [873] [] [] [] [((0,0),(0,1))] [875,876,877,878] CONDITIONAL_S
Y_MEAS 876 [(0,1)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 877 [(0,0)] HALF_D_PLUS_2 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
DISCARD 878 [(0,1)] 0 [873] [] [] [] [] [875,876,877,878] CONDITIONAL_S
IDLE 879 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 880 [(1,0)] D [] [] [] [] [] [] none
MERGE 881 [(1,0),(0,0)] D [] [883,884,885,886] [] [] [((0,0),(1,0))] [] none
DISCARD 882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 883 [(1,0),(0,0)] D [881] [] [] [] [((0,0),(1,0))] [883,884,885,886] CONDITIONAL_S
Y_MEAS 884 [(1,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 885 [(0,0)] HALF_D_PLUS_2 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
DISCARD 886 [(1,0)] 0 [881] [] [] [] [] [883,884,885,886] CONDITIONAL_S
IDLE 887 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 888 [(0,1)] D [] [] [] [] [] [] none
MERGE 889 [(0,1),(0,0)] D [] [891,892,893,894] [] [] [((0,0),(0,1))] [] none
DISCARD 890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 891 [(0,1),(0,0)] D [889] [] [] [] [((0,0),(0,1))] [891,892,893,894] CONDITIONAL_S
Y_MEAS 892 [(0,1)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 893 [(0,0)] HALF_D_PLUS_2 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
DISCARD 894 [(0,1)] 0 [889] [] [] [] [] [891,892,893,894] CONDITIONAL_S
IDLE 895 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 896 [(1,0)] D [] [] [] [] [] [] none
MERGE 897 [(1,0),(0,0)] D [] [899,900,901,902] [] [] [((0,0),(1,0))] [] none
DISCARD 898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 899 [(1,0),(0,0)] D [897] [] [] [] [((0,0),(1,0))] [899,900,901,902] CONDITIONAL_S
Y_MEAS 900 [(1,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 901 [(0,0)] HALF_D_PLUS_2 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
DISCARD 902 [(1,0)] 0 [897] [] [] [] [] [899,900,901,902] CONDITIONAL_S
IDLE 903 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 904 [(0,1)] D [] [] [] [] [] [] none
MERGE 905 [(0,1),(0,0)] D [] [907,908,909,910] [] [] [((0,0),(0,1))] [] none
DISCARD 906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 907 [(0,1),(0,0)] D [905] [] [] [] [((0,0),(0,1))] [907,908,909,910] CONDITIONAL_S
Y_MEAS 908 [(0,1)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 909 [(0,0)] HALF_D_PLUS_2 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
DISCARD 910 [(0,1)] 0 [905] [] [] [] [] [907,908,909,910] CONDITIONAL_S
IDLE 911 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 912 [(1,0)] D [] [] [] [] [] [] none
MERGE 913 [(1,0),(0,0)] D [] [915,916,917,918] [] [] [((0,0),(1,0))] [] none
DISCARD 914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 915 [(1,0),(0,0)] D [913] [] [] [] [((0,0),(1,0))] [915,916,917,918] CONDITIONAL_S
Y_MEAS 916 [(1,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 917 [(0,0)] HALF_D_PLUS_2 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
DISCARD 918 [(1,0)] 0 [913] [] [] [] [] [915,916,917,918] CONDITIONAL_S
IDLE 919 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 920 [(0,1)] D [] [] [] [] [] [] none
MERGE 921 [(0,1),(0,0)] D [] [923,924,925,926] [] [] [((0,0),(0,1))] [] none
DISCARD 922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 923 [(0,1),(0,0)] D [921] [] [] [] [((0,0),(0,1))] [923,924,925,926] CONDITIONAL_S
Y_MEAS 924 [(0,1)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 925 [(0,0)] HALF_D_PLUS_2 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
DISCARD 926 [(0,1)] 0 [921] [] [] [] [] [923,924,925,926] CONDITIONAL_S
IDLE 927 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 928 [(1,0)] D [] [] [] [] [] [] none
MERGE 929 [(1,0),(0,0)] D [] [931,932,933,934] [] [] [((0,0),(1,0))] [] none
DISCARD 930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 931 [(1,0),(0,0)] D [929] [] [] [] [((0,0),(1,0))] [931,932,933,934] CONDITIONAL_S
Y_MEAS 932 [(1,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 933 [(0,0)] HALF_D_PLUS_2 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
DISCARD 934 [(1,0)] 0 [929] [] [] [] [] [931,932,933,934] CONDITIONAL_S
IDLE 935 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 936 [(0,1)] D [] [] [] [] [] [] none
MERGE 937 [(0,1),(0,0)] D [] [939,940,941,942] [] [] [((0,0),(0,1))] [] none
DISCARD 938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 939 [(0,1),(0,0)] D [937] [] [] [] [((0,0),(0,1))] [939,940,941,942] CONDITIONAL_S
Y_MEAS 940 [(0,1)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 941 [(0,0)] HALF_D_PLUS_2 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
DISCARD 942 [(0,1)] 0 [937] [] [] [] [] [939,940,941,942] CONDITIONAL_S
IDLE 943 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 944 [(1,0)] D [] [] [] [] [] [] none
MERGE 945 [(1,0),(0,0)] D [] [947,948,949,950] [] [] [((0,0),(1,0))] [] none
DISCARD 946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 947 [(1,0),(0,0)] D [945] [] [] [] [((0,0),(1,0))] [947,948,949,950] CONDITIONAL_S
Y_MEAS 948 [(1,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 949 [(0,0)] HALF_D_PLUS_2 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
DISCARD 950 [(1,0)] 0 [945] [] [] [] [] [947,948,949,950] CONDITIONAL_S
IDLE 951 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 952 [(0,1)] D [] [] [] [] [] [] none
MERGE 953 [(0,1),(0,0)] D [] [955,956,957,958] [] [] [((0,0),(0,1))] [] none
DISCARD 954 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 955 [(0,1),(0,0)] D [953] [] [] [] [((0,0),(0,1))] [955,956,957,958] CONDITIONAL_S
Y_MEAS 956 [(0,1)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 957 [(0,0)] HALF_D_PLUS_2 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
DISCARD 958 [(0,1)] 0 [953] [] [] [] [] [955,956,957,958] CONDITIONAL_S
IDLE 959 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 960 [(1,0)] D [] [] [] [] [] [] none
MERGE 961 [(1,0),(0,0)] D [] [963,964,965,966] [] [] [((0,0),(1,0))] [] none
DISCARD 962 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 963 [(1,0),(0,0)] D [961] [] [] [] [((0,0),(1,0))] [963,964,965,966] CONDITIONAL_S
Y_MEAS 964 [(1,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 965 [(0,0)] HALF_D_PLUS_2 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
DISCARD 966 [(1,0)] 0 [961] [] [] [] [] [963,964,965,966] CONDITIONAL_S
IDLE 967 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 968 [(0,1)] D [] [] [] [] [] [] none
MERGE 969 [(0,1),(0,0)] D [] [971,972,973,974] [] [] [((0,0),(0,1))] [] none
DISCARD 970 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 971 [(0,1),(0,0)] D [969] [] [] [] [((0,0),(0,1))] [971,972,973,974] CONDITIONAL_S
Y_MEAS 972 [(0,1)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 973 [(0,0)] HALF_D_PLUS_2 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
DISCARD 974 [(0,1)] 0 [969] [] [] [] [] [971,972,973,974] CONDITIONAL_S
IDLE 975 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 976 [(1,0)] D [] [] [] [] [] [] none
MERGE 977 [(1,0),(0,0)] D [] [979,980,981,982] [] [] [((0,0),(1,0))] [] none
DISCARD 978 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 979 [(1,0),(0,0)] D [977] [] [] [] [((0,0),(1,0))] [979,980,981,982] CONDITIONAL_S
Y_MEAS 980 [(1,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 981 [(0,0)] HALF_D_PLUS_2 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
DISCARD 982 [(1,0)] 0 [977] [] [] [] [] [979,980,981,982] CONDITIONAL_S
IDLE 983 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 984 [(0,1)] D [] [] [] [] [] [] none
MERGE 985 [(0,1),(0,0)] D [] [987,988,989,990] [] [] [((0,0),(0,1))] [] none
DISCARD 986 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 987 [(0,1),(0,0)] D [985] [] [] [] [((0,0),(0,1))] [987,988,989,990] CONDITIONAL_S
Y_MEAS 988 [(0,1)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 989 [(0,0)] HALF_D_PLUS_2 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
DISCARD 990 [(0,1)] 0 [985] [] [] [] [] [987,988,989,990] CONDITIONAL_S
IDLE 991 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 992 [(1,0)] D [] [] [] [] [] [] none
MERGE 993 [(1,0),(0,0)] D [] [995,996,997,998] [] [] [((0,0),(1,0))] [] none
DISCARD 994 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 995 [(1,0),(0,0)] D [993] [] [] [] [((0,0),(1,0))] [995,996,997,998] CONDITIONAL_S
Y_MEAS 996 [(1,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 997 [(0,0)] HALF_D_PLUS_2 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
DISCARD 998 [(1,0)] 0 [993] [] [] [] [] [995,996,997,998] CONDITIONAL_S
IDLE 999 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 1000 [(0,1)] D [] [] [] [] [] [] none
MERGE 1001 [(0,1),(0,0)] D [] [1003,1004,1005,1006] [] [] [((0,0),(0,1))] [] none
DISCARD 1002 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1003 [(0,1),(0,0)] D [1001] [] [] [] [((0,0),(0,1))] [1003,1004,1005,1006] CONDITIONAL_S
Y_MEAS 1004 [(0,1)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
IDLE 1005 [(0,0)] HALF_D_PLUS_2 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
DISCARD 1006 [(0,1)] 0 [1001] [] [] [] [] [1003,1004,1005,1006] CONDITIONAL_S
INJECT_T 1007 [(1,0)] D [] [] [] [] [] [] none
MERGE 1008 [(1,0),(0,0)] D [] [1010,1011,1012,1013] [] [] [((0,0),(1,0))] [] none
DISCARD 1009 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1010 [(1,0),(0,0)] D [1008] [] [] [] [((0,0),(1,0))] [1010,1011,1012,1013] CONDITIONAL_S
Y_MEAS 1011 [(1,0)] HALF_D_PLUS_2 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
IDLE 1012 [(0,0)] HALF_D_PLUS_2 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
DISCARD 1013 [(1,0)] 0 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
IDLE 1014 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 1015 [(0,1)] D [] [] [] [] [] [] none
MERGE 1016 [(0,1),(0,0)] D [] [1018,1019,1020,1021] [] [] [((0,0),(0,1))] [] none
DISCARD 1017 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1018 [(0,1),(0,0)] D [1016] [] [] [] [((0,0),(0,1))] [1018,1019,1020,1021] CONDITIONAL_S
Y_MEAS 1019 [(0,1)] HALF_D_PLUS_2 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
IDLE 1020 [(0,0)] HALF_D_PLUS_2 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
DISCARD 1021 [(0,1)] 0 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
IDLE 1022 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 1023 [(1,0)] D [] [] [] [] [] [] none
MERGE 1024 [(1,0),(0,0)] D [] [1026,1027,1028,1029] [] [] [((0,0),(1,0))] [] none
DISCARD 1025 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1026 [(1,0),(0,0)] D [1024] [] [] [] [((0,0),(1,0))] [1026,1027,1028,1029] CONDITIONAL_S
Y_MEAS 1027 [(1,0)] HALF_D_PLUS_2 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1028 [(0,0)] HALF_D_PLUS_2 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
DISCARD 1029 [(1,0)] 0 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1030 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 1031 [(0,1)] D [] [] [] [] [] [] none
MERGE 1032 [(0,1),(0,0)] D [] [1034,1035,1036,1037] [] [] [((0,0),(0,1))] [] none
DISCARD 1033 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1034 [(0,1),(0,0)] D [1032] [] [] [] [((0,0),(0,1))] [1034,1035,1036,1037] CONDITIONAL_S
Y_MEAS 1035 [(0,1)] HALF_D_PLUS_2 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1036 [(0,0)] HALF_D_PLUS_2 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
DISCARD 1037 [(0,1)] 0 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1038 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 1039 [(1,0)] D [] [] [] [] [] [] none
MERGE 1040 [(1,0),(0,0)] D [] [1042,1043,1044,1045] [] [] [((0,0),(1,0))] [] none
DISCARD 1041 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1042 [(1,0),(0,0)] D [1040] [] [] [] [((0,0),(1,0))] [1042,1043,1044,1045] CONDITIONAL_S
Y_MEAS 1043 [(1,0)] HALF_D_PLUS_2 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
IDLE 1044 [(0,0)] HALF_D_PLUS_2 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
DISCARD 1045 [(1,0)] 0 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
IDLE 1046 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 1047 [(0,1)] D [] [] [] [] [] [] none
MERGE 1048 [(0,1),(0,0)] D [] [1050,1051,1052,1053] [] [] [((0,0),(0,1))] [] none
DISCARD 1049 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1050 [(0,1),(0,0)] D [1048] [] [] [] [((0,0),(0,1))] [1050,1051,1052,1053] CONDITIONAL_S
Y_MEAS 1051 [(0,1)] HALF_D_PLUS_2 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
IDLE 1052 [(0,0)] HALF_D_PLUS_2 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
DISCARD 1053 [(0,1)] 0 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
IDLE 1054 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1055 [(1,0)] D [] [] [] [] [] [] none
MERGE 1056 [(1,0),(0,0)] D [] [1058,1059,1060,1061] [] [] [((0,0),(1,0))] [] none
DISCARD 1057 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1058 [(1,0),(0,0)] D [1056] [] [] [] [((0,0),(1,0))] [1058,1059,1060,1061] CONDITIONAL_S
Y_MEAS 1059 [(1,0)] HALF_D_PLUS_2 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1060 [(0,0)] HALF_D_PLUS_2 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
DISCARD 1061 [(1,0)] 0 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1062 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1063 [(0,1)] D [] [] [] [] [] [] none
MERGE 1064 [(0,1),(0,0)] D [] [1066,1067,1068,1069] [] [] [((0,0),(0,1))] [] none
DISCARD 1065 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1066 [(0,1),(0,0)] D [1064] [] [] [] [((0,0),(0,1))] [1066,1067,1068,1069] CONDITIONAL_S
Y_MEAS 1067 [(0,1)] HALF_D_PLUS_2 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
IDLE 1068 [(0,0)] HALF_D_PLUS_2 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
DISCARD 1069 [(0,1)] 0 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
IDLE 1070 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 1071 [(1,0)] D [] [] [] [] [] [] none
MERGE 1072 [(1,0),(0,0)] D [] [1074,1075,1076,1077] [] [] [((0,0),(1,0))] [] none
DISCARD 1073 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1074 [(1,0),(0,0)] D [1072] [] [] [] [((0,0),(1,0))] [1074,1075,1076,1077] CONDITIONAL_S
Y_MEAS 1075 [(1,0)] HALF_D_PLUS_2 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
IDLE 1076 [(0,0)] HALF_D_PLUS_2 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
DISCARD 1077 [(1,0)] 0 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
IDLE 1078 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 1079 [(0,1)] D [] [] [] [] [] [] none
MERGE 1080 [(0,1),(0,0)] D [] [1082,1083,1084,1085] [] [] [((0,0),(0,1))] [] none
DISCARD 1081 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1082 [(0,1),(0,0)] D [1080] [] [] [] [((0,0),(0,1))] [1082,1083,1084,1085] CONDITIONAL_S
Y_MEAS 1083 [(0,1)] HALF_D_PLUS_2 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
IDLE 1084 [(0,0)] HALF_D_PLUS_2 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
DISCARD 1085 [(0,1)] 0 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
IDLE 1086 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 1087 [(1,0)] D [] [] [] [] [] [] none
MERGE 1088 [(1,0),(0,0)] D [] [1090,1091,1092,1093] [] [] [((0,0),(1,0))] [] none
DISCARD 1089 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1090 [(1,0),(0,0)] D [1088] [] [] [] [((0,0),(1,0))] [1090,1091,1092,1093] CONDITIONAL_S
Y_MEAS 1091 [(1,0)] HALF_D_PLUS_2 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
IDLE 1092 [(0,0)] HALF_D_PLUS_2 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
DISCARD 1093 [(1,0)] 0 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
IDLE 1094 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 1095 [(0,1)] D [] [] [] [] [] [] none
MERGE 1096 [(0,1),(0,0)] D [] [1098,1099,1100,1101] [] [] [((0,0),(0,1))] [] none
DISCARD 1097 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1098 [(0,1),(0,0)] D [1096] [] [] [] [((0,0),(0,1))] [1098,1099,1100,1101] CONDITIONAL_S
Y_MEAS 1099 [(0,1)] HALF_D_PLUS_2 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
IDLE 1100 [(0,0)] HALF_D_PLUS_2 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
DISCARD 1101 [(0,1)] 0 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
IDLE 1102 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 1103 [(1,0)] D [] [] [] [] [] [] none
MERGE 1104 [(1,0),(0,0)] D [] [1106,1107,1108,1109] [] [] [((0,0),(1,0))] [] none
DISCARD 1105 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1106 [(1,0),(0,0)] D [1104] [] [] [] [((0,0),(1,0))] [1106,1107,1108,1109] CONDITIONAL_S
Y_MEAS 1107 [(1,0)] HALF_D_PLUS_2 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
IDLE 1108 [(0,0)] HALF_D_PLUS_2 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
DISCARD 1109 [(1,0)] 0 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
IDLE 1110 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 1111 [(0,1)] D [] [] [] [] [] [] none
MERGE 1112 [(0,1),(0,0)] D [] [1114,1115,1116,1117] [] [] [((0,0),(0,1))] [] none
DISCARD 1113 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1114 [(0,1),(0,0)] D [1112] [] [] [] [((0,0),(0,1))] [1114,1115,1116,1117] CONDITIONAL_S
Y_MEAS 1115 [(0,1)] HALF_D_PLUS_2 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
IDLE 1116 [(0,0)] HALF_D_PLUS_2 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
DISCARD 1117 [(0,1)] 0 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
IDLE 1118 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 1119 [(1,0)] D [] [] [] [] [] [] none
MERGE 1120 [(1,0),(0,0)] D [] [1122,1123,1124,1125] [] [] [((0,0),(1,0))] [] none
DISCARD 1121 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1122 [(1,0),(0,0)] D [1120] [] [] [] [((0,0),(1,0))] [1122,1123,1124,1125] CONDITIONAL_S
Y_MEAS 1123 [(1,0)] HALF_D_PLUS_2 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
IDLE 1124 [(0,0)] HALF_D_PLUS_2 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
DISCARD 1125 [(1,0)] 0 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
IDLE 1126 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 1127 [(0,1)] D [] [] [] [] [] [] none
MERGE 1128 [(0,1),(0,0)] D [] [1130,1131,1132,1133] [] [] [((0,0),(0,1))] [] none
DISCARD 1129 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1130 [(0,1),(0,0)] D [1128] [] [] [] [((0,0),(0,1))] [1130,1131,1132,1133] CONDITIONAL_S
Y_MEAS 1131 [(0,1)] HALF_D_PLUS_2 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
IDLE 1132 [(0,0)] HALF_D_PLUS_2 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
DISCARD 1133 [(0,1)] 0 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
IDLE 1134 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 1135 [(1,0)] D [] [] [] [] [] [] none
MERGE 1136 [(1,0),(0,0)] D [] [1138,1139,1140,1141] [] [] [((0,0),(1,0))] [] none
DISCARD 1137 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1138 [(1,0),(0,0)] D [1136] [] [] [] [((0,0),(1,0))] [1138,1139,1140,1141] CONDITIONAL_S
Y_MEAS 1139 [(1,0)] HALF_D_PLUS_2 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
IDLE 1140 [(0,0)] HALF_D_PLUS_2 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
DISCARD 1141 [(1,0)] 0 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
IDLE 1142 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 1143 [(0,1)] D [] [] [] [] [] [] none
MERGE 1144 [(0,1),(0,0)] D [] [1146,1147,1148,1149] [] [] [((0,0),(0,1))] [] none
DISCARD 1145 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1146 [(0,1),(0,0)] D [1144] [] [] [] [((0,0),(0,1))] [1146,1147,1148,1149] CONDITIONAL_S
Y_MEAS 1147 [(0,1)] HALF_D_PLUS_2 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
IDLE 1148 [(0,0)] HALF_D_PLUS_2 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
DISCARD 1149 [(0,1)] 0 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
IDLE 1150 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 1151 [(1,0)] D [] [] [] [] [] [] none
MERGE 1152 [(1,0),(0,0)] D [] [1154,1155,1156,1157] [] [] [((0,0),(1,0))] [] none
DISCARD 1153 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1154 [(1,0),(0,0)] D [1152] [] [] [] [((0,0),(1,0))] [1154,1155,1156,1157] CONDITIONAL_S
Y_MEAS 1155 [(1,0)] HALF_D_PLUS_2 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
IDLE 1156 [(0,0)] HALF_D_PLUS_2 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
DISCARD 1157 [(1,0)] 0 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
IDLE 1158 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 1159 [(0,1)] D [] [] [] [] [] [] none
MERGE 1160 [(0,1),(0,0)] D [] [1162,1163,1164,1165] [] [] [((0,0),(0,1))] [] none
DISCARD 1161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1162 [(0,1),(0,0)] D [1160] [] [] [] [((0,0),(0,1))] [1162,1163,1164,1165] CONDITIONAL_S
Y_MEAS 1163 [(0,1)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1164 [(0,0)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
DISCARD 1165 [(0,1)] 0 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1166 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 1167 [(1,0)] D [] [] [] [] [] [] none
MERGE 1168 [(1,0),(0,0)] D [] [1170,1171,1172,1173] [] [] [((0,0),(1,0))] [] none
DISCARD 1169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1170 [(1,0),(0,0)] D [1168] [] [] [] [((0,0),(1,0))] [1170,1171,1172,1173] CONDITIONAL_S
Y_MEAS 1171 [(1,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1172 [(0,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
DISCARD 1173 [(1,0)] 0 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1174 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1175 [(0,1)] D [] [] [] [] [] [] none
MERGE 1176 [(0,1),(0,0)] D [] [1178,1179,1180,1181] [] [] [((0,0),(0,1))] [] none
DISCARD 1177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1178 [(0,1),(0,0)] D [1176] [] [] [] [((0,0),(0,1))] [1178,1179,1180,1181] CONDITIONAL_S
Y_MEAS 1179 [(0,1)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1180 [(0,0)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
DISCARD 1181 [(0,1)] 0 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1182 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 1183 [(1,0)] D [] [] [] [] [] [] none
MERGE 1184 [(1,0),(0,0)] D [] [1186,1187,1188,1189] [] [] [((0,0),(1,0))] [] none
DISCARD 1185 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1186 [(1,0),(0,0)] D [1184] [] [] [] [((0,0),(1,0))] [1186,1187,1188,1189] CONDITIONAL_S
Y_MEAS 1187 [(1,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1188 [(0,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
DISCARD 1189 [(1,0)] 0 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1190 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1191 [(0,1)] D [] [] [] [] [] [] none
MERGE 1192 [(0,1),(0,0)] D [] [1194,1195,1196,1197] [] [] [((0,0),(0,1))] [] none
DISCARD 1193 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1194 [(0,1),(0,0)] D [1192] [] [] [] [((0,0),(0,1))] [1194,1195,1196,1197] CONDITIONAL_S
Y_MEAS 1195 [(0,1)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1196 [(0,0)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
DISCARD 1197 [(0,1)] 0 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1198 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 1199 [(1,0)] D [] [] [] [] [] [] none
MERGE 1200 [(1,0),(0,0)] D [] [1202,1203,1204,1205] [] [] [((0,0),(1,0))] [] none
DISCARD 1201 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1202 [(1,0),(0,0)] D [1200] [] [] [] [((0,0),(1,0))] [1202,1203,1204,1205] CONDITIONAL_S
Y_MEAS 1203 [(1,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1204 [(0,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
DISCARD 1205 [(1,0)] 0 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1206 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1207 [(0,1)] D [] [] [] [] [] [] none
MERGE 1208 [(0,1),(0,0)] D [] [1210,1211,1212,1213] [] [] [((0,0),(0,1))] [] none
DISCARD 1209 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1210 [(0,1),(0,0)] D [1208] [] [] [] [((0,0),(0,1))] [1210,1211,1212,1213] CONDITIONAL_S
Y_MEAS 1211 [(0,1)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1212 [(0,0)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
DISCARD 1213 [(0,1)] 0 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1214 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 1215 [(1,0)] D [] [] [] [] [] [] none
MERGE 1216 [(1,0),(0,0)] D [] [1218,1219,1220,1221] [] [] [((0,0),(1,0))] [] none
DISCARD 1217 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1218 [(1,0),(0,0)] D [1216] [] [] [] [((0,0),(1,0))] [1218,1219,1220,1221] CONDITIONAL_S
Y_MEAS 1219 [(1,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1220 [(0,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
DISCARD 1221 [(1,0)] 0 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1222 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 1223 [(0,1)] D [] [] [] [] [] [] none
MERGE 1224 [(0,1),(0,0)] D [] [1226,1227,1228,1229] [] [] [((0,0),(0,1))] [] none
DISCARD 1225 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1226 [(0,1),(0,0)] D [1224] [] [] [] [((0,0),(0,1))] [1226,1227,1228,1229] CONDITIONAL_S
Y_MEAS 1227 [(0,1)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1228 [(0,0)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
DISCARD 1229 [(0,1)] 0 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1230 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 1231 [(1,0)] D [] [] [] [] [] [] none
MERGE 1232 [(1,0),(0,0)] D [] [1234,1235,1236,1237] [] [] [((0,0),(1,0))] [] none
DISCARD 1233 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1234 [(1,0),(0,0)] D [1232] [] [] [] [((0,0),(1,0))] [1234,1235,1236,1237] CONDITIONAL_S
Y_MEAS 1235 [(1,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1236 [(0,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
DISCARD 1237 [(1,0)] 0 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1238 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 1239 [(0,1)] D [] [] [] [] [] [] none
MERGE 1240 [(0,1),(0,0)] D [] [1242,1243,1244,1245] [] [] [((0,0),(0,1))] [] none
DISCARD 1241 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1242 [(0,1),(0,0)] D [1240] [] [] [] [((0,0),(0,1))] [1242,1243,1244,1245] CONDITIONAL_S
Y_MEAS 1243 [(0,1)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1244 [(0,0)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
DISCARD 1245 [(0,1)] 0 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1246 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 1247 [(1,0)] D [] [] [] [] [] [] none
MERGE 1248 [(1,0),(0,0)] D [] [1250,1251,1252,1253] [] [] [((0,0),(1,0))] [] none
DISCARD 1249 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1250 [(1,0),(0,0)] D [1248] [] [] [] [((0,0),(1,0))] [1250,1251,1252,1253] CONDITIONAL_S
Y_MEAS 1251 [(1,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1252 [(0,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
DISCARD 1253 [(1,0)] 0 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1254 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 1255 [(0,1)] D [] [] [] [] [] [] none
MERGE 1256 [(0,1),(0,0)] D [] [1258,1259,1260,1261] [] [] [((0,0),(0,1))] [] none
DISCARD 1257 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1258 [(0,1),(0,0)] D [1256] [] [] [] [((0,0),(0,1))] [1258,1259,1260,1261] CONDITIONAL_S
Y_MEAS 1259 [(0,1)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1260 [(0,0)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
DISCARD 1261 [(0,1)] 0 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1262 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 1263 [(1,0)] D [] [] [] [] [] [] none
MERGE 1264 [(1,0),(0,0)] D [] [1266,1267,1268,1269] [] [] [((0,0),(1,0))] [] none
DISCARD 1265 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1266 [(1,0),(0,0)] D [1264] [] [] [] [((0,0),(1,0))] [1266,1267,1268,1269] CONDITIONAL_S
Y_MEAS 1267 [(1,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1268 [(0,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
DISCARD 1269 [(1,0)] 0 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1270 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 1271 [(0,1)] D [] [] [] [] [] [] none
MERGE 1272 [(0,1),(0,0)] D [] [1274,1275,1276,1277] [] [] [((0,0),(0,1))] [] none
DISCARD 1273 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1274 [(0,1),(0,0)] D [1272] [] [] [] [((0,0),(0,1))] [1274,1275,1276,1277] CONDITIONAL_S
Y_MEAS 1275 [(0,1)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1276 [(0,0)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
DISCARD 1277 [(0,1)] 0 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1278 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 1279 [(1,0)] D [] [] [] [] [] [] none
MERGE 1280 [(1,0),(0,0)] D [] [1282,1283,1284,1285] [] [] [((0,0),(1,0))] [] none
DISCARD 1281 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1282 [(1,0),(0,0)] D [1280] [] [] [] [((0,0),(1,0))] [1282,1283,1284,1285] CONDITIONAL_S
Y_MEAS 1283 [(1,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1284 [(0,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
DISCARD 1285 [(1,0)] 0 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1286 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 1287 [(0,1)] D [] [] [] [] [] [] none
MERGE 1288 [(0,1),(0,0)] D [] [1290,1291,1292,1293] [] [] [((0,0),(0,1))] [] none
DISCARD 1289 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1290 [(0,1),(0,0)] D [1288] [] [] [] [((0,0),(0,1))] [1290,1291,1292,1293] CONDITIONAL_S
Y_MEAS 1291 [(0,1)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1292 [(0,0)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
DISCARD 1293 [(0,1)] 0 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1294 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1295 [(1,0)] D [] [] [] [] [] [] none
MERGE 1296 [(1,0),(0,0)] D [] [1298,1299,1300,1301] [] [] [((0,0),(1,0))] [] none
DISCARD 1297 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1298 [(1,0),(0,0)] D [1296] [] [] [] [((0,0),(1,0))] [1298,1299,1300,1301] CONDITIONAL_S
Y_MEAS 1299 [(1,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1300 [(0,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
DISCARD 1301 [(1,0)] 0 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1302 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 1303 [(0,1)] D [] [] [] [] [] [] none
MERGE 1304 [(0,1),(0,0)] D [] [1306,1307,1308,1309] [] [] [((0,0),(0,1))] [] none
DISCARD 1305 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1306 [(0,1),(0,0)] D [1304] [] [] [] [((0,0),(0,1))] [1306,1307,1308,1309] CONDITIONAL_S
Y_MEAS 1307 [(0,1)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1308 [(0,0)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
DISCARD 1309 [(0,1)] 0 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1310 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 1311 [(1,0)] D [] [] [] [] [] [] none
MERGE 1312 [(1,0),(0,0)] D [] [1314,1315,1316,1317] [] [] [((0,0),(1,0))] [] none
DISCARD 1313 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1314 [(1,0),(0,0)] D [1312] [] [] [] [((0,0),(1,0))] [1314,1315,1316,1317] CONDITIONAL_S
Y_MEAS 1315 [(1,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1316 [(0,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
DISCARD 1317 [(1,0)] 0 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1318 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 1319 [(0,1)] D [] [] [] [] [] [] none
MERGE 1320 [(0,1),(0,0)] D [] [1322,1323,1324,1325] [] [] [((0,0),(0,1))] [] none
DISCARD 1321 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1322 [(0,1),(0,0)] D [1320] [] [] [] [((0,0),(0,1))] [1322,1323,1324,1325] CONDITIONAL_S
Y_MEAS 1323 [(0,1)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1324 [(0,0)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
DISCARD 1325 [(0,1)] 0 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1326 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 1327 [(1,0)] D [] [] [] [] [] [] none
MERGE 1328 [(1,0),(0,0)] D [] [1330,1331,1332,1333] [] [] [((0,0),(1,0))] [] none
DISCARD 1329 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1330 [(1,0),(0,0)] D [1328] [] [] [] [((0,0),(1,0))] [1330,1331,1332,1333] CONDITIONAL_S
Y_MEAS 1331 [(1,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1332 [(0,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
DISCARD 1333 [(1,0)] 0 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1334 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 1335 [(0,1)] D [] [] [] [] [] [] none
MERGE 1336 [(0,1),(0,0)] D [] [1338,1339,1340,1341] [] [] [((0,0),(0,1))] [] none
DISCARD 1337 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1338 [(0,1),(0,0)] D [1336] [] [] [] [((0,0),(0,1))] [1338,1339,1340,1341] CONDITIONAL_S
Y_MEAS 1339 [(0,1)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1340 [(0,0)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
DISCARD 1341 [(0,1)] 0 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1342 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 1343 [(1,0)] D [] [] [] [] [] [] none
MERGE 1344 [(1,0),(0,0)] D [] [1346,1347,1348,1349] [] [] [((0,0),(1,0))] [] none
DISCARD 1345 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1346 [(1,0),(0,0)] D [1344] [] [] [] [((0,0),(1,0))] [1346,1347,1348,1349] CONDITIONAL_S
Y_MEAS 1347 [(1,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1348 [(0,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
DISCARD 1349 [(1,0)] 0 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1350 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 1351 [(0,1)] D [] [] [] [] [] [] none
MERGE 1352 [(0,1),(0,0)] D [] [1354,1355,1356,1357] [] [] [((0,0),(0,1))] [] none
DISCARD 1353 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1354 [(0,1),(0,0)] D [1352] [] [] [] [((0,0),(0,1))] [1354,1355,1356,1357] CONDITIONAL_S
Y_MEAS 1355 [(0,1)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1356 [(0,0)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
DISCARD 1357 [(0,1)] 0 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1358 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 1359 [(1,0)] D [] [] [] [] [] [] none
MERGE 1360 [(1,0),(0,0)] D [] [1362,1363,1364,1365] [] [] [((0,0),(1,0))] [] none
DISCARD 1361 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1362 [(1,0),(0,0)] D [1360] [] [] [] [((0,0),(1,0))] [1362,1363,1364,1365] CONDITIONAL_S
Y_MEAS 1363 [(1,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1364 [(0,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
DISCARD 1365 [(1,0)] 0 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1366 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 1367 [(0,1)] D [] [] [] [] [] [] none
MERGE 1368 [(0,1),(0,0)] D [] [1370,1371,1372,1373] [] [] [((0,0),(0,1))] [] none
DISCARD 1369 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1370 [(0,1),(0,0)] D [1368] [] [] [] [((0,0),(0,1))] [1370,1371,1372,1373] CONDITIONAL_S
Y_MEAS 1371 [(0,1)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
IDLE 1372 [(0,0)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
DISCARD 1373 [(0,1)] 0 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
IDLE 1374 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 1375 [(1,0)] D [] [] [] [] [] [] none
MERGE 1376 [(1,0),(0,0)] D [] [1378,1379,1380,1381] [] [] [((0,0),(1,0))] [] none
DISCARD 1377 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1378 [(1,0),(0,0)] D [1376] [] [] [] [((0,0),(1,0))] [1378,1379,1380,1381] CONDITIONAL_S
Y_MEAS 1379 [(1,0)] HALF_D_PLUS_2 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
IDLE 1380 [(0,0)] HALF_D_PLUS_2 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
DISCARD 1381 [(1,0)] 0 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
IDLE 1382 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 1383 [(0,1)] D [] [] [] [] [] [] none
MERGE 1384 [(0,1),(0,0)] D [] [1386,1387,1388,1389] [] [] [((0,0),(0,1))] [] none
DISCARD 1385 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1386 [(0,1),(0,0)] D [1384] [] [] [] [((0,0),(0,1))] [1386,1387,1388,1389] CONDITIONAL_S
Y_MEAS 1387 [(0,1)] HALF_D_PLUS_2 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
IDLE 1388 [(0,0)] HALF_D_PLUS_2 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
DISCARD 1389 [(0,1)] 0 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
IDLE 1390 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1391 [(1,0)] D [] [] [] [] [] [] none
MERGE 1392 [(1,0),(0,0)] D [] [1394,1395,1396,1397] [] [] [((0,0),(1,0))] [] none
DISCARD 1393 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1394 [(1,0),(0,0)] D [1392] [] [] [] [((0,0),(1,0))] [1394,1395,1396,1397] CONDITIONAL_S
Y_MEAS 1395 [(1,0)] HALF_D_PLUS_2 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
IDLE 1396 [(0,0)] HALF_D_PLUS_2 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
DISCARD 1397 [(1,0)] 0 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
IDLE 1398 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 1399 [(0,1)] D [] [] [] [] [] [] none
MERGE 1400 [(0,1),(0,0)] D [] [1402,1403,1404,1405] [] [] [((0,0),(0,1))] [] none
DISCARD 1401 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1402 [(0,1),(0,0)] D [1400] [] [] [] [((0,0),(0,1))] [1402,1403,1404,1405] CONDITIONAL_S
Y_MEAS 1403 [(0,1)] HALF_D_PLUS_2 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
IDLE 1404 [(0,0)] HALF_D_PLUS_2 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
DISCARD 1405 [(0,1)] 0 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
IDLE 1406 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 1407 [(1,0)] D [] [] [] [] [] [] none
MERGE 1408 [(1,0),(0,0)] D [] [1410,1411,1412,1413] [] [] [((0,0),(1,0))] [] none
DISCARD 1409 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1410 [(1,0),(0,0)] D [1408] [] [] [] [((0,0),(1,0))] [1410,1411,1412,1413] CONDITIONAL_S
Y_MEAS 1411 [(1,0)] HALF_D_PLUS_2 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
IDLE 1412 [(0,0)] HALF_D_PLUS_2 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
DISCARD 1413 [(1,0)] 0 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
IDLE 1414 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 1415 [(0,1)] D [] [] [] [] [] [] none
MERGE 1416 [(0,1),(0,0)] D [] [1418,1419,1420,1421] [] [] [((0,0),(0,1))] [] none
DISCARD 1417 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1418 [(0,1),(0,0)] D [1416] [] [] [] [((0,0),(0,1))] [1418,1419,1420,1421] CONDITIONAL_S
Y_MEAS 1419 [(0,1)] HALF_D_PLUS_2 [1416] [] [] [] [] [1418,1419,1420,1421] CONDITIONAL_S
IDLE 1420 [(0,0)] HALF_D_PLUS_2 [1416] [] [] [] [] [1418,1419,1420,1421] CONDITIONAL_S
DISCARD 1421 [(0,1)] 0 [1416] [] [] [] [] [1418,1419,1420,1421] CONDITIONAL_S
IDLE 1422 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 1423 [(1,0)] D [] [] [] [] [] [] none
MERGE 1424 [(1,0),(0,0)] D [] [1426,1427,1428,1429] [] [] [((0,0),(1,0))] [] none
DISCARD 1425 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1426 [(1,0),(0,0)] D [1424] [] [] [] [((0,0),(1,0))] [1426,1427,1428,1429] CONDITIONAL_S
Y_MEAS 1427 [(1,0)] HALF_D_PLUS_2 [1424] [] [] [] [] [1426,1427,1428,1429] CONDITIONAL_S
IDLE 1428 [(0,0)] HALF_D_PLUS_2 [1424] [] [] [] [] [1426,1427,1428,1429] CONDITIONAL_S
DISCARD 1429 [(1,0)] 0 [1424] [] [] [] [] [1426,1427,1428,1429] CONDITIONAL_S
IDLE 1430 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 1431 [(0,1)] D [] [] [] [] [] [] none
MERGE 1432 [(0,1),(0,0)] D [] [1434,1435,1436,1437] [] [] [((0,0),(0,1))] [] none
DISCARD 1433 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1434 [(0,1),(0,0)] D [1432] [] [] [] [((0,0),(0,1))] [1434,1435,1436,1437] CONDITIONAL_S
Y_MEAS 1435 [(0,1)] HALF_D_PLUS_2 [1432] [] [] [] [] [1434,1435,1436,1437] CONDITIONAL_S
IDLE 1436 [(0,0)] HALF_D_PLUS_2 [1432] [] [] [] [] [1434,1435,1436,1437] CONDITIONAL_S
DISCARD 1437 [(0,1)] 0 [1432] [] [] [] [] [1434,1435,1436,1437] CONDITIONAL_S
IDLE 1438 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1439 [(1,0)] D [] [] [] [] [] [] none
MERGE 1440 [(1,0),(0,0)] D [] [1442,1443,1444,1445] [] [] [((0,0),(1,0))] [] none
DISCARD 1441 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1442 [(1,0),(0,0)] D [1440] [] [] [] [((0,0),(1,0))] [1442,1443,1444,1445] CONDITIONAL_S
Y_MEAS 1443 [(1,0)] HALF_D_PLUS_2 [1440] [] [] [] [] [1442,1443,1444,1445] CONDITIONAL_S
IDLE 1444 [(0,0)] HALF_D_PLUS_2 [1440] [] [] [] [] [1442,1443,1444,1445] CONDITIONAL_S
DISCARD 1445 [(1,0)] 0 [1440] [] [] [] [] [1442,1443,1444,1445] CONDITIONAL_S
IDLE 1446 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 1447 [(0,1)] D [] [] [] [] [] [] none
MERGE 1448 [(0,1),(0,0)] D [] [1450,1451,1452,1453] [] [] [((0,0),(0,1))] [] none
DISCARD 1449 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1450 [(0,1),(0,0)] D [1448] [] [] [] [((0,0),(0,1))] [1450,1451,1452,1453] CONDITIONAL_S
Y_MEAS 1451 [(0,1)] HALF_D_PLUS_2 [1448] [] [] [] [] [1450,1451,1452,1453] CONDITIONAL_S
IDLE 1452 [(0,0)] HALF_D_PLUS_2 [1448] [] [] [] [] [1450,1451,1452,1453] CONDITIONAL_S
DISCARD 1453 [(0,1)] 0 [1448] [] [] [] [] [1450,1451,1452,1453] CONDITIONAL_S
IDLE 1454 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1455 [(1,0)] D [] [] [] [] [] [] none
MERGE 1456 [(1,0),(0,0)] D [] [1458,1459,1460,1461] [] [] [((0,0),(1,0))] [] none
DISCARD 1457 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1458 [(1,0),(0,0)] D [1456] [] [] [] [((0,0),(1,0))] [1458,1459,1460,1461] CONDITIONAL_S
Y_MEAS 1459 [(1,0)] HALF_D_PLUS_2 [1456] [] [] [] [] [1458,1459,1460,1461] CONDITIONAL_S
IDLE 1460 [(0,0)] HALF_D_PLUS_2 [1456] [] [] [] [] [1458,1459,1460,1461] CONDITIONAL_S
DISCARD 1461 [(1,0)] 0 [1456] [] [] [] [] [1458,1459,1460,1461] CONDITIONAL_S
IDLE 1462 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1463 [(0,1)] D [] [] [] [] [] [] none
MERGE 1464 [(0,1),(0,0)] D [] [1466,1467,1468,1469] [] [] [((0,0),(0,1))] [] none
DISCARD 1465 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1466 [(0,1),(0,0)] D [1464] [] [] [] [((0,0),(0,1))] [1466,1467,1468,1469] CONDITIONAL_S
Y_MEAS 1467 [(0,1)] HALF_D_PLUS_2 [1464] [] [] [] [] [1466,1467,1468,1469] CONDITIONAL_S
IDLE 1468 [(0,0)] HALF_D_PLUS_2 [1464] [] [] [] [] [1466,1467,1468,1469] CONDITIONAL_S
DISCARD 1469 [(0,1)] 0 [1464] [] [] [] [] [1466,1467,1468,1469] CONDITIONAL_S
IDLE 1470 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 1471 [(1,0)] D [] [] [] [] [] [] none
MERGE 1472 [(1,0),(0,0)] D [] [1474,1475,1476,1477] [] [] [((0,0),(1,0))] [] none
DISCARD 1473 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1474 [(1,0),(0,0)] D [1472] [] [] [] [((0,0),(1,0))] [1474,1475,1476,1477] CONDITIONAL_S
Y_MEAS 1475 [(1,0)] HALF_D_PLUS_2 [1472] [] [] [] [] [1474,1475,1476,1477] CONDITIONAL_S
IDLE 1476 [(0,0)] HALF_D_PLUS_2 [1472] [] [] [] [] [1474,1475,1476,1477] CONDITIONAL_S
DISCARD 1477 [(1,0)] 0 [1472] [] [] [] [] [1474,1475,1476,1477] CONDITIONAL_S
IDLE 1478 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 1479 [(0,1)] D [] [] [] [] [] [] none
MERGE 1480 [(0,1),(0,0)] D [] [1482,1483,1484,1485] [] [] [((0,0),(0,1))] [] none
DISCARD 1481 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1482 [(0,1),(0,0)] D [1480] [] [] [] [((0,0),(0,1))] [1482,1483,1484,1485] CONDITIONAL_S
Y_MEAS 1483 [(0,1)] HALF_D_PLUS_2 [1480] [] [] [] [] [1482,1483,1484,1485] CONDITIONAL_S
IDLE 1484 [(0,0)] HALF_D_PLUS_2 [1480] [] [] [] [] [1482,1483,1484,1485] CONDITIONAL_S
DISCARD 1485 [(0,1)] 0 [1480] [] [] [] [] [1482,1483,1484,1485] CONDITIONAL_S
IDLE 1486 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 1487 [(1,0)] D [] [] [] [] [] [] none
MERGE 1488 [(1,0),(0,0)] D [] [1490,1491,1492,1493] [] [] [((0,0),(1,0))] [] none
DISCARD 1489 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1490 [(1,0),(0,0)] D [1488] [] [] [] [((0,0),(1,0))] [1490,1491,1492,1493] CONDITIONAL_S
Y_MEAS 1491 [(1,0)] HALF_D_PLUS_2 [1488] [] [] [] [] [1490,1491,1492,1493] CONDITIONAL_S
IDLE 1492 [(0,0)] HALF_D_PLUS_2 [1488] [] [] [] [] [1490,1491,1492,1493] CONDITIONAL_S
DISCARD 1493 [(1,0)] 0 [1488] [] [] [] [] [1490,1491,1492,1493] CONDITIONAL_S
IDLE 1494 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 1495 [(0,1)] D [] [] [] [] [] [] none
MERGE 1496 [(0,1),(0,0)] D [] [1498,1499,1500,1501] [] [] [((0,0),(0,1))] [] none
DISCARD 1497 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1498 [(0,1),(0,0)] D [1496] [] [] [] [((0,0),(0,1))] [1498,1499,1500,1501] CONDITIONAL_S
Y_MEAS 1499 [(0,1)] HALF_D_PLUS_2 [1496] [] [] [] [] [1498,1499,1500,1501] CONDITIONAL_S
IDLE 1500 [(0,0)] HALF_D_PLUS_2 [1496] [] [] [] [] [1498,1499,1500,1501] CONDITIONAL_S
DISCARD 1501 [(0,1)] 0 [1496] [] [] [] [] [1498,1499,1500,1501] CONDITIONAL_S
IDLE 1502 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 1503 [(1,0)] D [] [] [] [] [] [] none
MERGE 1504 [(1,0),(0,0)] D [] [1506,1507,1508,1509] [] [] [((0,0),(1,0))] [] none
DISCARD 1505 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1506 [(1,0),(0,0)] D [1504] [] [] [] [((0,0),(1,0))] [1506,1507,1508,1509] CONDITIONAL_S
Y_MEAS 1507 [(1,0)] HALF_D_PLUS_2 [1504] [] [] [] [] [1506,1507,1508,1509] CONDITIONAL_S
IDLE 1508 [(0,0)] HALF_D_PLUS_2 [1504] [] [] [] [] [1506,1507,1508,1509] CONDITIONAL_S
DISCARD 1509 [(1,0)] 0 [1504] [] [] [] [] [1506,1507,1508,1509] CONDITIONAL_S
IDLE 1510 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 1511 [(0,1)] D [] [] [] [] [] [] none
MERGE 1512 [(0,1),(0,0)] D [] [1514,1515,1516,1517] [] [] [((0,0),(0,1))] [] none
DISCARD 1513 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1514 [(0,1),(0,0)] D [1512] [] [] [] [((0,0),(0,1))] [1514,1515,1516,1517] CONDITIONAL_S
Y_MEAS 1515 [(0,1)] HALF_D_PLUS_2 [1512] [] [] [] [] [1514,1515,1516,1517] CONDITIONAL_S
IDLE 1516 [(0,0)] HALF_D_PLUS_2 [1512] [] [] [] [] [1514,1515,1516,1517] CONDITIONAL_S
DISCARD 1517 [(0,1)] 0 [1512] [] [] [] [] [1514,1515,1516,1517] CONDITIONAL_S
IDLE 1518 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1519 [(1,0)] D [] [] [] [] [] [] none
MERGE 1520 [(1,0),(0,0)] D [] [1522,1523,1524,1525] [] [] [((0,0),(1,0))] [] none
DISCARD 1521 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1522 [(1,0),(0,0)] D [1520] [] [] [] [((0,0),(1,0))] [1522,1523,1524,1525] CONDITIONAL_S
Y_MEAS 1523 [(1,0)] HALF_D_PLUS_2 [1520] [] [] [] [] [1522,1523,1524,1525] CONDITIONAL_S
IDLE 1524 [(0,0)] HALF_D_PLUS_2 [1520] [] [] [] [] [1522,1523,1524,1525] CONDITIONAL_S
DISCARD 1525 [(1,0)] 0 [1520] [] [] [] [] [1522,1523,1524,1525] CONDITIONAL_S
IDLE 1526 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 1527 [(0,1)] D [] [] [] [] [] [] none
MERGE 1528 [(0,1),(0,0)] D [] [1530,1531,1532,1533] [] [] [((0,0),(0,1))] [] none
DISCARD 1529 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1530 [(0,1),(0,0)] D [1528] [] [] [] [((0,0),(0,1))] [1530,1531,1532,1533] CONDITIONAL_S
Y_MEAS 1531 [(0,1)] HALF_D_PLUS_2 [1528] [] [] [] [] [1530,1531,1532,1533] CONDITIONAL_S
IDLE 1532 [(0,0)] HALF_D_PLUS_2 [1528] [] [] [] [] [1530,1531,1532,1533] CONDITIONAL_S
DISCARD 1533 [(0,1)] 0 [1528] [] [] [] [] [1530,1531,1532,1533] CONDITIONAL_S
IDLE 1534 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 1535 [(1,0)] D [] [] [] [] [] [] none
MERGE 1536 [(1,0),(0,0)] D [] [1538,1539,1540,1541] [] [] [((0,0),(1,0))] [] none
DISCARD 1537 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1538 [(1,0),(0,0)] D [1536] [] [] [] [((0,0),(1,0))] [1538,1539,1540,1541] CONDITIONAL_S
Y_MEAS 1539 [(1,0)] HALF_D_PLUS_2 [1536] [] [] [] [] [1538,1539,1540,1541] CONDITIONAL_S
IDLE 1540 [(0,0)] HALF_D_PLUS_2 [1536] [] [] [] [] [1538,1539,1540,1541] CONDITIONAL_S
DISCARD 1541 [(1,0)] 0 [1536] [] [] [] [] [1538,1539,1540,1541] CONDITIONAL_S
IDLE 1542 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 1543 [(0,1)] D [] [] [] [] [] [] none
MERGE 1544 [(0,1),(0,0)] D [] [1546,1547,1548,1549] [] [] [((0,0),(0,1))] [] none
DISCARD 1545 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1546 [(0,1),(0,0)] D [1544] [] [] [] [((0,0),(0,1))] [1546,1547,1548,1549] CONDITIONAL_S
Y_MEAS 1547 [(0,1)] HALF_D_PLUS_2 [1544] [] [] [] [] [1546,1547,1548,1549] CONDITIONAL_S
IDLE 1548 [(0,0)] HALF_D_PLUS_2 [1544] [] [] [] [] [1546,1547,1548,1549] CONDITIONAL_S
DISCARD 1549 [(0,1)] 0 [1544] [] [] [] [] [1546,1547,1548,1549] CONDITIONAL_S
IDLE 1550 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 1551 [(1,0)] D [] [] [] [] [] [] none
MERGE 1552 [(1,0),(0,0)] D [] [1554,1555,1556,1557] [] [] [((0,0),(1,0))] [] none
DISCARD 1553 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1554 [(1,0),(0,0)] D [1552] [] [] [] [((0,0),(1,0))] [1554,1555,1556,1557] CONDITIONAL_S
Y_MEAS 1555 [(1,0)] HALF_D_PLUS_2 [1552] [] [] [] [] [1554,1555,1556,1557] CONDITIONAL_S
IDLE 1556 [(0,0)] HALF_D_PLUS_2 [1552] [] [] [] [] [1554,1555,1556,1557] CONDITIONAL_S
DISCARD 1557 [(1,0)] 0 [1552] [] [] [] [] [1554,1555,1556,1557] CONDITIONAL_S
IDLE 1558 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 1559 [(0,1)] D [] [] [] [] [] [] none
MERGE 1560 [(0,1),(0,0)] D [] [1562,1563,1564,1565] [] [] [((0,0),(0,1))] [] none
DISCARD 1561 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1562 [(0,1),(0,0)] D [1560] [] [] [] [((0,0),(0,1))] [1562,1563,1564,1565] CONDITIONAL_S
Y_MEAS 1563 [(0,1)] HALF_D_PLUS_2 [1560] [] [] [] [] [1562,1563,1564,1565] CONDITIONAL_S
IDLE 1564 [(0,0)] HALF_D_PLUS_2 [1560] [] [] [] [] [1562,1563,1564,1565] CONDITIONAL_S
DISCARD 1565 [(0,1)] 0 [1560] [] [] [] [] [1562,1563,1564,1565] CONDITIONAL_S
IDLE 1566 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 1567 [(1,0)] D [] [] [] [] [] [] none
MERGE 1568 [(1,0),(0,0)] D [] [1570,1571,1572,1573] [] [] [((0,0),(1,0))] [] none
DISCARD 1569 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1570 [(1,0),(0,0)] D [1568] [] [] [] [((0,0),(1,0))] [1570,1571,1572,1573] CONDITIONAL_S
Y_MEAS 1571 [(1,0)] HALF_D_PLUS_2 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
IDLE 1572 [(0,0)] HALF_D_PLUS_2 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
DISCARD 1573 [(1,0)] 0 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
IDLE 1574 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 1575 [(0,1)] D [] [] [] [] [] [] none
MERGE 1576 [(0,1),(0,0)] D [] [1578,1579,1580,1581] [] [] [((0,0),(0,1))] [] none
DISCARD 1577 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1578 [(0,1),(0,0)] D [1576] [] [] [] [((0,0),(0,1))] [1578,1579,1580,1581] CONDITIONAL_S
Y_MEAS 1579 [(0,1)] HALF_D_PLUS_2 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
IDLE 1580 [(0,0)] HALF_D_PLUS_2 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
DISCARD 1581 [(0,1)] 0 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
IDLE 1582 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 1583 [(1,0)] D [] [] [] [] [] [] none
MERGE 1584 [(1,0),(0,0)] D [] [1586,1587,1588,1589] [] [] [((0,0),(1,0))] [] none
DISCARD 1585 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1586 [(1,0),(0,0)] D [1584] [] [] [] [((0,0),(1,0))] [1586,1587,1588,1589] CONDITIONAL_S
Y_MEAS 1587 [(1,0)] HALF_D_PLUS_2 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
IDLE 1588 [(0,0)] HALF_D_PLUS_2 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
DISCARD 1589 [(1,0)] 0 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
IDLE 1590 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 1591 [(0,1)] D [] [] [] [] [] [] none
MERGE 1592 [(0,1),(0,0)] D [] [1594,1595,1596,1597] [] [] [((0,0),(0,1))] [] none
DISCARD 1593 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1594 [(0,1),(0,0)] D [1592] [] [] [] [((0,0),(0,1))] [1594,1595,1596,1597] CONDITIONAL_S
Y_MEAS 1595 [(0,1)] HALF_D_PLUS_2 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
IDLE 1596 [(0,0)] HALF_D_PLUS_2 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
DISCARD 1597 [(0,1)] 0 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
IDLE 1598 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 1599 [(1,0)] D [] [] [] [] [] [] none
MERGE 1600 [(1,0),(0,0)] D [] [1602,1603,1604,1605] [] [] [((0,0),(1,0))] [] none
DISCARD 1601 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1602 [(1,0),(0,0)] D [1600] [] [] [] [((0,0),(1,0))] [1602,1603,1604,1605] CONDITIONAL_S
Y_MEAS 1603 [(1,0)] HALF_D_PLUS_2 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
IDLE 1604 [(0,0)] HALF_D_PLUS_2 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
DISCARD 1605 [(1,0)] 0 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
IDLE 1606 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 1607 [(0,1)] D [] [] [] [] [] [] none
MERGE 1608 [(0,1),(0,0)] D [] [1610,1611,1612,1613] [] [] [((0,0),(0,1))] [] none
DISCARD 1609 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1610 [(0,1),(0,0)] D [1608] [] [] [] [((0,0),(0,1))] [1610,1611,1612,1613] CONDITIONAL_S
Y_MEAS 1611 [(0,1)] HALF_D_PLUS_2 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
IDLE 1612 [(0,0)] HALF_D_PLUS_2 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
DISCARD 1613 [(0,1)] 0 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
IDLE 1614 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1615 [(1,0)] D [] [] [] [] [] [] none
MERGE 1616 [(1,0),(0,0)] D [] [1618,1619,1620,1621] [] [] [((0,0),(1,0))] [] none
DISCARD 1617 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1618 [(1,0),(0,0)] D [1616] [] [] [] [((0,0),(1,0))] [1618,1619,1620,1621] CONDITIONAL_S
Y_MEAS 1619 [(1,0)] HALF_D_PLUS_2 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
IDLE 1620 [(0,0)] HALF_D_PLUS_2 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
DISCARD 1621 [(1,0)] 0 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
IDLE 1622 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 1623 [(0,1)] D [] [] [] [] [] [] none
MERGE 1624 [(0,1),(0,0)] D [] [1626,1627,1628,1629] [] [] [((0,0),(0,1))] [] none
DISCARD 1625 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1626 [(0,1),(0,0)] D [1624] [] [] [] [((0,0),(0,1))] [1626,1627,1628,1629] CONDITIONAL_S
Y_MEAS 1627 [(0,1)] HALF_D_PLUS_2 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
IDLE 1628 [(0,0)] HALF_D_PLUS_2 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
DISCARD 1629 [(0,1)] 0 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
IDLE 1630 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 1631 [(1,0)] D [] [] [] [] [] [] none
MERGE 1632 [(1,0),(0,0)] D [] [1634,1635,1636,1637] [] [] [((0,0),(1,0))] [] none
DISCARD 1633 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1634 [(1,0),(0,0)] D [1632] [] [] [] [((0,0),(1,0))] [1634,1635,1636,1637] CONDITIONAL_S
Y_MEAS 1635 [(1,0)] HALF_D_PLUS_2 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
IDLE 1636 [(0,0)] HALF_D_PLUS_2 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
DISCARD 1637 [(1,0)] 0 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
IDLE 1638 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 1639 [(0,1)] D [] [] [] [] [] [] none
MERGE 1640 [(0,1),(0,0)] D [] [1642,1643,1644,1645] [] [] [((0,0),(0,1))] [] none
DISCARD 1641 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1642 [(0,1),(0,0)] D [1640] [] [] [] [((0,0),(0,1))] [1642,1643,1644,1645] CONDITIONAL_S
Y_MEAS 1643 [(0,1)] HALF_D_PLUS_2 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
IDLE 1644 [(0,0)] HALF_D_PLUS_2 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
DISCARD 1645 [(0,1)] 0 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
IDLE 1646 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 1647 [(1,0)] D [] [] [] [] [] [] none
MERGE 1648 [(1,0),(0,0)] D [] [1650,1651,1652,1653] [] [] [((0,0),(1,0))] [] none
DISCARD 1649 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1650 [(1,0),(0,0)] D [1648] [] [] [] [((0,0),(1,0))] [1650,1651,1652,1653] CONDITIONAL_S
Y_MEAS 1651 [(1,0)] HALF_D_PLUS_2 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
IDLE 1652 [(0,0)] HALF_D_PLUS_2 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
DISCARD 1653 [(1,0)] 0 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
IDLE 1654 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 1655 [(0,1)] D [] [] [] [] [] [] none
MERGE 1656 [(0,1),(0,0)] D [] [1658,1659,1660,1661] [] [] [((0,0),(0,1))] [] none
DISCARD 1657 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1658 [(0,1),(0,0)] D [1656] [] [] [] [((0,0),(0,1))] [1658,1659,1660,1661] CONDITIONAL_S
Y_MEAS 1659 [(0,1)] HALF_D_PLUS_2 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
IDLE 1660 [(0,0)] HALF_D_PLUS_2 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
DISCARD 1661 [(0,1)] 0 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
IDLE 1662 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 1663 [(1,0)] D [] [] [] [] [] [] none
MERGE 1664 [(1,0),(0,0)] D [] [1666,1667,1668,1669] [] [] [((0,0),(1,0))] [] none
DISCARD 1665 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1666 [(1,0),(0,0)] D [1664] [] [] [] [((0,0),(1,0))] [1666,1667,1668,1669] CONDITIONAL_S
Y_MEAS 1667 [(1,0)] HALF_D_PLUS_2 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
IDLE 1668 [(0,0)] HALF_D_PLUS_2 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
DISCARD 1669 [(1,0)] 0 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
IDLE 1670 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1671 [(0,1)] D [] [] [] [] [] [] none
MERGE 1672 [(0,1),(0,0)] D [] [1674,1675,1676,1677] [] [] [((0,0),(0,1))] [] none
DISCARD 1673 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1674 [(0,1),(0,0)] D [1672] [] [] [] [((0,0),(0,1))] [1674,1675,1676,1677] CONDITIONAL_S
Y_MEAS 1675 [(0,1)] HALF_D_PLUS_2 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
IDLE 1676 [(0,0)] HALF_D_PLUS_2 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
DISCARD 1677 [(0,1)] 0 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
IDLE 1678 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 1679 [(1,0)] D [] [] [] [] [] [] none
MERGE 1680 [(1,0),(0,0)] D [] [1682,1683,1684,1685] [] [] [((0,0),(1,0))] [] none
DISCARD 1681 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1682 [(1,0),(0,0)] D [1680] [] [] [] [((0,0),(1,0))] [1682,1683,1684,1685] CONDITIONAL_S
Y_MEAS 1683 [(1,0)] HALF_D_PLUS_2 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
IDLE 1684 [(0,0)] HALF_D_PLUS_2 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
DISCARD 1685 [(1,0)] 0 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
IDLE 1686 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 1687 [(0,1)] D [] [] [] [] [] [] none
MERGE 1688 [(0,1),(0,0)] D [] [1690,1691,1692,1693] [] [] [((0,0),(0,1))] [] none
DISCARD 1689 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1690 [(0,1),(0,0)] D [1688] [] [] [] [((0,0),(0,1))] [1690,1691,1692,1693] CONDITIONAL_S
Y_MEAS 1691 [(0,1)] HALF_D_PLUS_2 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
IDLE 1692 [(0,0)] HALF_D_PLUS_2 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
DISCARD 1693 [(0,1)] 0 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
IDLE 1694 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 1695 [(1,0)] D [] [] [] [] [] [] none
MERGE 1696 [(1,0),(0,0)] D [] [1698,1699,1700,1701] [] [] [((0,0),(1,0))] [] none
DISCARD 1697 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1698 [(1,0),(0,0)] D [1696] [] [] [] [((0,0),(1,0))] [1698,1699,1700,1701] CONDITIONAL_S
Y_MEAS 1699 [(1,0)] HALF_D_PLUS_2 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
IDLE 1700 [(0,0)] HALF_D_PLUS_2 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
DISCARD 1701 [(1,0)] 0 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
IDLE 1702 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 1703 [(0,1)] D [] [] [] [] [] [] none
MERGE 1704 [(0,1),(0,0)] D [] [1706,1707,1708,1709] [] [] [((0,0),(0,1))] [] none
DISCARD 1705 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1706 [(0,1),(0,0)] D [1704] [] [] [] [((0,0),(0,1))] [1706,1707,1708,1709] CONDITIONAL_S
Y_MEAS 1707 [(0,1)] HALF_D_PLUS_2 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
IDLE 1708 [(0,0)] HALF_D_PLUS_2 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
DISCARD 1709 [(0,1)] 0 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
IDLE 1710 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 1711 [(1,0)] D [] [] [] [] [] [] none
MERGE 1712 [(1,0),(0,0)] D [] [1714,1715,1716,1717] [] [] [((0,0),(1,0))] [] none
DISCARD 1713 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1714 [(1,0),(0,0)] D [1712] [] [] [] [((0,0),(1,0))] [1714,1715,1716,1717] CONDITIONAL_S
Y_MEAS 1715 [(1,0)] HALF_D_PLUS_2 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
IDLE 1716 [(0,0)] HALF_D_PLUS_2 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
DISCARD 1717 [(1,0)] 0 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
IDLE 1718 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 1719 [(0,1)] D [] [] [] [] [] [] none
MERGE 1720 [(0,1),(0,0)] D [] [1722,1723,1724,1725] [] [] [((0,0),(0,1))] [] none
DISCARD 1721 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1722 [(0,1),(0,0)] D [1720] [] [] [] [((0,0),(0,1))] [1722,1723,1724,1725] CONDITIONAL_S
Y_MEAS 1723 [(0,1)] HALF_D_PLUS_2 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
IDLE 1724 [(0,0)] HALF_D_PLUS_2 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
DISCARD 1725 [(0,1)] 0 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
IDLE 1726 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 1727 [(1,0)] D [] [] [] [] [] [] none
MERGE 1728 [(1,0),(0,0)] D [] [1730,1731,1732,1733] [] [] [((0,0),(1,0))] [] none
DISCARD 1729 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1730 [(1,0),(0,0)] D [1728] [] [] [] [((0,0),(1,0))] [1730,1731,1732,1733] CONDITIONAL_S
Y_MEAS 1731 [(1,0)] HALF_D_PLUS_2 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
IDLE 1732 [(0,0)] HALF_D_PLUS_2 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
DISCARD 1733 [(1,0)] 0 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
IDLE 1734 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 1735 [(0,1)] D [] [] [] [] [] [] none
MERGE 1736 [(0,1),(0,0)] D [] [1738,1739,1740,1741] [] [] [((0,0),(0,1))] [] none
DISCARD 1737 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1738 [(0,1),(0,0)] D [1736] [] [] [] [((0,0),(0,1))] [1738,1739,1740,1741] CONDITIONAL_S
Y_MEAS 1739 [(0,1)] HALF_D_PLUS_2 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
IDLE 1740 [(0,0)] HALF_D_PLUS_2 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
DISCARD 1741 [(0,1)] 0 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
IDLE 1742 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 1743 [(1,0)] D [] [] [] [] [] [] none
MERGE 1744 [(1,0),(0,0)] D [] [1746,1747,1748,1749] [] [] [((0,0),(1,0))] [] none
DISCARD 1745 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1746 [(1,0),(0,0)] D [1744] [] [] [] [((0,0),(1,0))] [1746,1747,1748,1749] CONDITIONAL_S
Y_MEAS 1747 [(1,0)] HALF_D_PLUS_2 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
IDLE 1748 [(0,0)] HALF_D_PLUS_2 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
DISCARD 1749 [(1,0)] 0 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
IDLE 1750 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 1751 [(0,1)] D [] [] [] [] [] [] none
MERGE 1752 [(0,1),(0,0)] D [] [1754,1755,1756,1757] [] [] [((0,0),(0,1))] [] none
DISCARD 1753 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1754 [(0,1),(0,0)] D [1752] [] [] [] [((0,0),(0,1))] [1754,1755,1756,1757] CONDITIONAL_S
Y_MEAS 1755 [(0,1)] HALF_D_PLUS_2 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
IDLE 1756 [(0,0)] HALF_D_PLUS_2 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
DISCARD 1757 [(0,1)] 0 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
IDLE 1758 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 1759 [(1,0)] D [] [] [] [] [] [] none
MERGE 1760 [(1,0),(0,0)] D [] [1762,1763,1764,1765] [] [] [((0,0),(1,0))] [] none
DISCARD 1761 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1762 [(1,0),(0,0)] D [1760] [] [] [] [((0,0),(1,0))] [1762,1763,1764,1765] CONDITIONAL_S
Y_MEAS 1763 [(1,0)] HALF_D_PLUS_2 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
IDLE 1764 [(0,0)] HALF_D_PLUS_2 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
DISCARD 1765 [(1,0)] 0 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
IDLE 1766 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 1767 [(0,1)] D [] [] [] [] [] [] none
MERGE 1768 [(0,1),(0,0)] D [] [1770,1771,1772,1773] [] [] [((0,0),(0,1))] [] none
DISCARD 1769 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1770 [(0,1),(0,0)] D [1768] [] [] [] [((0,0),(0,1))] [1770,1771,1772,1773] CONDITIONAL_S
Y_MEAS 1771 [(0,1)] HALF_D_PLUS_2 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
IDLE 1772 [(0,0)] HALF_D_PLUS_2 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
DISCARD 1773 [(0,1)] 0 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
IDLE 1774 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 1775 [(1,0)] D [] [] [] [] [] [] none
MERGE 1776 [(1,0),(0,0)] D [] [1778,1779,1780,1781] [] [] [((0,0),(1,0))] [] none
DISCARD 1777 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1778 [(1,0),(0,0)] D [1776] [] [] [] [((0,0),(1,0))] [1778,1779,1780,1781] CONDITIONAL_S
Y_MEAS 1779 [(1,0)] HALF_D_PLUS_2 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
IDLE 1780 [(0,0)] HALF_D_PLUS_2 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
DISCARD 1781 [(1,0)] 0 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
IDLE 1782 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1783 [(0,1)] D [] [] [] [] [] [] none
MERGE 1784 [(0,1),(0,0)] D [] [1786,1787,1788,1789] [] [] [((0,0),(0,1))] [] none
DISCARD 1785 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1786 [(0,1),(0,0)] D [1784] [] [] [] [((0,0),(0,1))] [1786,1787,1788,1789] CONDITIONAL_S
Y_MEAS 1787 [(0,1)] HALF_D_PLUS_2 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
IDLE 1788 [(0,0)] HALF_D_PLUS_2 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
DISCARD 1789 [(0,1)] 0 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
IDLE 1790 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 1791 [(1,0)] D [] [] [] [] [] [] none
MERGE 1792 [(1,0),(0,0)] D [] [1794,1795,1796,1797] [] [] [((0,0),(1,0))] [] none
DISCARD 1793 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1794 [(1,0),(0,0)] D [1792] [] [] [] [((0,0),(1,0))] [1794,1795,1796,1797] CONDITIONAL_S
Y_MEAS 1795 [(1,0)] HALF_D_PLUS_2 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
IDLE 1796 [(0,0)] HALF_D_PLUS_2 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
DISCARD 1797 [(1,0)] 0 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
IDLE 1798 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1799 [(0,1)] D [] [] [] [] [] [] none
MERGE 1800 [(0,1),(0,0)] D [] [1802,1803,1804,1805] [] [] [((0,0),(0,1))] [] none
DISCARD 1801 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1802 [(0,1),(0,0)] D [1800] [] [] [] [((0,0),(0,1))] [1802,1803,1804,1805] CONDITIONAL_S
Y_MEAS 1803 [(0,1)] HALF_D_PLUS_2 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
IDLE 1804 [(0,0)] HALF_D_PLUS_2 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
DISCARD 1805 [(0,1)] 0 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
IDLE 1806 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 1807 [(1,0)] D [] [] [] [] [] [] none
MERGE 1808 [(1,0),(0,0)] D [] [1810,1811,1812,1813] [] [] [((0,0),(1,0))] [] none
DISCARD 1809 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1810 [(1,0),(0,0)] D [1808] [] [] [] [((0,0),(1,0))] [1810,1811,1812,1813] CONDITIONAL_S
Y_MEAS 1811 [(1,0)] HALF_D_PLUS_2 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
IDLE 1812 [(0,0)] HALF_D_PLUS_2 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
DISCARD 1813 [(1,0)] 0 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
IDLE 1814 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 1815 [(0,1)] D [] [] [] [] [] [] none
MERGE 1816 [(0,1),(0,0)] D [] [1818,1819,1820,1821] [] [] [((0,0),(0,1))] [] none
DISCARD 1817 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1818 [(0,1),(0,0)] D [1816] [] [] [] [((0,0),(0,1))] [1818,1819,1820,1821] CONDITIONAL_S
Y_MEAS 1819 [(0,1)] HALF_D_PLUS_2 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
IDLE 1820 [(0,0)] HALF_D_PLUS_2 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
DISCARD 1821 [(0,1)] 0 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
IDLE 1822 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 1823 [(1,0)] D [] [] [] [] [] [] none
MERGE 1824 [(1,0),(0,0)] D [] [1826,1827,1828,1829] [] [] [((0,0),(1,0))] [] none
DISCARD 1825 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1826 [(1,0),(0,0)] D [1824] [] [] [] [((0,0),(1,0))] [1826,1827,1828,1829] CONDITIONAL_S
Y_MEAS 1827 [(1,0)] HALF_D_PLUS_2 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
IDLE 1828 [(0,0)] HALF_D_PLUS_2 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
DISCARD 1829 [(1,0)] 0 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
IDLE 1830 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 1831 [(0,1)] D [] [] [] [] [] [] none
MERGE 1832 [(0,1),(0,0)] D [] [1834,1835,1836,1837] [] [] [((0,0),(0,1))] [] none
DISCARD 1833 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1834 [(0,1),(0,0)] D [1832] [] [] [] [((0,0),(0,1))] [1834,1835,1836,1837] CONDITIONAL_S
Y_MEAS 1835 [(0,1)] HALF_D_PLUS_2 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
IDLE 1836 [(0,0)] HALF_D_PLUS_2 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
DISCARD 1837 [(0,1)] 0 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
IDLE 1838 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1839 [(1,0)] D [] [] [] [] [] [] none
MERGE 1840 [(1,0),(0,0)] D [] [1842,1843,1844,1845] [] [] [((0,0),(1,0))] [] none
DISCARD 1841 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1842 [(1,0),(0,0)] D [1840] [] [] [] [((0,0),(1,0))] [1842,1843,1844,1845] CONDITIONAL_S
Y_MEAS 1843 [(1,0)] HALF_D_PLUS_2 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
IDLE 1844 [(0,0)] HALF_D_PLUS_2 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
DISCARD 1845 [(1,0)] 0 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
IDLE 1846 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 1847 [(0,1)] D [] [] [] [] [] [] none
MERGE 1848 [(0,1),(0,0)] D [] [1850,1851,1852,1853] [] [] [((0,0),(0,1))] [] none
DISCARD 1849 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1850 [(0,1),(0,0)] D [1848] [] [] [] [((0,0),(0,1))] [1850,1851,1852,1853] CONDITIONAL_S
Y_MEAS 1851 [(0,1)] HALF_D_PLUS_2 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
IDLE 1852 [(0,0)] HALF_D_PLUS_2 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
DISCARD 1853 [(0,1)] 0 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
IDLE 1854 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 1855 [(1,0)] D [] [] [] [] [] [] none
MERGE 1856 [(1,0),(0,0)] D [] [1858,1859,1860,1861] [] [] [((0,0),(1,0))] [] none
DISCARD 1857 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1858 [(1,0),(0,0)] D [1856] [] [] [] [((0,0),(1,0))] [1858,1859,1860,1861] CONDITIONAL_S
Y_MEAS 1859 [(1,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1860 [(0,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
DISCARD 1861 [(1,0)] 0 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1862 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 1863 [(0,1)] D [] [] [] [] [] [] none
MERGE 1864 [(0,1),(0,0)] D [] [1866,1867,1868,1869] [] [] [((0,0),(0,1))] [] none
DISCARD 1865 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1866 [(0,1),(0,0)] D [1864] [] [] [] [((0,0),(0,1))] [1866,1867,1868,1869] CONDITIONAL_S
Y_MEAS 1867 [(0,1)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1868 [(0,0)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
DISCARD 1869 [(0,1)] 0 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1870 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 1871 [(1,0)] D [] [] [] [] [] [] none
MERGE 1872 [(1,0),(0,0)] D [] [1874,1875,1876,1877] [] [] [((0,0),(1,0))] [] none
DISCARD 1873 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1874 [(1,0),(0,0)] D [1872] [] [] [] [((0,0),(1,0))] [1874,1875,1876,1877] CONDITIONAL_S
Y_MEAS 1875 [(1,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1876 [(0,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
DISCARD 1877 [(1,0)] 0 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1878 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 1879 [(0,1)] D [] [] [] [] [] [] none
MERGE 1880 [(0,1),(0,0)] D [] [1882,1883,1884,1885] [] [] [((0,0),(0,1))] [] none
DISCARD 1881 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1882 [(0,1),(0,0)] D [1880] [] [] [] [((0,0),(0,1))] [1882,1883,1884,1885] CONDITIONAL_S
Y_MEAS 1883 [(0,1)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1884 [(0,0)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
DISCARD 1885 [(0,1)] 0 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1886 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 1887 [(1,0)] D [] [] [] [] [] [] none
MERGE 1888 [(1,0),(0,0)] D [] [1890,1891,1892,1893] [] [] [((0,0),(1,0))] [] none
DISCARD 1889 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1890 [(1,0),(0,0)] D [1888] [] [] [] [((0,0),(1,0))] [1890,1891,1892,1893] CONDITIONAL_S
Y_MEAS 1891 [(1,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1892 [(0,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
DISCARD 1893 [(1,0)] 0 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1894 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 1895 [(0,1)] D [] [] [] [] [] [] none
MERGE 1896 [(0,1),(0,0)] D [] [1898,1899,1900,1901] [] [] [((0,0),(0,1))] [] none
DISCARD 1897 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1898 [(0,1),(0,0)] D [1896] [] [] [] [((0,0),(0,1))] [1898,1899,1900,1901] CONDITIONAL_S
Y_MEAS 1899 [(0,1)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1900 [(0,0)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
DISCARD 1901 [(0,1)] 0 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1902 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1903 [(1,0)] D [] [] [] [] [] [] none
MERGE 1904 [(1,0),(0,0)] D [] [1906,1907,1908,1909] [] [] [((0,0),(1,0))] [] none
DISCARD 1905 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1906 [(1,0),(0,0)] D [1904] [] [] [] [((0,0),(1,0))] [1906,1907,1908,1909] CONDITIONAL_S
Y_MEAS 1907 [(1,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1908 [(0,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
DISCARD 1909 [(1,0)] 0 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1910 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 1911 [(0,1)] D [] [] [] [] [] [] none
MERGE 1912 [(0,1),(0,0)] D [] [1914,1915,1916,1917] [] [] [((0,0),(0,1))] [] none
DISCARD 1913 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1914 [(0,1),(0,0)] D [1912] [] [] [] [((0,0),(0,1))] [1914,1915,1916,1917] CONDITIONAL_S
Y_MEAS 1915 [(0,1)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1916 [(0,0)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
DISCARD 1917 [(0,1)] 0 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1918 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1919 [(1,0)] D [] [] [] [] [] [] none
MERGE 1920 [(1,0),(0,0)] D [] [1922,1923,1924,1925] [] [] [((0,0),(1,0))] [] none
DISCARD 1921 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1922 [(1,0),(0,0)] D [1920] [] [] [] [((0,0),(1,0))] [1922,1923,1924,1925] CONDITIONAL_S
Y_MEAS 1923 [(1,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1924 [(0,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
DISCARD 1925 [(1,0)] 0 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1926 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 1927 [(0,1)] D [] [] [] [] [] [] none
MERGE 1928 [(0,1),(0,0)] D [] [1930,1931,1932,1933] [] [] [((0,0),(0,1))] [] none
DISCARD 1929 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1930 [(0,1),(0,0)] D [1928] [] [] [] [((0,0),(0,1))] [1930,1931,1932,1933] CONDITIONAL_S
Y_MEAS 1931 [(0,1)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1932 [(0,0)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
DISCARD 1933 [(0,1)] 0 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1934 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 1935 [(1,0)] D [] [] [] [] [] [] none
MERGE 1936 [(1,0),(0,0)] D [] [1938,1939,1940,1941] [] [] [((0,0),(1,0))] [] none
DISCARD 1937 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1938 [(1,0),(0,0)] D [1936] [] [] [] [((0,0),(1,0))] [1938,1939,1940,1941] CONDITIONAL_S
Y_MEAS 1939 [(1,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1940 [(0,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
DISCARD 1941 [(1,0)] 0 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1942 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1943 [(0,1)] D [] [] [] [] [] [] none
MERGE 1944 [(0,1),(0,0)] D [] [1946,1947,1948,1949] [] [] [((0,0),(0,1))] [] none
DISCARD 1945 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1946 [(0,1),(0,0)] D [1944] [] [] [] [((0,0),(0,1))] [1946,1947,1948,1949] CONDITIONAL_S
Y_MEAS 1947 [(0,1)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1948 [(0,0)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
DISCARD 1949 [(0,1)] 0 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1950 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 1951 [(1,0)] D [] [] [] [] [] [] none
MERGE 1952 [(1,0),(0,0)] D [] [1954,1955,1956,1957] [] [] [((0,0),(1,0))] [] none
DISCARD 1953 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1954 [(1,0),(0,0)] D [1952] [] [] [] [((0,0),(1,0))] [1954,1955,1956,1957] CONDITIONAL_S
Y_MEAS 1955 [(1,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1956 [(0,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
DISCARD 1957 [(1,0)] 0 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1958 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 1959 [(0,1)] D [] [] [] [] [] [] none
MERGE 1960 [(0,1),(0,0)] D [] [1962,1963,1964,1965] [] [] [((0,0),(0,1))] [] none
DISCARD 1961 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1962 [(0,1),(0,0)] D [1960] [] [] [] [((0,0),(0,1))] [1962,1963,1964,1965] CONDITIONAL_S
Y_MEAS 1963 [(0,1)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1964 [(0,0)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
DISCARD 1965 [(0,1)] 0 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1966 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 1967 [(1,0)] D [] [] [] [] [] [] none
MERGE 1968 [(1,0),(0,0)] D [] [1970,1971,1972,1973] [] [] [((0,0),(1,0))] [] none
DISCARD 1969 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1970 [(1,0),(0,0)] D [1968] [] [] [] [((0,0),(1,0))] [1970,1971,1972,1973] CONDITIONAL_S
Y_MEAS 1971 [(1,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1972 [(0,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
DISCARD 1973 [(1,0)] 0 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1974 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 1975 [(0,1)] D [] [] [] [] [] [] none
MERGE 1976 [(0,1),(0,0)] D [] [1978,1979,1980,1981] [] [] [((0,0),(0,1))] [] none
DISCARD 1977 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1978 [(0,1),(0,0)] D [1976] [] [] [] [((0,0),(0,1))] [1978,1979,1980,1981] CONDITIONAL_S
Y_MEAS 1979 [(0,1)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1980 [(0,0)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
DISCARD 1981 [(0,1)] 0 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1982 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 1983 [(1,0)] D [] [] [] [] [] [] none
MERGE 1984 [(1,0),(0,0)] D [] [1986,1987,1988,1989] [] [] [((0,0),(1,0))] [] none
DISCARD 1985 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1986 [(1,0),(0,0)] D [1984] [] [] [] [((0,0),(1,0))] [1986,1987,1988,1989] CONDITIONAL_S
Y_MEAS 1987 [(1,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1988 [(0,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
DISCARD 1989 [(1,0)] 0 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1990 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 1991 [(0,1)] D [] [] [] [] [] [] none
MERGE 1992 [(0,1),(0,0)] D [] [1994,1995,1996,1997] [] [] [((0,0),(0,1))] [] none
DISCARD 1993 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1994 [(0,1),(0,0)] D [1992] [] [] [] [((0,0),(0,1))] [1994,1995,1996,1997] CONDITIONAL_S
Y_MEAS 1995 [(0,1)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1996 [(0,0)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
DISCARD 1997 [(0,1)] 0 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1998 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1999 [(1,0)] D [] [] [] [] [] [] none
MERGE 2000 [(1,0),(0,0)] D [] [2002,2003,2004,2005] [] [] [((0,0),(1,0))] [] none
DISCARD 2001 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2002 [(1,0),(0,0)] D [2000] [] [] [] [((0,0),(1,0))] [2002,2003,2004,2005] CONDITIONAL_S
Y_MEAS 2003 [(1,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2004 [(0,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
DISCARD 2005 [(1,0)] 0 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2006 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 2007 [(0,1)] D [] [] [] [] [] [] none
MERGE 2008 [(0,1),(0,0)] D [] [2010,2011,2012,2013] [] [] [((0,0),(0,1))] [] none
DISCARD 2009 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2010 [(0,1),(0,0)] D [2008] [] [] [] [((0,0),(0,1))] [2010,2011,2012,2013] CONDITIONAL_S
Y_MEAS 2011 [(0,1)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2012 [(0,0)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
DISCARD 2013 [(0,1)] 0 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2014 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 2015 [(1,0)] D [] [] [] [] [] [] none
MERGE 2016 [(1,0),(0,0)] D [] [2018,2019,2020,2021] [] [] [((0,0),(1,0))] [] none
DISCARD 2017 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2018 [(1,0),(0,0)] D [2016] [] [] [] [((0,0),(1,0))] [2018,2019,2020,2021] CONDITIONAL_S
Y_MEAS 2019 [(1,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2020 [(0,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
DISCARD 2021 [(1,0)] 0 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2022 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 2023 [(0,1)] D [] [] [] [] [] [] none
MERGE 2024 [(0,1),(0,0)] D [] [2026,2027,2028,2029] [] [] [((0,0),(0,1))] [] none
DISCARD 2025 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2026 [(0,1),(0,0)] D [2024] [] [] [] [((0,0),(0,1))] [2026,2027,2028,2029] CONDITIONAL_S
Y_MEAS 2027 [(0,1)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2028 [(0,0)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
DISCARD 2029 [(0,1)] 0 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2030 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2031 [(1,0)] D [] [] [] [] [] [] none
MERGE 2032 [(1,0),(0,0)] D [] [2034,2035,2036,2037] [] [] [((0,0),(1,0))] [] none
DISCARD 2033 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2034 [(1,0),(0,0)] D [2032] [] [] [] [((0,0),(1,0))] [2034,2035,2036,2037] CONDITIONAL_S
Y_MEAS 2035 [(1,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2036 [(0,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
DISCARD 2037 [(1,0)] 0 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2038 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2039 [(0,1)] D [] [] [] [] [] [] none
MERGE 2040 [(0,1),(0,0)] D [] [2042,2043,2044,2045] [] [] [((0,0),(0,1))] [] none
DISCARD 2041 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2042 [(0,1),(0,0)] D [2040] [] [] [] [((0,0),(0,1))] [2042,2043,2044,2045] CONDITIONAL_S
Y_MEAS 2043 [(0,1)] HALF_D_PLUS_2 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
IDLE 2044 [(0,0)] HALF_D_PLUS_2 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
DISCARD 2045 [(0,1)] 0 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
IDLE 2046 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 2047 [(1,0)] D [] [] [] [] [] [] none
MERGE 2048 [(1,0),(0,0)] D [] [2050,2051,2052,2053] [] [] [((0,0),(1,0))] [] none
DISCARD 2049 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2050 [(1,0),(0,0)] D [2048] [] [] [] [((0,0),(1,0))] [2050,2051,2052,2053] CONDITIONAL_S
Y_MEAS 2051 [(1,0)] HALF_D_PLUS_2 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
IDLE 2052 [(0,0)] HALF_D_PLUS_2 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
DISCARD 2053 [(1,0)] 0 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
IDLE 2054 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2055 [(0,1)] D [] [] [] [] [] [] none
MERGE 2056 [(0,1),(0,0)] D [] [2058,2059,2060,2061] [] [] [((0,0),(0,1))] [] none
DISCARD 2057 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2058 [(0,1),(0,0)] D [2056] [] [] [] [((0,0),(0,1))] [2058,2059,2060,2061] CONDITIONAL_S
Y_MEAS 2059 [(0,1)] HALF_D_PLUS_2 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
IDLE 2060 [(0,0)] HALF_D_PLUS_2 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
DISCARD 2061 [(0,1)] 0 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
IDLE 2062 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 2063 [(1,0)] D [] [] [] [] [] [] none
MERGE 2064 [(1,0),(0,0)] D [] [2066,2067,2068,2069] [] [] [((0,0),(1,0))] [] none
DISCARD 2065 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2066 [(1,0),(0,0)] D [2064] [] [] [] [((0,0),(1,0))] [2066,2067,2068,2069] CONDITIONAL_S
Y_MEAS 2067 [(1,0)] HALF_D_PLUS_2 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
IDLE 2068 [(0,0)] HALF_D_PLUS_2 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
DISCARD 2069 [(1,0)] 0 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
IDLE 2070 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 2071 [(0,1)] D [] [] [] [] [] [] none
MERGE 2072 [(0,1),(0,0)] D [] [2074,2075,2076,2077] [] [] [((0,0),(0,1))] [] none
DISCARD 2073 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2074 [(0,1),(0,0)] D [2072] [] [] [] [((0,0),(0,1))] [2074,2075,2076,2077] CONDITIONAL_S
Y_MEAS 2075 [(0,1)] HALF_D_PLUS_2 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
IDLE 2076 [(0,0)] HALF_D_PLUS_2 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
DISCARD 2077 [(0,1)] 0 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
IDLE 2078 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2079 [(1,0)] D [] [] [] [] [] [] none
MERGE 2080 [(1,0),(0,0)] D [] [2082,2083,2084,2085] [] [] [((0,0),(1,0))] [] none
DISCARD 2081 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2082 [(1,0),(0,0)] D [2080] [] [] [] [((0,0),(1,0))] [2082,2083,2084,2085] CONDITIONAL_S
Y_MEAS 2083 [(1,0)] HALF_D_PLUS_2 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
IDLE 2084 [(0,0)] HALF_D_PLUS_2 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
DISCARD 2085 [(1,0)] 0 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
IDLE 2086 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 2087 [(0,1)] D [] [] [] [] [] [] none
MERGE 2088 [(0,1),(0,0)] D [] [2090,2091,2092,2093] [] [] [((0,0),(0,1))] [] none
DISCARD 2089 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2090 [(0,1),(0,0)] D [2088] [] [] [] [((0,0),(0,1))] [2090,2091,2092,2093] CONDITIONAL_S
Y_MEAS 2091 [(0,1)] HALF_D_PLUS_2 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
IDLE 2092 [(0,0)] HALF_D_PLUS_2 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
DISCARD 2093 [(0,1)] 0 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
IDLE 2094 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 2095 [(1,0)] D [] [] [] [] [] [] none
MERGE 2096 [(1,0),(0,0)] D [] [2098,2099,2100,2101] [] [] [((0,0),(1,0))] [] none
DISCARD 2097 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2098 [(1,0),(0,0)] D [2096] [] [] [] [((0,0),(1,0))] [2098,2099,2100,2101] CONDITIONAL_S
Y_MEAS 2099 [(1,0)] HALF_D_PLUS_2 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
IDLE 2100 [(0,0)] HALF_D_PLUS_2 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
DISCARD 2101 [(1,0)] 0 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
IDLE 2102 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 2103 [(0,1)] D [] [] [] [] [] [] none
MERGE 2104 [(0,1),(0,0)] D [] [2106,2107,2108,2109] [] [] [((0,0),(0,1))] [] none
DISCARD 2105 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2106 [(0,1),(0,0)] D [2104] [] [] [] [((0,0),(0,1))] [2106,2107,2108,2109] CONDITIONAL_S
Y_MEAS 2107 [(0,1)] HALF_D_PLUS_2 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
IDLE 2108 [(0,0)] HALF_D_PLUS_2 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
DISCARD 2109 [(0,1)] 0 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
IDLE 2110 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 2111 [(1,0)] D [] [] [] [] [] [] none
MERGE 2112 [(1,0),(0,0)] D [] [2114,2115,2116,2117] [] [] [((0,0),(1,0))] [] none
DISCARD 2113 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2114 [(1,0),(0,0)] D [2112] [] [] [] [((0,0),(1,0))] [2114,2115,2116,2117] CONDITIONAL_S
Y_MEAS 2115 [(1,0)] HALF_D_PLUS_2 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
IDLE 2116 [(0,0)] HALF_D_PLUS_2 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
DISCARD 2117 [(1,0)] 0 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
IDLE 2118 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2119 [(0,1)] D [] [] [] [] [] [] none
MERGE 2120 [(0,1),(0,0)] D [] [2122,2123,2124,2125] [] [] [((0,0),(0,1))] [] none
DISCARD 2121 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2122 [(0,1),(0,0)] D [2120] [] [] [] [((0,0),(0,1))] [2122,2123,2124,2125] CONDITIONAL_S
Y_MEAS 2123 [(0,1)] HALF_D_PLUS_2 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
IDLE 2124 [(0,0)] HALF_D_PLUS_2 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
DISCARD 2125 [(0,1)] 0 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
IDLE 2126 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 2127 [(1,0)] D [] [] [] [] [] [] none
MERGE 2128 [(1,0),(0,0)] D [] [2130,2131,2132,2133] [] [] [((0,0),(1,0))] [] none
DISCARD 2129 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2130 [(1,0),(0,0)] D [2128] [] [] [] [((0,0),(1,0))] [2130,2131,2132,2133] CONDITIONAL_S
Y_MEAS 2131 [(1,0)] HALF_D_PLUS_2 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
IDLE 2132 [(0,0)] HALF_D_PLUS_2 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
DISCARD 2133 [(1,0)] 0 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
IDLE 2134 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 2135 [(0,1)] D [] [] [] [] [] [] none
MERGE 2136 [(0,1),(0,0)] D [] [2138,2139,2140,2141] [] [] [((0,0),(0,1))] [] none
DISCARD 2137 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2138 [(0,1),(0,0)] D [2136] [] [] [] [((0,0),(0,1))] [2138,2139,2140,2141] CONDITIONAL_S
Y_MEAS 2139 [(0,1)] HALF_D_PLUS_2 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
IDLE 2140 [(0,0)] HALF_D_PLUS_2 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
DISCARD 2141 [(0,1)] 0 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
IDLE 2142 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 2143 [(1,0)] D [] [] [] [] [] [] none
MERGE 2144 [(1,0),(0,0)] D [] [2146,2147,2148,2149] [] [] [((0,0),(1,0))] [] none
DISCARD 2145 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2146 [(1,0),(0,0)] D [2144] [] [] [] [((0,0),(1,0))] [2146,2147,2148,2149] CONDITIONAL_S
Y_MEAS 2147 [(1,0)] HALF_D_PLUS_2 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
IDLE 2148 [(0,0)] HALF_D_PLUS_2 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
DISCARD 2149 [(1,0)] 0 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
IDLE 2150 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 2151 [(0,1)] D [] [] [] [] [] [] none
MERGE 2152 [(0,1),(0,0)] D [] [2154,2155,2156,2157] [] [] [((0,0),(0,1))] [] none
DISCARD 2153 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2154 [(0,1),(0,0)] D [2152] [] [] [] [((0,0),(0,1))] [2154,2155,2156,2157] CONDITIONAL_S
Y_MEAS 2155 [(0,1)] HALF_D_PLUS_2 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
IDLE 2156 [(0,0)] HALF_D_PLUS_2 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
DISCARD 2157 [(0,1)] 0 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
IDLE 2158 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 2159 [(1,0)] D [] [] [] [] [] [] none
MERGE 2160 [(1,0),(0,0)] D [] [2162,2163,2164,2165] [] [] [((0,0),(1,0))] [] none
DISCARD 2161 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2162 [(1,0),(0,0)] D [2160] [] [] [] [((0,0),(1,0))] [2162,2163,2164,2165] CONDITIONAL_S
Y_MEAS 2163 [(1,0)] HALF_D_PLUS_2 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
IDLE 2164 [(0,0)] HALF_D_PLUS_2 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
DISCARD 2165 [(1,0)] 0 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
IDLE 2166 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2167 [(0,1)] D [] [] [] [] [] [] none
MERGE 2168 [(0,1),(0,0)] D [] [2170,2171,2172,2173] [] [] [((0,0),(0,1))] [] none
DISCARD 2169 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2170 [(0,1),(0,0)] D [2168] [] [] [] [((0,0),(0,1))] [2170,2171,2172,2173] CONDITIONAL_S
Y_MEAS 2171 [(0,1)] HALF_D_PLUS_2 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
IDLE 2172 [(0,0)] HALF_D_PLUS_2 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
DISCARD 2173 [(0,1)] 0 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
IDLE 2174 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2175 [(1,0)] D [] [] [] [] [] [] none
MERGE 2176 [(1,0),(0,0)] D [] [2178,2179,2180,2181] [] [] [((0,0),(1,0))] [] none
DISCARD 2177 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2178 [(1,0),(0,0)] D [2176] [] [] [] [((0,0),(1,0))] [2178,2179,2180,2181] CONDITIONAL_S
Y_MEAS 2179 [(1,0)] HALF_D_PLUS_2 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
IDLE 2180 [(0,0)] HALF_D_PLUS_2 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
DISCARD 2181 [(1,0)] 0 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
IDLE 2182 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 2183 [(0,1)] D [] [] [] [] [] [] none
MERGE 2184 [(0,1),(0,0)] D [] [2186,2187,2188,2189] [] [] [((0,0),(0,1))] [] none
DISCARD 2185 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2186 [(0,1),(0,0)] D [2184] [] [] [] [((0,0),(0,1))] [2186,2187,2188,2189] CONDITIONAL_S
Y_MEAS 2187 [(0,1)] HALF_D_PLUS_2 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
IDLE 2188 [(0,0)] HALF_D_PLUS_2 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
DISCARD 2189 [(0,1)] 0 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
IDLE 2190 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 2191 [(1,0)] D [] [] [] [] [] [] none
MERGE 2192 [(1,0),(0,0)] D [] [2194,2195,2196,2197] [] [] [((0,0),(1,0))] [] none
DISCARD 2193 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2194 [(1,0),(0,0)] D [2192] [] [] [] [((0,0),(1,0))] [2194,2195,2196,2197] CONDITIONAL_S
Y_MEAS 2195 [(1,0)] HALF_D_PLUS_2 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
IDLE 2196 [(0,0)] HALF_D_PLUS_2 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
DISCARD 2197 [(1,0)] 0 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
IDLE 2198 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 2199 [(0,1)] D [] [] [] [] [] [] none
MERGE 2200 [(0,1),(0,0)] D [] [2202,2203,2204,2205] [] [] [((0,0),(0,1))] [] none
DISCARD 2201 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2202 [(0,1),(0,0)] D [2200] [] [] [] [((0,0),(0,1))] [2202,2203,2204,2205] CONDITIONAL_S
Y_MEAS 2203 [(0,1)] HALF_D_PLUS_2 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
IDLE 2204 [(0,0)] HALF_D_PLUS_2 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
DISCARD 2205 [(0,1)] 0 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
IDLE 2206 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2207 [(1,0)] D [] [] [] [] [] [] none
MERGE 2208 [(1,0),(0,0)] D [] [2210,2211,2212,2213] [] [] [((0,0),(1,0))] [] none
DISCARD 2209 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2210 [(1,0),(0,0)] D [2208] [] [] [] [((0,0),(1,0))] [2210,2211,2212,2213] CONDITIONAL_S
Y_MEAS 2211 [(1,0)] HALF_D_PLUS_2 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
IDLE 2212 [(0,0)] HALF_D_PLUS_2 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
DISCARD 2213 [(1,0)] 0 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
IDLE 2214 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 2215 [(0,1)] D [] [] [] [] [] [] none
MERGE 2216 [(0,1),(0,0)] D [] [2218,2219,2220,2221] [] [] [((0,0),(0,1))] [] none
DISCARD 2217 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2218 [(0,1),(0,0)] D [2216] [] [] [] [((0,0),(0,1))] [2218,2219,2220,2221] CONDITIONAL_S
Y_MEAS 2219 [(0,1)] HALF_D_PLUS_2 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
IDLE 2220 [(0,0)] HALF_D_PLUS_2 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
DISCARD 2221 [(0,1)] 0 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
IDLE 2222 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 2223 [(1,0)] D [] [] [] [] [] [] none
MERGE 2224 [(1,0),(0,0)] D [] [2226,2227,2228,2229] [] [] [((0,0),(1,0))] [] none
DISCARD 2225 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2226 [(1,0),(0,0)] D [2224] [] [] [] [((0,0),(1,0))] [2226,2227,2228,2229] CONDITIONAL_S
Y_MEAS 2227 [(1,0)] HALF_D_PLUS_2 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
IDLE 2228 [(0,0)] HALF_D_PLUS_2 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
DISCARD 2229 [(1,0)] 0 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
IDLE 2230 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2231 [(0,1)] D [] [] [] [] [] [] none
MERGE 2232 [(0,1),(0,0)] D [] [2234,2235,2236,2237] [] [] [((0,0),(0,1))] [] none
DISCARD 2233 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2234 [(0,1),(0,0)] D [2232] [] [] [] [((0,0),(0,1))] [2234,2235,2236,2237] CONDITIONAL_S
Y_MEAS 2235 [(0,1)] HALF_D_PLUS_2 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
IDLE 2236 [(0,0)] HALF_D_PLUS_2 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
DISCARD 2237 [(0,1)] 0 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
IDLE 2238 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 2239 [(1,0)] D [] [] [] [] [] [] none
MERGE 2240 [(1,0),(0,0)] D [] [2242,2243,2244,2245] [] [] [((0,0),(1,0))] [] none
DISCARD 2241 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2242 [(1,0),(0,0)] D [2240] [] [] [] [((0,0),(1,0))] [2242,2243,2244,2245] CONDITIONAL_S
Y_MEAS 2243 [(1,0)] HALF_D_PLUS_2 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
IDLE 2244 [(0,0)] HALF_D_PLUS_2 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
DISCARD 2245 [(1,0)] 0 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
IDLE 2246 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2247 [(0,1)] D [] [] [] [] [] [] none
MERGE 2248 [(0,1),(0,0)] D [] [2250,2251,2252,2253] [] [] [((0,0),(0,1))] [] none
DISCARD 2249 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2250 [(0,1),(0,0)] D [2248] [] [] [] [((0,0),(0,1))] [2250,2251,2252,2253] CONDITIONAL_S
Y_MEAS 2251 [(0,1)] HALF_D_PLUS_2 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
IDLE 2252 [(0,0)] HALF_D_PLUS_2 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
DISCARD 2253 [(0,1)] 0 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
IDLE 2254 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 2255 [(1,0)] D [] [] [] [] [] [] none
MERGE 2256 [(1,0),(0,0)] D [] [2258,2259,2260,2261] [] [] [((0,0),(1,0))] [] none
DISCARD 2257 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2258 [(1,0),(0,0)] D [2256] [] [] [] [((0,0),(1,0))] [2258,2259,2260,2261] CONDITIONAL_S
Y_MEAS 2259 [(1,0)] HALF_D_PLUS_2 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
IDLE 2260 [(0,0)] HALF_D_PLUS_2 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
DISCARD 2261 [(1,0)] 0 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
INJECT_T 2262 [(0,1)] D [] [] [] [] [] [] none
MERGE 2263 [(0,1),(0,0)] D [] [2265,2266,2267,2268] [] [] [((0,0),(0,1))] [] none
DISCARD 2264 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2265 [(0,1),(0,0)] D [2263] [] [] [] [((0,0),(0,1))] [2265,2266,2267,2268] CONDITIONAL_S
Y_MEAS 2266 [(0,1)] HALF_D_PLUS_2 [2263] [] [] [] [] [2265,2266,2267,2268] CONDITIONAL_S
IDLE 2267 [(0,0)] HALF_D_PLUS_2 [2263] [] [] [] [] [2265,2266,2267,2268] CONDITIONAL_S
DISCARD 2268 [(0,1)] 0 [2263] [] [] [] [] [2265,2266,2267,2268] CONDITIONAL_S
IDLE 2269 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 2270 [(1,0)] D [] [] [] [] [] [] none
MERGE 2271 [(1,0),(0,0)] D [] [2273,2274,2275,2276] [] [] [((0,0),(1,0))] [] none
DISCARD 2272 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2273 [(1,0),(0,0)] D [2271] [] [] [] [((0,0),(1,0))] [2273,2274,2275,2276] CONDITIONAL_S
Y_MEAS 2274 [(1,0)] HALF_D_PLUS_2 [2271] [] [] [] [] [2273,2274,2275,2276] CONDITIONAL_S
IDLE 2275 [(0,0)] HALF_D_PLUS_2 [2271] [] [] [] [] [2273,2274,2275,2276] CONDITIONAL_S
DISCARD 2276 [(1,0)] 0 [2271] [] [] [] [] [2273,2274,2275,2276] CONDITIONAL_S
IDLE 2277 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2278 [(0,1)] D [] [] [] [] [] [] none
MERGE 2279 [(0,1),(0,0)] D [] [2281,2282,2283,2284] [] [] [((0,0),(0,1))] [] none
DISCARD 2280 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2281 [(0,1),(0,0)] D [2279] [] [] [] [((0,0),(0,1))] [2281,2282,2283,2284] CONDITIONAL_S
Y_MEAS 2282 [(0,1)] HALF_D_PLUS_2 [2279] [] [] [] [] [2281,2282,2283,2284] CONDITIONAL_S
IDLE 2283 [(0,0)] HALF_D_PLUS_2 [2279] [] [] [] [] [2281,2282,2283,2284] CONDITIONAL_S
DISCARD 2284 [(0,1)] 0 [2279] [] [] [] [] [2281,2282,2283,2284] CONDITIONAL_S
IDLE 2285 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 2286 [(1,0)] D [] [] [] [] [] [] none
MERGE 2287 [(1,0),(0,0)] D [] [2289,2290,2291,2292] [] [] [((0,0),(1,0))] [] none
DISCARD 2288 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2289 [(1,0),(0,0)] D [2287] [] [] [] [((0,0),(1,0))] [2289,2290,2291,2292] CONDITIONAL_S
Y_MEAS 2290 [(1,0)] HALF_D_PLUS_2 [2287] [] [] [] [] [2289,2290,2291,2292] CONDITIONAL_S
IDLE 2291 [(0,0)] HALF_D_PLUS_2 [2287] [] [] [] [] [2289,2290,2291,2292] CONDITIONAL_S
DISCARD 2292 [(1,0)] 0 [2287] [] [] [] [] [2289,2290,2291,2292] CONDITIONAL_S
IDLE 2293 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2294 [(0,1)] D [] [] [] [] [] [] none
MERGE 2295 [(0,1),(0,0)] D [] [2297,2298,2299,2300] [] [] [((0,0),(0,1))] [] none
DISCARD 2296 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2297 [(0,1),(0,0)] D [2295] [] [] [] [((0,0),(0,1))] [2297,2298,2299,2300] CONDITIONAL_S
Y_MEAS 2298 [(0,1)] HALF_D_PLUS_2 [2295] [] [] [] [] [2297,2298,2299,2300] CONDITIONAL_S
IDLE 2299 [(0,0)] HALF_D_PLUS_2 [2295] [] [] [] [] [2297,2298,2299,2300] CONDITIONAL_S
DISCARD 2300 [(0,1)] 0 [2295] [] [] [] [] [2297,2298,2299,2300] CONDITIONAL_S
IDLE 2301 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 2302 [(1,0)] D [] [] [] [] [] [] none
MERGE 2303 [(1,0),(0,0)] D [] [2305,2306,2307,2308] [] [] [((0,0),(1,0))] [] none
DISCARD 2304 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2305 [(1,0),(0,0)] D [2303] [] [] [] [((0,0),(1,0))] [2305,2306,2307,2308] CONDITIONAL_S
Y_MEAS 2306 [(1,0)] HALF_D_PLUS_2 [2303] [] [] [] [] [2305,2306,2307,2308] CONDITIONAL_S
IDLE 2307 [(0,0)] HALF_D_PLUS_2 [2303] [] [] [] [] [2305,2306,2307,2308] CONDITIONAL_S
DISCARD 2308 [(1,0)] 0 [2303] [] [] [] [] [2305,2306,2307,2308] CONDITIONAL_S
IDLE 2309 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 2310 [(0,1)] D [] [] [] [] [] [] none
MERGE 2311 [(0,1),(0,0)] D [] [2313,2314,2315,2316] [] [] [((0,0),(0,1))] [] none
DISCARD 2312 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2313 [(0,1),(0,0)] D [2311] [] [] [] [((0,0),(0,1))] [2313,2314,2315,2316] CONDITIONAL_S
Y_MEAS 2314 [(0,1)] HALF_D_PLUS_2 [2311] [] [] [] [] [2313,2314,2315,2316] CONDITIONAL_S
IDLE 2315 [(0,0)] HALF_D_PLUS_2 [2311] [] [] [] [] [2313,2314,2315,2316] CONDITIONAL_S
DISCARD 2316 [(0,1)] 0 [2311] [] [] [] [] [2313,2314,2315,2316] CONDITIONAL_S
IDLE 2317 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2318 [(1,0)] D [] [] [] [] [] [] none
MERGE 2319 [(1,0),(0,0)] D [] [2321,2322,2323,2324] [] [] [((0,0),(1,0))] [] none
DISCARD 2320 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2321 [(1,0),(0,0)] D [2319] [] [] [] [((0,0),(1,0))] [2321,2322,2323,2324] CONDITIONAL_S
Y_MEAS 2322 [(1,0)] HALF_D_PLUS_2 [2319] [] [] [] [] [2321,2322,2323,2324] CONDITIONAL_S
IDLE 2323 [(0,0)] HALF_D_PLUS_2 [2319] [] [] [] [] [2321,2322,2323,2324] CONDITIONAL_S
DISCARD 2324 [(1,0)] 0 [2319] [] [] [] [] [2321,2322,2323,2324] CONDITIONAL_S
IDLE 2325 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 2326 [(0,1)] D [] [] [] [] [] [] none
MERGE 2327 [(0,1),(0,0)] D [] [2329,2330,2331,2332] [] [] [((0,0),(0,1))] [] none
DISCARD 2328 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2329 [(0,1),(0,0)] D [2327] [] [] [] [((0,0),(0,1))] [2329,2330,2331,2332] CONDITIONAL_S
Y_MEAS 2330 [(0,1)] HALF_D_PLUS_2 [2327] [] [] [] [] [2329,2330,2331,2332] CONDITIONAL_S
IDLE 2331 [(0,0)] HALF_D_PLUS_2 [2327] [] [] [] [] [2329,2330,2331,2332] CONDITIONAL_S
DISCARD 2332 [(0,1)] 0 [2327] [] [] [] [] [2329,2330,2331,2332] CONDITIONAL_S
IDLE 2333 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2334 [(1,0)] D [] [] [] [] [] [] none
MERGE 2335 [(1,0),(0,0)] D [] [2337,2338,2339,2340] [] [] [((0,0),(1,0))] [] none
DISCARD 2336 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2337 [(1,0),(0,0)] D [2335] [] [] [] [((0,0),(1,0))] [2337,2338,2339,2340] CONDITIONAL_S
Y_MEAS 2338 [(1,0)] HALF_D_PLUS_2 [2335] [] [] [] [] [2337,2338,2339,2340] CONDITIONAL_S
IDLE 2339 [(0,0)] HALF_D_PLUS_2 [2335] [] [] [] [] [2337,2338,2339,2340] CONDITIONAL_S
DISCARD 2340 [(1,0)] 0 [2335] [] [] [] [] [2337,2338,2339,2340] CONDITIONAL_S
IDLE 2341 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2342 [(0,1)] D [] [] [] [] [] [] none
MERGE 2343 [(0,1),(0,0)] D [] [2345,2346,2347,2348] [] [] [((0,0),(0,1))] [] none
DISCARD 2344 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2345 [(0,1),(0,0)] D [2343] [] [] [] [((0,0),(0,1))] [2345,2346,2347,2348] CONDITIONAL_S
Y_MEAS 2346 [(0,1)] HALF_D_PLUS_2 [2343] [] [] [] [] [2345,2346,2347,2348] CONDITIONAL_S
IDLE 2347 [(0,0)] HALF_D_PLUS_2 [2343] [] [] [] [] [2345,2346,2347,2348] CONDITIONAL_S
DISCARD 2348 [(0,1)] 0 [2343] [] [] [] [] [2345,2346,2347,2348] CONDITIONAL_S
IDLE 2349 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2350 [(1,0)] D [] [] [] [] [] [] none
MERGE 2351 [(1,0),(0,0)] D [] [2353,2354,2355,2356] [] [] [((0,0),(1,0))] [] none
DISCARD 2352 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2353 [(1,0),(0,0)] D [2351] [] [] [] [((0,0),(1,0))] [2353,2354,2355,2356] CONDITIONAL_S
Y_MEAS 2354 [(1,0)] HALF_D_PLUS_2 [2351] [] [] [] [] [2353,2354,2355,2356] CONDITIONAL_S
IDLE 2355 [(0,0)] HALF_D_PLUS_2 [2351] [] [] [] [] [2353,2354,2355,2356] CONDITIONAL_S
DISCARD 2356 [(1,0)] 0 [2351] [] [] [] [] [2353,2354,2355,2356] CONDITIONAL_S
IDLE 2357 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2358 [(0,1)] D [] [] [] [] [] [] none
MERGE 2359 [(0,1),(0,0)] D [] [2361,2362,2363,2364] [] [] [((0,0),(0,1))] [] none
DISCARD 2360 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2361 [(0,1),(0,0)] D [2359] [] [] [] [((0,0),(0,1))] [2361,2362,2363,2364] CONDITIONAL_S
Y_MEAS 2362 [(0,1)] HALF_D_PLUS_2 [2359] [] [] [] [] [2361,2362,2363,2364] CONDITIONAL_S
IDLE 2363 [(0,0)] HALF_D_PLUS_2 [2359] [] [] [] [] [2361,2362,2363,2364] CONDITIONAL_S
DISCARD 2364 [(0,1)] 0 [2359] [] [] [] [] [2361,2362,2363,2364] CONDITIONAL_S
IDLE 2365 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 2366 [(1,0)] D [] [] [] [] [] [] none
MERGE 2367 [(1,0),(0,0)] D [] [2369,2370,2371,2372] [] [] [((0,0),(1,0))] [] none
DISCARD 2368 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2369 [(1,0),(0,0)] D [2367] [] [] [] [((0,0),(1,0))] [2369,2370,2371,2372] CONDITIONAL_S
Y_MEAS 2370 [(1,0)] HALF_D_PLUS_2 [2367] [] [] [] [] [2369,2370,2371,2372] CONDITIONAL_S
IDLE 2371 [(0,0)] HALF_D_PLUS_2 [2367] [] [] [] [] [2369,2370,2371,2372] CONDITIONAL_S
DISCARD 2372 [(1,0)] 0 [2367] [] [] [] [] [2369,2370,2371,2372] CONDITIONAL_S
IDLE 2373 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 2374 [(0,1)] D [] [] [] [] [] [] none
MERGE 2375 [(0,1),(0,0)] D [] [2377,2378,2379,2380] [] [] [((0,0),(0,1))] [] none
DISCARD 2376 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2377 [(0,1),(0,0)] D [2375] [] [] [] [((0,0),(0,1))] [2377,2378,2379,2380] CONDITIONAL_S
Y_MEAS 2378 [(0,1)] HALF_D_PLUS_2 [2375] [] [] [] [] [2377,2378,2379,2380] CONDITIONAL_S
IDLE 2379 [(0,0)] HALF_D_PLUS_2 [2375] [] [] [] [] [2377,2378,2379,2380] CONDITIONAL_S
DISCARD 2380 [(0,1)] 0 [2375] [] [] [] [] [2377,2378,2379,2380] CONDITIONAL_S
IDLE 2381 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 2382 [(1,0)] D [] [] [] [] [] [] none
MERGE 2383 [(1,0),(0,0)] D [] [2385,2386,2387,2388] [] [] [((0,0),(1,0))] [] none
DISCARD 2384 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2385 [(1,0),(0,0)] D [2383] [] [] [] [((0,0),(1,0))] [2385,2386,2387,2388] CONDITIONAL_S
Y_MEAS 2386 [(1,0)] HALF_D_PLUS_2 [2383] [] [] [] [] [2385,2386,2387,2388] CONDITIONAL_S
IDLE 2387 [(0,0)] HALF_D_PLUS_2 [2383] [] [] [] [] [2385,2386,2387,2388] CONDITIONAL_S
DISCARD 2388 [(1,0)] 0 [2383] [] [] [] [] [2385,2386,2387,2388] CONDITIONAL_S
IDLE 2389 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 2390 [(0,1)] D [] [] [] [] [] [] none
MERGE 2391 [(0,1),(0,0)] D [] [2393,2394,2395,2396] [] [] [((0,0),(0,1))] [] none
DISCARD 2392 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2393 [(0,1),(0,0)] D [2391] [] [] [] [((0,0),(0,1))] [2393,2394,2395,2396] CONDITIONAL_S
Y_MEAS 2394 [(0,1)] HALF_D_PLUS_2 [2391] [] [] [] [] [2393,2394,2395,2396] CONDITIONAL_S
IDLE 2395 [(0,0)] HALF_D_PLUS_2 [2391] [] [] [] [] [2393,2394,2395,2396] CONDITIONAL_S
DISCARD 2396 [(0,1)] 0 [2391] [] [] [] [] [2393,2394,2395,2396] CONDITIONAL_S
IDLE 2397 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 2398 [(1,0)] D [] [] [] [] [] [] none
MERGE 2399 [(1,0),(0,0)] D [] [2401,2402,2403,2404] [] [] [((0,0),(1,0))] [] none
DISCARD 2400 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2401 [(1,0),(0,0)] D [2399] [] [] [] [((0,0),(1,0))] [2401,2402,2403,2404] CONDITIONAL_S
Y_MEAS 2402 [(1,0)] HALF_D_PLUS_2 [2399] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
IDLE 2403 [(0,0)] HALF_D_PLUS_2 [2399] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
DISCARD 2404 [(1,0)] 0 [2399] [] [] [] [] [2401,2402,2403,2404] CONDITIONAL_S
IDLE 2405 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 2406 [(0,1)] D [] [] [] [] [] [] none
MERGE 2407 [(0,1),(0,0)] D [] [2409,2410,2411,2412] [] [] [((0,0),(0,1))] [] none
DISCARD 2408 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2409 [(0,1),(0,0)] D [2407] [] [] [] [((0,0),(0,1))] [2409,2410,2411,2412] CONDITIONAL_S
Y_MEAS 2410 [(0,1)] HALF_D_PLUS_2 [2407] [] [] [] [] [2409,2410,2411,2412] CONDITIONAL_S
IDLE 2411 [(0,0)] HALF_D_PLUS_2 [2407] [] [] [] [] [2409,2410,2411,2412] CONDITIONAL_S
DISCARD 2412 [(0,1)] 0 [2407] [] [] [] [] [2409,2410,2411,2412] CONDITIONAL_S
IDLE 2413 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 2414 [(1,0)] D [] [] [] [] [] [] none
MERGE 2415 [(1,0),(0,0)] D [] [2417,2418,2419,2420] [] [] [((0,0),(1,0))] [] none
DISCARD 2416 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2417 [(1,0),(0,0)] D [2415] [] [] [] [((0,0),(1,0))] [2417,2418,2419,2420] CONDITIONAL_S
Y_MEAS 2418 [(1,0)] HALF_D_PLUS_2 [2415] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
IDLE 2419 [(0,0)] HALF_D_PLUS_2 [2415] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
DISCARD 2420 [(1,0)] 0 [2415] [] [] [] [] [2417,2418,2419,2420] CONDITIONAL_S
IDLE 2421 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 2422 [(0,1)] D [] [] [] [] [] [] none
MERGE 2423 [(0,1),(0,0)] D [] [2425,2426,2427,2428] [] [] [((0,0),(0,1))] [] none
DISCARD 2424 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2425 [(0,1),(0,0)] D [2423] [] [] [] [((0,0),(0,1))] [2425,2426,2427,2428] CONDITIONAL_S
Y_MEAS 2426 [(0,1)] HALF_D_PLUS_2 [2423] [] [] [] [] [2425,2426,2427,2428] CONDITIONAL_S
IDLE 2427 [(0,0)] HALF_D_PLUS_2 [2423] [] [] [] [] [2425,2426,2427,2428] CONDITIONAL_S
DISCARD 2428 [(0,1)] 0 [2423] [] [] [] [] [2425,2426,2427,2428] CONDITIONAL_S
IDLE 2429 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2430 [(1,0)] D [] [] [] [] [] [] none
MERGE 2431 [(1,0),(0,0)] D [] [2433,2434,2435,2436] [] [] [((0,0),(1,0))] [] none
DISCARD 2432 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2433 [(1,0),(0,0)] D [2431] [] [] [] [((0,0),(1,0))] [2433,2434,2435,2436] CONDITIONAL_S
Y_MEAS 2434 [(1,0)] HALF_D_PLUS_2 [2431] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
IDLE 2435 [(0,0)] HALF_D_PLUS_2 [2431] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
DISCARD 2436 [(1,0)] 0 [2431] [] [] [] [] [2433,2434,2435,2436] CONDITIONAL_S
IDLE 2437 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2438 [(0,1)] D [] [] [] [] [] [] none
MERGE 2439 [(0,1),(0,0)] D [] [2441,2442,2443,2444] [] [] [((0,0),(0,1))] [] none
DISCARD 2440 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2441 [(0,1),(0,0)] D [2439] [] [] [] [((0,0),(0,1))] [2441,2442,2443,2444] CONDITIONAL_S
Y_MEAS 2442 [(0,1)] HALF_D_PLUS_2 [2439] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
IDLE 2443 [(0,0)] HALF_D_PLUS_2 [2439] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
DISCARD 2444 [(0,1)] 0 [2439] [] [] [] [] [2441,2442,2443,2444] CONDITIONAL_S
IDLE 2445 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 2446 [(1,0)] D [] [] [] [] [] [] none
MERGE 2447 [(1,0),(0,0)] D [] [2449,2450,2451,2452] [] [] [((0,0),(1,0))] [] none
DISCARD 2448 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2449 [(1,0),(0,0)] D [2447] [] [] [] [((0,0),(1,0))] [2449,2450,2451,2452] CONDITIONAL_S
Y_MEAS 2450 [(1,0)] HALF_D_PLUS_2 [2447] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
IDLE 2451 [(0,0)] HALF_D_PLUS_2 [2447] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
DISCARD 2452 [(1,0)] 0 [2447] [] [] [] [] [2449,2450,2451,2452] CONDITIONAL_S
IDLE 2453 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 2454 [(0,1)] D [] [] [] [] [] [] none
MERGE 2455 [(0,1),(0,0)] D [] [2457,2458,2459,2460] [] [] [((0,0),(0,1))] [] none
DISCARD 2456 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2457 [(0,1),(0,0)] D [2455] [] [] [] [((0,0),(0,1))] [2457,2458,2459,2460] CONDITIONAL_S
Y_MEAS 2458 [(0,1)] HALF_D_PLUS_2 [2455] [] [] [] [] [2457,2458,2459,2460] CONDITIONAL_S
IDLE 2459 [(0,0)] HALF_D_PLUS_2 [2455] [] [] [] [] [2457,2458,2459,2460] CONDITIONAL_S
DISCARD 2460 [(0,1)] 0 [2455] [] [] [] [] [2457,2458,2459,2460] CONDITIONAL_S
IDLE 2461 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 2462 [(1,0)] D [] [] [] [] [] [] none
MERGE 2463 [(1,0),(0,0)] D [] [2465,2466,2467,2468] [] [] [((0,0),(1,0))] [] none
DISCARD 2464 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2465 [(1,0),(0,0)] D [2463] [] [] [] [((0,0),(1,0))] [2465,2466,2467,2468] CONDITIONAL_S
Y_MEAS 2466 [(1,0)] HALF_D_PLUS_2 [2463] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
IDLE 2467 [(0,0)] HALF_D_PLUS_2 [2463] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
DISCARD 2468 [(1,0)] 0 [2463] [] [] [] [] [2465,2466,2467,2468] CONDITIONAL_S
IDLE 2469 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 2470 [(0,1)] D [] [] [] [] [] [] none
MERGE 2471 [(0,1),(0,0)] D [] [2473,2474,2475,2476] [] [] [((0,0),(0,1))] [] none
DISCARD 2472 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2473 [(0,1),(0,0)] D [2471] [] [] [] [((0,0),(0,1))] [2473,2474,2475,2476] CONDITIONAL_S
Y_MEAS 2474 [(0,1)] HALF_D_PLUS_2 [2471] [] [] [] [] [2473,2474,2475,2476] CONDITIONAL_S
IDLE 2475 [(0,0)] HALF_D_PLUS_2 [2471] [] [] [] [] [2473,2474,2475,2476] CONDITIONAL_S
DISCARD 2476 [(0,1)] 0 [2471] [] [] [] [] [2473,2474,2475,2476] CONDITIONAL_S
IDLE 2477 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 2478 [(1,0)] D [] [] [] [] [] [] none
MERGE 2479 [(1,0),(0,0)] D [] [2481,2482,2483,2484] [] [] [((0,0),(1,0))] [] none
DISCARD 2480 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2481 [(1,0),(0,0)] D [2479] [] [] [] [((0,0),(1,0))] [2481,2482,2483,2484] CONDITIONAL_S
Y_MEAS 2482 [(1,0)] HALF_D_PLUS_2 [2479] [] [] [] [] [2481,2482,2483,2484] CONDITIONAL_S
IDLE 2483 [(0,0)] HALF_D_PLUS_2 [2479] [] [] [] [] [2481,2482,2483,2484] CONDITIONAL_S
DISCARD 2484 [(1,0)] 0 [2479] [] [] [] [] [2481,2482,2483,2484] CONDITIONAL_S
IDLE 2485 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 2486 [(0,1)] D [] [] [] [] [] [] none
MERGE 2487 [(0,1),(0,0)] D [] [2489,2490,2491,2492] [] [] [((0,0),(0,1))] [] none
DISCARD 2488 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2489 [(0,1),(0,0)] D [2487] [] [] [] [((0,0),(0,1))] [2489,2490,2491,2492] CONDITIONAL_S
Y_MEAS 2490 [(0,1)] HALF_D_PLUS_2 [2487] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
IDLE 2491 [(0,0)] HALF_D_PLUS_2 [2487] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
DISCARD 2492 [(0,1)] 0 [2487] [] [] [] [] [2489,2490,2491,2492] CONDITIONAL_S
IDLE 2493 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 2494 [(1,0)] D [] [] [] [] [] [] none
MERGE 2495 [(1,0),(0,0)] D [] [2497,2498,2499,2500] [] [] [((0,0),(1,0))] [] none
DISCARD 2496 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2497 [(1,0),(0,0)] D [2495] [] [] [] [((0,0),(1,0))] [2497,2498,2499,2500] CONDITIONAL_S
Y_MEAS 2498 [(1,0)] HALF_D_PLUS_2 [2495] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
IDLE 2499 [(0,0)] HALF_D_PLUS_2 [2495] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
DISCARD 2500 [(1,0)] 0 [2495] [] [] [] [] [2497,2498,2499,2500] CONDITIONAL_S
IDLE 2501 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 2502 [(0,1)] D [] [] [] [] [] [] none
MERGE 2503 [(0,1),(0,0)] D [] [2505,2506,2507,2508] [] [] [((0,0),(0,1))] [] none
DISCARD 2504 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2505 [(0,1),(0,0)] D [2503] [] [] [] [((0,0),(0,1))] [2505,2506,2507,2508] CONDITIONAL_S
Y_MEAS 2506 [(0,1)] HALF_D_PLUS_2 [2503] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
IDLE 2507 [(0,0)] HALF_D_PLUS_2 [2503] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
DISCARD 2508 [(0,1)] 0 [2503] [] [] [] [] [2505,2506,2507,2508] CONDITIONAL_S
IDLE 2509 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 2510 [(1,0)] D [] [] [] [] [] [] none
MERGE 2511 [(1,0),(0,0)] D [] [2513,2514,2515,2516] [] [] [((0,0),(1,0))] [] none
DISCARD 2512 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2513 [(1,0),(0,0)] D [2511] [] [] [] [((0,0),(1,0))] [2513,2514,2515,2516] CONDITIONAL_S
Y_MEAS 2514 [(1,0)] HALF_D_PLUS_2 [2511] [] [] [] [] [2513,2514,2515,2516] CONDITIONAL_S
IDLE 2515 [(0,0)] HALF_D_PLUS_2 [2511] [] [] [] [] [2513,2514,2515,2516] CONDITIONAL_S
DISCARD 2516 [(1,0)] 0 [2511] [] [] [] [] [2513,2514,2515,2516] CONDITIONAL_S
IDLE 2517 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 2518 [(0,1)] D [] [] [] [] [] [] none
MERGE 2519 [(0,1),(0,0)] D [] [2521,2522,2523,2524] [] [] [((0,0),(0,1))] [] none
DISCARD 2520 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2521 [(0,1),(0,0)] D [2519] [] [] [] [((0,0),(0,1))] [2521,2522,2523,2524] CONDITIONAL_S
Y_MEAS 2522 [(0,1)] HALF_D_PLUS_2 [2519] [] [] [] [] [2521,2522,2523,2524] CONDITIONAL_S
IDLE 2523 [(0,0)] HALF_D_PLUS_2 [2519] [] [] [] [] [2521,2522,2523,2524] CONDITIONAL_S
DISCARD 2524 [(0,1)] 0 [2519] [] [] [] [] [2521,2522,2523,2524] CONDITIONAL_S
IDLE 2525 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 2526 [(1,0)] D [] [] [] [] [] [] none
MERGE 2527 [(1,0),(0,0)] D [] [2529,2530,2531,2532] [] [] [((0,0),(1,0))] [] none
DISCARD 2528 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2529 [(1,0),(0,0)] D [2527] [] [] [] [((0,0),(1,0))] [2529,2530,2531,2532] CONDITIONAL_S
Y_MEAS 2530 [(1,0)] HALF_D_PLUS_2 [2527] [] [] [] [] [2529,2530,2531,2532] CONDITIONAL_S
IDLE 2531 [(0,0)] HALF_D_PLUS_2 [2527] [] [] [] [] [2529,2530,2531,2532] CONDITIONAL_S
DISCARD 2532 [(1,0)] 0 [2527] [] [] [] [] [2529,2530,2531,2532] CONDITIONAL_S
IDLE 2533 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 2534 [(0,1)] D [] [] [] [] [] [] none
MERGE 2535 [(0,1),(0,0)] D [] [2537,2538,2539,2540] [] [] [((0,0),(0,1))] [] none
DISCARD 2536 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2537 [(0,1),(0,0)] D [2535] [] [] [] [((0,0),(0,1))] [2537,2538,2539,2540] CONDITIONAL_S
Y_MEAS 2538 [(0,1)] HALF_D_PLUS_2 [2535] [] [] [] [] [2537,2538,2539,2540] CONDITIONAL_S
IDLE 2539 [(0,0)] HALF_D_PLUS_2 [2535] [] [] [] [] [2537,2538,2539,2540] CONDITIONAL_S
DISCARD 2540 [(0,1)] 0 [2535] [] [] [] [] [2537,2538,2539,2540] CONDITIONAL_S
IDLE 2541 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 2542 [(1,0)] D [] [] [] [] [] [] none
MERGE 2543 [(1,0),(0,0)] D [] [2545,2546,2547,2548] [] [] [((0,0),(1,0))] [] none
DISCARD 2544 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2545 [(1,0),(0,0)] D [2543] [] [] [] [((0,0),(1,0))] [2545,2546,2547,2548] CONDITIONAL_S
Y_MEAS 2546 [(1,0)] HALF_D_PLUS_2 [2543] [] [] [] [] [2545,2546,2547,2548] CONDITIONAL_S
IDLE 2547 [(0,0)] HALF_D_PLUS_2 [2543] [] [] [] [] [2545,2546,2547,2548] CONDITIONAL_S
DISCARD 2548 [(1,0)] 0 [2543] [] [] [] [] [2545,2546,2547,2548] CONDITIONAL_S
IDLE 2549 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 2550 [(0,1)] D [] [] [] [] [] [] none
MERGE 2551 [(0,1),(0,0)] D [] [2553,2554,2555,2556] [] [] [((0,0),(0,1))] [] none
DISCARD 2552 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2553 [(0,1),(0,0)] D [2551] [] [] [] [((0,0),(0,1))] [2553,2554,2555,2556] CONDITIONAL_S
Y_MEAS 2554 [(0,1)] HALF_D_PLUS_2 [2551] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
IDLE 2555 [(0,0)] HALF_D_PLUS_2 [2551] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
DISCARD 2556 [(0,1)] 0 [2551] [] [] [] [] [2553,2554,2555,2556] CONDITIONAL_S
IDLE 2557 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 2558 [(1,0)] D [] [] [] [] [] [] none
MERGE 2559 [(1,0),(0,0)] D [] [2561,2562,2563,2564] [] [] [((0,0),(1,0))] [] none
DISCARD 2560 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2561 [(1,0),(0,0)] D [2559] [] [] [] [((0,0),(1,0))] [2561,2562,2563,2564] CONDITIONAL_S
Y_MEAS 2562 [(1,0)] HALF_D_PLUS_2 [2559] [] [] [] [] [2561,2562,2563,2564] CONDITIONAL_S
IDLE 2563 [(0,0)] HALF_D_PLUS_2 [2559] [] [] [] [] [2561,2562,2563,2564] CONDITIONAL_S
DISCARD 2564 [(1,0)] 0 [2559] [] [] [] [] [2561,2562,2563,2564] CONDITIONAL_S
INJECT_T 2565 [(0,1)] D [] [] [] [] [] [] none
MERGE 2566 [(0,1),(0,0)] D [] [2568,2569,2570,2571] [] [] [((0,0),(0,1))] [] none
DISCARD 2567 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2568 [(0,1),(0,0)] D [2566] [] [] [] [((0,0),(0,1))] [2568,2569,2570,2571] CONDITIONAL_S
Y_MEAS 2569 [(0,1)] HALF_D_PLUS_2 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
IDLE 2570 [(0,0)] HALF_D_PLUS_2 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
DISCARD 2571 [(0,1)] 0 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
IDLE 2572 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2573 [(1,0)] D [] [] [] [] [] [] none
MERGE 2574 [(1,0),(0,0)] D [] [2576,2577,2578,2579] [] [] [((0,0),(1,0))] [] none
DISCARD 2575 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2576 [(1,0),(0,0)] D [2574] [] [] [] [((0,0),(1,0))] [2576,2577,2578,2579] CONDITIONAL_S
Y_MEAS 2577 [(1,0)] HALF_D_PLUS_2 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
IDLE 2578 [(0,0)] HALF_D_PLUS_2 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
DISCARD 2579 [(1,0)] 0 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
IDLE 2580 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 2581 [(0,1)] D [] [] [] [] [] [] none
MERGE 2582 [(0,1),(0,0)] D [] [2584,2585,2586,2587] [] [] [((0,0),(0,1))] [] none
DISCARD 2583 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2584 [(0,1),(0,0)] D [2582] [] [] [] [((0,0),(0,1))] [2584,2585,2586,2587] CONDITIONAL_S
Y_MEAS 2585 [(0,1)] HALF_D_PLUS_2 [2582] [] [] [] [] [2584,2585,2586,2587] CONDITIONAL_S
IDLE 2586 [(0,0)] HALF_D_PLUS_2 [2582] [] [] [] [] [2584,2585,2586,2587] CONDITIONAL_S
DISCARD 2587 [(0,1)] 0 [2582] [] [] [] [] [2584,2585,2586,2587] CONDITIONAL_S
IDLE 2588 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2589 [(1,0)] D [] [] [] [] [] [] none
MERGE 2590 [(1,0),(0,0)] D [] [2592,2593,2594,2595] [] [] [((0,0),(1,0))] [] none
DISCARD 2591 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2592 [(1,0),(0,0)] D [2590] [] [] [] [((0,0),(1,0))] [2592,2593,2594,2595] CONDITIONAL_S
Y_MEAS 2593 [(1,0)] HALF_D_PLUS_2 [2590] [] [] [] [] [2592,2593,2594,2595] CONDITIONAL_S
IDLE 2594 [(0,0)] HALF_D_PLUS_2 [2590] [] [] [] [] [2592,2593,2594,2595] CONDITIONAL_S
DISCARD 2595 [(1,0)] 0 [2590] [] [] [] [] [2592,2593,2594,2595] CONDITIONAL_S
IDLE 2596 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 2597 [(0,1)] D [] [] [] [] [] [] none
MERGE 2598 [(0,1),(0,0)] D [] [2600,2601,2602,2603] [] [] [((0,0),(0,1))] [] none
DISCARD 2599 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2600 [(0,1),(0,0)] D [2598] [] [] [] [((0,0),(0,1))] [2600,2601,2602,2603] CONDITIONAL_S
Y_MEAS 2601 [(0,1)] HALF_D_PLUS_2 [2598] [] [] [] [] [2600,2601,2602,2603] CONDITIONAL_S
IDLE 2602 [(0,0)] HALF_D_PLUS_2 [2598] [] [] [] [] [2600,2601,2602,2603] CONDITIONAL_S
DISCARD 2603 [(0,1)] 0 [2598] [] [] [] [] [2600,2601,2602,2603] CONDITIONAL_S
IDLE 2604 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2605 [(1,0)] D [] [] [] [] [] [] none
MERGE 2606 [(1,0),(0,0)] D [] [2608,2609,2610,2611] [] [] [((0,0),(1,0))] [] none
DISCARD 2607 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2608 [(1,0),(0,0)] D [2606] [] [] [] [((0,0),(1,0))] [2608,2609,2610,2611] CONDITIONAL_S
Y_MEAS 2609 [(1,0)] HALF_D_PLUS_2 [2606] [] [] [] [] [2608,2609,2610,2611] CONDITIONAL_S
IDLE 2610 [(0,0)] HALF_D_PLUS_2 [2606] [] [] [] [] [2608,2609,2610,2611] CONDITIONAL_S
DISCARD 2611 [(1,0)] 0 [2606] [] [] [] [] [2608,2609,2610,2611] CONDITIONAL_S
IDLE 2612 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 2613 [(0,1)] D [] [] [] [] [] [] none
MERGE 2614 [(0,1),(0,0)] D [] [2616,2617,2618,2619] [] [] [((0,0),(0,1))] [] none
DISCARD 2615 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2616 [(0,1),(0,0)] D [2614] [] [] [] [((0,0),(0,1))] [2616,2617,2618,2619] CONDITIONAL_S
Y_MEAS 2617 [(0,1)] HALF_D_PLUS_2 [2614] [] [] [] [] [2616,2617,2618,2619] CONDITIONAL_S
IDLE 2618 [(0,0)] HALF_D_PLUS_2 [2614] [] [] [] [] [2616,2617,2618,2619] CONDITIONAL_S
DISCARD 2619 [(0,1)] 0 [2614] [] [] [] [] [2616,2617,2618,2619] CONDITIONAL_S
IDLE 2620 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 2621 [(1,0)] D [] [] [] [] [] [] none
MERGE 2622 [(1,0),(0,0)] D [] [2624,2625,2626,2627] [] [] [((0,0),(1,0))] [] none
DISCARD 2623 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2624 [(1,0),(0,0)] D [2622] [] [] [] [((0,0),(1,0))] [2624,2625,2626,2627] CONDITIONAL_S
Y_MEAS 2625 [(1,0)] HALF_D_PLUS_2 [2622] [] [] [] [] [2624,2625,2626,2627] CONDITIONAL_S
IDLE 2626 [(0,0)] HALF_D_PLUS_2 [2622] [] [] [] [] [2624,2625,2626,2627] CONDITIONAL_S
DISCARD 2627 [(1,0)] 0 [2622] [] [] [] [] [2624,2625,2626,2627] CONDITIONAL_S
IDLE 2628 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 2629 [(0,1)] D [] [] [] [] [] [] none
MERGE 2630 [(0,1),(0,0)] D [] [2632,2633,2634,2635] [] [] [((0,0),(0,1))] [] none
DISCARD 2631 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2632 [(0,1),(0,0)] D [2630] [] [] [] [((0,0),(0,1))] [2632,2633,2634,2635] CONDITIONAL_S
Y_MEAS 2633 [(0,1)] HALF_D_PLUS_2 [2630] [] [] [] [] [2632,2633,2634,2635] CONDITIONAL_S
IDLE 2634 [(0,0)] HALF_D_PLUS_2 [2630] [] [] [] [] [2632,2633,2634,2635] CONDITIONAL_S
DISCARD 2635 [(0,1)] 0 [2630] [] [] [] [] [2632,2633,2634,2635] CONDITIONAL_S
IDLE 2636 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 2637 [(1,0)] D [] [] [] [] [] [] none
MERGE 2638 [(1,0),(0,0)] D [] [2640,2641,2642,2643] [] [] [((0,0),(1,0))] [] none
DISCARD 2639 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2640 [(1,0),(0,0)] D [2638] [] [] [] [((0,0),(1,0))] [2640,2641,2642,2643] CONDITIONAL_S
Y_MEAS 2641 [(1,0)] HALF_D_PLUS_2 [2638] [] [] [] [] [2640,2641,2642,2643] CONDITIONAL_S
IDLE 2642 [(0,0)] HALF_D_PLUS_2 [2638] [] [] [] [] [2640,2641,2642,2643] CONDITIONAL_S
DISCARD 2643 [(1,0)] 0 [2638] [] [] [] [] [2640,2641,2642,2643] CONDITIONAL_S
IDLE 2644 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2645 [(0,1)] D [] [] [] [] [] [] none
MERGE 2646 [(0,1),(0,0)] D [] [2648,2649,2650,2651] [] [] [((0,0),(0,1))] [] none
DISCARD 2647 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2648 [(0,1),(0,0)] D [2646] [] [] [] [((0,0),(0,1))] [2648,2649,2650,2651] CONDITIONAL_S
Y_MEAS 2649 [(0,1)] HALF_D_PLUS_2 [2646] [] [] [] [] [2648,2649,2650,2651] CONDITIONAL_S
IDLE 2650 [(0,0)] HALF_D_PLUS_2 [2646] [] [] [] [] [2648,2649,2650,2651] CONDITIONAL_S
DISCARD 2651 [(0,1)] 0 [2646] [] [] [] [] [2648,2649,2650,2651] CONDITIONAL_S
IDLE 2652 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2653 [(1,0)] D [] [] [] [] [] [] none
MERGE 2654 [(1,0),(0,0)] D [] [2656,2657,2658,2659] [] [] [((0,0),(1,0))] [] none
DISCARD 2655 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2656 [(1,0),(0,0)] D [2654] [] [] [] [((0,0),(1,0))] [2656,2657,2658,2659] CONDITIONAL_S
Y_MEAS 2657 [(1,0)] HALF_D_PLUS_2 [2654] [] [] [] [] [2656,2657,2658,2659] CONDITIONAL_S
IDLE 2658 [(0,0)] HALF_D_PLUS_2 [2654] [] [] [] [] [2656,2657,2658,2659] CONDITIONAL_S
DISCARD 2659 [(1,0)] 0 [2654] [] [] [] [] [2656,2657,2658,2659] CONDITIONAL_S
IDLE 2660 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 2661 [(0,1)] D [] [] [] [] [] [] none
MERGE 2662 [(0,1),(0,0)] D [] [2664,2665,2666,2667] [] [] [((0,0),(0,1))] [] none
DISCARD 2663 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2664 [(0,1),(0,0)] D [2662] [] [] [] [((0,0),(0,1))] [2664,2665,2666,2667] CONDITIONAL_S
Y_MEAS 2665 [(0,1)] HALF_D_PLUS_2 [2662] [] [] [] [] [2664,2665,2666,2667] CONDITIONAL_S
IDLE 2666 [(0,0)] HALF_D_PLUS_2 [2662] [] [] [] [] [2664,2665,2666,2667] CONDITIONAL_S
DISCARD 2667 [(0,1)] 0 [2662] [] [] [] [] [2664,2665,2666,2667] CONDITIONAL_S
IDLE 2668 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 2669 [(1,0)] D [] [] [] [] [] [] none
MERGE 2670 [(1,0),(0,0)] D [] [2672,2673,2674,2675] [] [] [((0,0),(1,0))] [] none
DISCARD 2671 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2672 [(1,0),(0,0)] D [2670] [] [] [] [((0,0),(1,0))] [2672,2673,2674,2675] CONDITIONAL_S
Y_MEAS 2673 [(1,0)] HALF_D_PLUS_2 [2670] [] [] [] [] [2672,2673,2674,2675] CONDITIONAL_S
IDLE 2674 [(0,0)] HALF_D_PLUS_2 [2670] [] [] [] [] [2672,2673,2674,2675] CONDITIONAL_S
DISCARD 2675 [(1,0)] 0 [2670] [] [] [] [] [2672,2673,2674,2675] CONDITIONAL_S
IDLE 2676 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 2677 [(0,1)] D [] [] [] [] [] [] none
MERGE 2678 [(0,1),(0,0)] D [] [2680,2681,2682,2683] [] [] [((0,0),(0,1))] [] none
DISCARD 2679 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2680 [(0,1),(0,0)] D [2678] [] [] [] [((0,0),(0,1))] [2680,2681,2682,2683] CONDITIONAL_S
Y_MEAS 2681 [(0,1)] HALF_D_PLUS_2 [2678] [] [] [] [] [2680,2681,2682,2683] CONDITIONAL_S
IDLE 2682 [(0,0)] HALF_D_PLUS_2 [2678] [] [] [] [] [2680,2681,2682,2683] CONDITIONAL_S
DISCARD 2683 [(0,1)] 0 [2678] [] [] [] [] [2680,2681,2682,2683] CONDITIONAL_S
IDLE 2684 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 2685 [(1,0)] D [] [] [] [] [] [] none
MERGE 2686 [(1,0),(0,0)] D [] [2688,2689,2690,2691] [] [] [((0,0),(1,0))] [] none
DISCARD 2687 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2688 [(1,0),(0,0)] D [2686] [] [] [] [((0,0),(1,0))] [2688,2689,2690,2691] CONDITIONAL_S
Y_MEAS 2689 [(1,0)] HALF_D_PLUS_2 [2686] [] [] [] [] [2688,2689,2690,2691] CONDITIONAL_S
IDLE 2690 [(0,0)] HALF_D_PLUS_2 [2686] [] [] [] [] [2688,2689,2690,2691] CONDITIONAL_S
DISCARD 2691 [(1,0)] 0 [2686] [] [] [] [] [2688,2689,2690,2691] CONDITIONAL_S
IDLE 2692 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2693 [(0,1)] D [] [] [] [] [] [] none
MERGE 2694 [(0,1),(0,0)] D [] [2696,2697,2698,2699] [] [] [((0,0),(0,1))] [] none
DISCARD 2695 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2696 [(0,1),(0,0)] D [2694] [] [] [] [((0,0),(0,1))] [2696,2697,2698,2699] CONDITIONAL_S
Y_MEAS 2697 [(0,1)] HALF_D_PLUS_2 [2694] [] [] [] [] [2696,2697,2698,2699] CONDITIONAL_S
IDLE 2698 [(0,0)] HALF_D_PLUS_2 [2694] [] [] [] [] [2696,2697,2698,2699] CONDITIONAL_S
DISCARD 2699 [(0,1)] 0 [2694] [] [] [] [] [2696,2697,2698,2699] CONDITIONAL_S
IDLE 2700 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2701 [(1,0)] D [] [] [] [] [] [] none
MERGE 2702 [(1,0),(0,0)] D [] [2704,2705,2706,2707] [] [] [((0,0),(1,0))] [] none
DISCARD 2703 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2704 [(1,0),(0,0)] D [2702] [] [] [] [((0,0),(1,0))] [2704,2705,2706,2707] CONDITIONAL_S
Y_MEAS 2705 [(1,0)] HALF_D_PLUS_2 [2702] [] [] [] [] [2704,2705,2706,2707] CONDITIONAL_S
IDLE 2706 [(0,0)] HALF_D_PLUS_2 [2702] [] [] [] [] [2704,2705,2706,2707] CONDITIONAL_S
DISCARD 2707 [(1,0)] 0 [2702] [] [] [] [] [2704,2705,2706,2707] CONDITIONAL_S
IDLE 2708 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2709 [(0,1)] D [] [] [] [] [] [] none
MERGE 2710 [(0,1),(0,0)] D [] [2712,2713,2714,2715] [] [] [((0,0),(0,1))] [] none
DISCARD 2711 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2712 [(0,1),(0,0)] D [2710] [] [] [] [((0,0),(0,1))] [2712,2713,2714,2715] CONDITIONAL_S
Y_MEAS 2713 [(0,1)] HALF_D_PLUS_2 [2710] [] [] [] [] [2712,2713,2714,2715] CONDITIONAL_S
IDLE 2714 [(0,0)] HALF_D_PLUS_2 [2710] [] [] [] [] [2712,2713,2714,2715] CONDITIONAL_S
DISCARD 2715 [(0,1)] 0 [2710] [] [] [] [] [2712,2713,2714,2715] CONDITIONAL_S
IDLE 2716 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 2717 [(1,0)] D [] [] [] [] [] [] none
MERGE 2718 [(1,0),(0,0)] D [] [2720,2721,2722,2723] [] [] [((0,0),(1,0))] [] none
DISCARD 2719 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2720 [(1,0),(0,0)] D [2718] [] [] [] [((0,0),(1,0))] [2720,2721,2722,2723] CONDITIONAL_S
Y_MEAS 2721 [(1,0)] HALF_D_PLUS_2 [2718] [] [] [] [] [2720,2721,2722,2723] CONDITIONAL_S
IDLE 2722 [(0,0)] HALF_D_PLUS_2 [2718] [] [] [] [] [2720,2721,2722,2723] CONDITIONAL_S
DISCARD 2723 [(1,0)] 0 [2718] [] [] [] [] [2720,2721,2722,2723] CONDITIONAL_S
IDLE 2724 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2725 [(0,1)] D [] [] [] [] [] [] none
MERGE 2726 [(0,1),(0,0)] D [] [2728,2729,2730,2731] [] [] [((0,0),(0,1))] [] none
DISCARD 2727 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2728 [(0,1),(0,0)] D [2726] [] [] [] [((0,0),(0,1))] [2728,2729,2730,2731] CONDITIONAL_S
Y_MEAS 2729 [(0,1)] HALF_D_PLUS_2 [2726] [] [] [] [] [2728,2729,2730,2731] CONDITIONAL_S
IDLE 2730 [(0,0)] HALF_D_PLUS_2 [2726] [] [] [] [] [2728,2729,2730,2731] CONDITIONAL_S
DISCARD 2731 [(0,1)] 0 [2726] [] [] [] [] [2728,2729,2730,2731] CONDITIONAL_S
IDLE 2732 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 2733 [(1,0)] D [] [] [] [] [] [] none
MERGE 2734 [(1,0),(0,0)] D [] [2736,2737,2738,2739] [] [] [((0,0),(1,0))] [] none
DISCARD 2735 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2736 [(1,0),(0,0)] D [2734] [] [] [] [((0,0),(1,0))] [2736,2737,2738,2739] CONDITIONAL_S
Y_MEAS 2737 [(1,0)] HALF_D_PLUS_2 [2734] [] [] [] [] [2736,2737,2738,2739] CONDITIONAL_S
IDLE 2738 [(0,0)] HALF_D_PLUS_2 [2734] [] [] [] [] [2736,2737,2738,2739] CONDITIONAL_S
DISCARD 2739 [(1,0)] 0 [2734] [] [] [] [] [2736,2737,2738,2739] CONDITIONAL_S
IDLE 2740 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2741 [(0,1)] D [] [] [] [] [] [] none
MERGE 2742 [(0,1),(0,0)] D [] [2744,2745,2746,2747] [] [] [((0,0),(0,1))] [] none
DISCARD 2743 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2744 [(0,1),(0,0)] D [2742] [] [] [] [((0,0),(0,1))] [2744,2745,2746,2747] CONDITIONAL_S
Y_MEAS 2745 [(0,1)] HALF_D_PLUS_2 [2742] [] [] [] [] [2744,2745,2746,2747] CONDITIONAL_S
IDLE 2746 [(0,0)] HALF_D_PLUS_2 [2742] [] [] [] [] [2744,2745,2746,2747] CONDITIONAL_S
DISCARD 2747 [(0,1)] 0 [2742] [] [] [] [] [2744,2745,2746,2747] CONDITIONAL_S
IDLE 2748 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 2749 [(1,0)] D [] [] [] [] [] [] none
MERGE 2750 [(1,0),(0,0)] D [] [2752,2753,2754,2755] [] [] [((0,0),(1,0))] [] none
DISCARD 2751 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2752 [(1,0),(0,0)] D [2750] [] [] [] [((0,0),(1,0))] [2752,2753,2754,2755] CONDITIONAL_S
Y_MEAS 2753 [(1,0)] HALF_D_PLUS_2 [2750] [] [] [] [] [2752,2753,2754,2755] CONDITIONAL_S
IDLE 2754 [(0,0)] HALF_D_PLUS_2 [2750] [] [] [] [] [2752,2753,2754,2755] CONDITIONAL_S
DISCARD 2755 [(1,0)] 0 [2750] [] [] [] [] [2752,2753,2754,2755] CONDITIONAL_S
IDLE 2756 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 2757 [(0,1)] D [] [] [] [] [] [] none
MERGE 2758 [(0,1),(0,0)] D [] [2760,2761,2762,2763] [] [] [((0,0),(0,1))] [] none
DISCARD 2759 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2760 [(0,1),(0,0)] D [2758] [] [] [] [((0,0),(0,1))] [2760,2761,2762,2763] CONDITIONAL_S
Y_MEAS 2761 [(0,1)] HALF_D_PLUS_2 [2758] [] [] [] [] [2760,2761,2762,2763] CONDITIONAL_S
IDLE 2762 [(0,0)] HALF_D_PLUS_2 [2758] [] [] [] [] [2760,2761,2762,2763] CONDITIONAL_S
DISCARD 2763 [(0,1)] 0 [2758] [] [] [] [] [2760,2761,2762,2763] CONDITIONAL_S
IDLE 2764 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 2765 [(1,0)] D [] [] [] [] [] [] none
MERGE 2766 [(1,0),(0,0)] D [] [2768,2769,2770,2771] [] [] [((0,0),(1,0))] [] none
DISCARD 2767 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2768 [(1,0),(0,0)] D [2766] [] [] [] [((0,0),(1,0))] [2768,2769,2770,2771] CONDITIONAL_S
Y_MEAS 2769 [(1,0)] HALF_D_PLUS_2 [2766] [] [] [] [] [2768,2769,2770,2771] CONDITIONAL_S
IDLE 2770 [(0,0)] HALF_D_PLUS_2 [2766] [] [] [] [] [2768,2769,2770,2771] CONDITIONAL_S
DISCARD 2771 [(1,0)] 0 [2766] [] [] [] [] [2768,2769,2770,2771] CONDITIONAL_S
IDLE 2772 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 2773 [(0,1)] D [] [] [] [] [] [] none
MERGE 2774 [(0,1),(0,0)] D [] [2776,2777,2778,2779] [] [] [((0,0),(0,1))] [] none
DISCARD 2775 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2776 [(0,1),(0,0)] D [2774] [] [] [] [((0,0),(0,1))] [2776,2777,2778,2779] CONDITIONAL_S
Y_MEAS 2777 [(0,1)] HALF_D_PLUS_2 [2774] [] [] [] [] [2776,2777,2778,2779] CONDITIONAL_S
IDLE 2778 [(0,0)] HALF_D_PLUS_2 [2774] [] [] [] [] [2776,2777,2778,2779] CONDITIONAL_S
DISCARD 2779 [(0,1)] 0 [2774] [] [] [] [] [2776,2777,2778,2779] CONDITIONAL_S
IDLE 2780 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2781 [(1,0)] D [] [] [] [] [] [] none
MERGE 2782 [(1,0),(0,0)] D [] [2784,2785,2786,2787] [] [] [((0,0),(1,0))] [] none
DISCARD 2783 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2784 [(1,0),(0,0)] D [2782] [] [] [] [((0,0),(1,0))] [2784,2785,2786,2787] CONDITIONAL_S
Y_MEAS 2785 [(1,0)] HALF_D_PLUS_2 [2782] [] [] [] [] [2784,2785,2786,2787] CONDITIONAL_S
IDLE 2786 [(0,0)] HALF_D_PLUS_2 [2782] [] [] [] [] [2784,2785,2786,2787] CONDITIONAL_S
DISCARD 2787 [(1,0)] 0 [2782] [] [] [] [] [2784,2785,2786,2787] CONDITIONAL_S
IDLE 2788 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 2789 [(0,1)] D [] [] [] [] [] [] none
MERGE 2790 [(0,1),(0,0)] D [] [2792,2793,2794,2795] [] [] [((0,0),(0,1))] [] none
DISCARD 2791 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2792 [(0,1),(0,0)] D [2790] [] [] [] [((0,0),(0,1))] [2792,2793,2794,2795] CONDITIONAL_S
Y_MEAS 2793 [(0,1)] HALF_D_PLUS_2 [2790] [] [] [] [] [2792,2793,2794,2795] CONDITIONAL_S
IDLE 2794 [(0,0)] HALF_D_PLUS_2 [2790] [] [] [] [] [2792,2793,2794,2795] CONDITIONAL_S
DISCARD 2795 [(0,1)] 0 [2790] [] [] [] [] [2792,2793,2794,2795] CONDITIONAL_S
IDLE 2796 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 2797 [(1,0)] D [] [] [] [] [] [] none
MERGE 2798 [(1,0),(0,0)] D [] [2800,2801,2802,2803] [] [] [((0,0),(1,0))] [] none
DISCARD 2799 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2800 [(1,0),(0,0)] D [2798] [] [] [] [((0,0),(1,0))] [2800,2801,2802,2803] CONDITIONAL_S
Y_MEAS 2801 [(1,0)] HALF_D_PLUS_2 [2798] [] [] [] [] [2800,2801,2802,2803] CONDITIONAL_S
IDLE 2802 [(0,0)] HALF_D_PLUS_2 [2798] [] [] [] [] [2800,2801,2802,2803] CONDITIONAL_S
DISCARD 2803 [(1,0)] 0 [2798] [] [] [] [] [2800,2801,2802,2803] CONDITIONAL_S
IDLE 2804 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 2805 [(0,1)] D [] [] [] [] [] [] none
MERGE 2806 [(0,1),(0,0)] D [] [2808,2809,2810,2811] [] [] [((0,0),(0,1))] [] none
DISCARD 2807 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2808 [(0,1),(0,0)] D [2806] [] [] [] [((0,0),(0,1))] [2808,2809,2810,2811] CONDITIONAL_S
Y_MEAS 2809 [(0,1)] HALF_D_PLUS_2 [2806] [] [] [] [] [2808,2809,2810,2811] CONDITIONAL_S
IDLE 2810 [(0,0)] HALF_D_PLUS_2 [2806] [] [] [] [] [2808,2809,2810,2811] CONDITIONAL_S
DISCARD 2811 [(0,1)] 0 [2806] [] [] [] [] [2808,2809,2810,2811] CONDITIONAL_S
IDLE 2812 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2813 [(1,0)] D [] [] [] [] [] [] none
MERGE 2814 [(1,0),(0,0)] D [] [2816,2817,2818,2819] [] [] [((0,0),(1,0))] [] none
DISCARD 2815 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2816 [(1,0),(0,0)] D [2814] [] [] [] [((0,0),(1,0))] [2816,2817,2818,2819] CONDITIONAL_S
Y_MEAS 2817 [(1,0)] HALF_D_PLUS_2 [2814] [] [] [] [] [2816,2817,2818,2819] CONDITIONAL_S
IDLE 2818 [(0,0)] HALF_D_PLUS_2 [2814] [] [] [] [] [2816,2817,2818,2819] CONDITIONAL_S
DISCARD 2819 [(1,0)] 0 [2814] [] [] [] [] [2816,2817,2818,2819] CONDITIONAL_S
IDLE 2820 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2821 [(0,1)] D [] [] [] [] [] [] none
MERGE 2822 [(0,1),(0,0)] D [] [2824,2825,2826,2827] [] [] [((0,0),(0,1))] [] none
DISCARD 2823 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2824 [(0,1),(0,0)] D [2822] [] [] [] [((0,0),(0,1))] [2824,2825,2826,2827] CONDITIONAL_S
Y_MEAS 2825 [(0,1)] HALF_D_PLUS_2 [2822] [] [] [] [] [2824,2825,2826,2827] CONDITIONAL_S
IDLE 2826 [(0,0)] HALF_D_PLUS_2 [2822] [] [] [] [] [2824,2825,2826,2827] CONDITIONAL_S
DISCARD 2827 [(0,1)] 0 [2822] [] [] [] [] [2824,2825,2826,2827] CONDITIONAL_S
IDLE 2828 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 2829 [(1,0)] D [] [] [] [] [] [] none
MERGE 2830 [(1,0),(0,0)] D [] [2832,2833,2834,2835] [] [] [((0,0),(1,0))] [] none
DISCARD 2831 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2832 [(1,0),(0,0)] D [2830] [] [] [] [((0,0),(1,0))] [2832,2833,2834,2835] CONDITIONAL_S
Y_MEAS 2833 [(1,0)] HALF_D_PLUS_2 [2830] [] [] [] [] [2832,2833,2834,2835] CONDITIONAL_S
IDLE 2834 [(0,0)] HALF_D_PLUS_2 [2830] [] [] [] [] [2832,2833,2834,2835] CONDITIONAL_S
DISCARD 2835 [(1,0)] 0 [2830] [] [] [] [] [2832,2833,2834,2835] CONDITIONAL_S
IDLE 2836 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2837 [(0,1)] D [] [] [] [] [] [] none
MERGE 2838 [(0,1),(0,0)] D [] [2840,2841,2842,2843] [] [] [((0,0),(0,1))] [] none
DISCARD 2839 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2840 [(0,1),(0,0)] D [2838] [] [] [] [((0,0),(0,1))] [2840,2841,2842,2843] CONDITIONAL_S
Y_MEAS 2841 [(0,1)] HALF_D_PLUS_2 [2838] [] [] [] [] [2840,2841,2842,2843] CONDITIONAL_S
IDLE 2842 [(0,0)] HALF_D_PLUS_2 [2838] [] [] [] [] [2840,2841,2842,2843] CONDITIONAL_S
DISCARD 2843 [(0,1)] 0 [2838] [] [] [] [] [2840,2841,2842,2843] CONDITIONAL_S
IDLE 2844 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 2845 [(1,0)] D [] [] [] [] [] [] none
MERGE 2846 [(1,0),(0,0)] D [] [2848,2849,2850,2851] [] [] [((0,0),(1,0))] [] none
DISCARD 2847 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2848 [(1,0),(0,0)] D [2846] [] [] [] [((0,0),(1,0))] [2848,2849,2850,2851] CONDITIONAL_S
Y_MEAS 2849 [(1,0)] HALF_D_PLUS_2 [2846] [] [] [] [] [2848,2849,2850,2851] CONDITIONAL_S
IDLE 2850 [(0,0)] HALF_D_PLUS_2 [2846] [] [] [] [] [2848,2849,2850,2851] CONDITIONAL_S
DISCARD 2851 [(1,0)] 0 [2846] [] [] [] [] [2848,2849,2850,2851] CONDITIONAL_S
IDLE 2852 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 2853 [(0,1)] D [] [] [] [] [] [] none
MERGE 2854 [(0,1),(0,0)] D [] [2856,2857,2858,2859] [] [] [((0,0),(0,1))] [] none
DISCARD 2855 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2856 [(0,1),(0,0)] D [2854] [] [] [] [((0,0),(0,1))] [2856,2857,2858,2859] CONDITIONAL_S
Y_MEAS 2857 [(0,1)] HALF_D_PLUS_2 [2854] [] [] [] [] [2856,2857,2858,2859] CONDITIONAL_S
IDLE 2858 [(0,0)] HALF_D_PLUS_2 [2854] [] [] [] [] [2856,2857,2858,2859] CONDITIONAL_S
DISCARD 2859 [(0,1)] 0 [2854] [] [] [] [] [2856,2857,2858,2859] CONDITIONAL_S
IDLE 2860 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2861 [(1,0)] D [] [] [] [] [] [] none
MERGE 2862 [(1,0),(0,0)] D [] [2864,2865,2866,2867] [] [] [((0,0),(1,0))] [] none
DISCARD 2863 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2864 [(1,0),(0,0)] D [2862] [] [] [] [((0,0),(1,0))] [2864,2865,2866,2867] CONDITIONAL_S
Y_MEAS 2865 [(1,0)] HALF_D_PLUS_2 [2862] [] [] [] [] [2864,2865,2866,2867] CONDITIONAL_S
IDLE 2866 [(0,0)] HALF_D_PLUS_2 [2862] [] [] [] [] [2864,2865,2866,2867] CONDITIONAL_S
DISCARD 2867 [(1,0)] 0 [2862] [] [] [] [] [2864,2865,2866,2867] CONDITIONAL_S
IDLE 2868 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2869 [(0,1)] D [] [] [] [] [] [] none
MERGE 2870 [(0,1),(0,0)] D [] [2872,2873,2874,2875] [] [] [((0,0),(0,1))] [] none
DISCARD 2871 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2872 [(0,1),(0,0)] D [2870] [] [] [] [((0,0),(0,1))] [2872,2873,2874,2875] CONDITIONAL_S
Y_MEAS 2873 [(0,1)] HALF_D_PLUS_2 [2870] [] [] [] [] [2872,2873,2874,2875] CONDITIONAL_S
IDLE 2874 [(0,0)] HALF_D_PLUS_2 [2870] [] [] [] [] [2872,2873,2874,2875] CONDITIONAL_S
DISCARD 2875 [(0,1)] 0 [2870] [] [] [] [] [2872,2873,2874,2875] CONDITIONAL_S
IDLE 2876 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 2877 [(1,0)] D [] [] [] [] [] [] none
MERGE 2878 [(1,0),(0,0)] D [] [2880,2881,2882,2883] [] [] [((0,0),(1,0))] [] none
DISCARD 2879 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2880 [(1,0),(0,0)] D [2878] [] [] [] [((0,0),(1,0))] [2880,2881,2882,2883] CONDITIONAL_S
Y_MEAS 2881 [(1,0)] HALF_D_PLUS_2 [2878] [] [] [] [] [2880,2881,2882,2883] CONDITIONAL_S
IDLE 2882 [(0,0)] HALF_D_PLUS_2 [2878] [] [] [] [] [2880,2881,2882,2883] CONDITIONAL_S
DISCARD 2883 [(1,0)] 0 [2878] [] [] [] [] [2880,2881,2882,2883] CONDITIONAL_S
IDLE 2884 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 2885 [(0,1)] D [] [] [] [] [] [] none
MERGE 2886 [(0,1),(0,0)] D [] [2888,2889,2890,2891] [] [] [((0,0),(0,1))] [] none
DISCARD 2887 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2888 [(0,1),(0,0)] D [2886] [] [] [] [((0,0),(0,1))] [2888,2889,2890,2891] CONDITIONAL_S
Y_MEAS 2889 [(0,1)] HALF_D_PLUS_2 [2886] [] [] [] [] [2888,2889,2890,2891] CONDITIONAL_S
IDLE 2890 [(0,0)] HALF_D_PLUS_2 [2886] [] [] [] [] [2888,2889,2890,2891] CONDITIONAL_S
DISCARD 2891 [(0,1)] 0 [2886] [] [] [] [] [2888,2889,2890,2891] CONDITIONAL_S
IDLE 2892 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 2893 [(1,0)] D [] [] [] [] [] [] none
MERGE 2894 [(1,0),(0,0)] D [] [2896,2897,2898,2899] [] [] [((0,0),(1,0))] [] none
DISCARD 2895 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2896 [(1,0),(0,0)] D [2894] [] [] [] [((0,0),(1,0))] [2896,2897,2898,2899] CONDITIONAL_S
Y_MEAS 2897 [(1,0)] HALF_D_PLUS_2 [2894] [] [] [] [] [2896,2897,2898,2899] CONDITIONAL_S
IDLE 2898 [(0,0)] HALF_D_PLUS_2 [2894] [] [] [] [] [2896,2897,2898,2899] CONDITIONAL_S
DISCARD 2899 [(1,0)] 0 [2894] [] [] [] [] [2896,2897,2898,2899] CONDITIONAL_S
IDLE 2900 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 2901 [(0,1)] D [] [] [] [] [] [] none
MERGE 2902 [(0,1),(0,0)] D [] [2904,2905,2906,2907] [] [] [((0,0),(0,1))] [] none
DISCARD 2903 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2904 [(0,1),(0,0)] D [2902] [] [] [] [((0,0),(0,1))] [2904,2905,2906,2907] CONDITIONAL_S
Y_MEAS 2905 [(0,1)] HALF_D_PLUS_2 [2902] [] [] [] [] [2904,2905,2906,2907] CONDITIONAL_S
IDLE 2906 [(0,0)] HALF_D_PLUS_2 [2902] [] [] [] [] [2904,2905,2906,2907] CONDITIONAL_S
DISCARD 2907 [(0,1)] 0 [2902] [] [] [] [] [2904,2905,2906,2907] CONDITIONAL_S
IDLE 2908 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 2909 [(1,0)] D [] [] [] [] [] [] none
MERGE 2910 [(1,0),(0,0)] D [] [2912,2913,2914,2915] [] [] [((0,0),(1,0))] [] none
DISCARD 2911 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2912 [(1,0),(0,0)] D [2910] [] [] [] [((0,0),(1,0))] [2912,2913,2914,2915] CONDITIONAL_S
Y_MEAS 2913 [(1,0)] HALF_D_PLUS_2 [2910] [] [] [] [] [2912,2913,2914,2915] CONDITIONAL_S
IDLE 2914 [(0,0)] HALF_D_PLUS_2 [2910] [] [] [] [] [2912,2913,2914,2915] CONDITIONAL_S
DISCARD 2915 [(1,0)] 0 [2910] [] [] [] [] [2912,2913,2914,2915] CONDITIONAL_S
IDLE 2916 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2917 [(0,1)] D [] [] [] [] [] [] none
MERGE 2918 [(0,1),(0,0)] D [] [2920,2921,2922,2923] [] [] [((0,0),(0,1))] [] none
DISCARD 2919 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2920 [(0,1),(0,0)] D [2918] [] [] [] [((0,0),(0,1))] [2920,2921,2922,2923] CONDITIONAL_S
Y_MEAS 2921 [(0,1)] HALF_D_PLUS_2 [2918] [] [] [] [] [2920,2921,2922,2923] CONDITIONAL_S
IDLE 2922 [(0,0)] HALF_D_PLUS_2 [2918] [] [] [] [] [2920,2921,2922,2923] CONDITIONAL_S
DISCARD 2923 [(0,1)] 0 [2918] [] [] [] [] [2920,2921,2922,2923] CONDITIONAL_S
IDLE 2924 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 2925 [(1,0)] D [] [] [] [] [] [] none
MERGE 2926 [(1,0),(0,0)] D [] [2928,2929,2930,2931] [] [] [((0,0),(1,0))] [] none
DISCARD 2927 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2928 [(1,0),(0,0)] D [2926] [] [] [] [((0,0),(1,0))] [2928,2929,2930,2931] CONDITIONAL_S
Y_MEAS 2929 [(1,0)] HALF_D_PLUS_2 [2926] [] [] [] [] [2928,2929,2930,2931] CONDITIONAL_S
IDLE 2930 [(0,0)] HALF_D_PLUS_2 [2926] [] [] [] [] [2928,2929,2930,2931] CONDITIONAL_S
DISCARD 2931 [(1,0)] 0 [2926] [] [] [] [] [2928,2929,2930,2931] CONDITIONAL_S
IDLE 2932 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 2933 [(0,1)] D [] [] [] [] [] [] none
MERGE 2934 [(0,1),(0,0)] D [] [2936,2937,2938,2939] [] [] [((0,0),(0,1))] [] none
DISCARD 2935 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2936 [(0,1),(0,0)] D [2934] [] [] [] [((0,0),(0,1))] [2936,2937,2938,2939] CONDITIONAL_S
Y_MEAS 2937 [(0,1)] HALF_D_PLUS_2 [2934] [] [] [] [] [2936,2937,2938,2939] CONDITIONAL_S
IDLE 2938 [(0,0)] HALF_D_PLUS_2 [2934] [] [] [] [] [2936,2937,2938,2939] CONDITIONAL_S
DISCARD 2939 [(0,1)] 0 [2934] [] [] [] [] [2936,2937,2938,2939] CONDITIONAL_S
IDLE 2940 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 2941 [(1,0)] D [] [] [] [] [] [] none
MERGE 2942 [(1,0),(0,0)] D [] [2944,2945,2946,2947] [] [] [((0,0),(1,0))] [] none
DISCARD 2943 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2944 [(1,0),(0,0)] D [2942] [] [] [] [((0,0),(1,0))] [2944,2945,2946,2947] CONDITIONAL_S
Y_MEAS 2945 [(1,0)] HALF_D_PLUS_2 [2942] [] [] [] [] [2944,2945,2946,2947] CONDITIONAL_S
IDLE 2946 [(0,0)] HALF_D_PLUS_2 [2942] [] [] [] [] [2944,2945,2946,2947] CONDITIONAL_S
DISCARD 2947 [(1,0)] 0 [2942] [] [] [] [] [2944,2945,2946,2947] CONDITIONAL_S
IDLE 2948 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 2949 [(0,1)] D [] [] [] [] [] [] none
MERGE 2950 [(0,1),(0,0)] D [] [2952,2953,2954,2955] [] [] [((0,0),(0,1))] [] none
DISCARD 2951 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2952 [(0,1),(0,0)] D [2950] [] [] [] [((0,0),(0,1))] [2952,2953,2954,2955] CONDITIONAL_S
Y_MEAS 2953 [(0,1)] HALF_D_PLUS_2 [2950] [] [] [] [] [2952,2953,2954,2955] CONDITIONAL_S
IDLE 2954 [(0,0)] HALF_D_PLUS_2 [2950] [] [] [] [] [2952,2953,2954,2955] CONDITIONAL_S
DISCARD 2955 [(0,1)] 0 [2950] [] [] [] [] [2952,2953,2954,2955] CONDITIONAL_S
IDLE 2956 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 2957 [(1,0)] D [] [] [] [] [] [] none
MERGE 2958 [(1,0),(0,0)] D [] [2960,2961,2962,2963] [] [] [((0,0),(1,0))] [] none
DISCARD 2959 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2960 [(1,0),(0,0)] D [2958] [] [] [] [((0,0),(1,0))] [2960,2961,2962,2963] CONDITIONAL_S
Y_MEAS 2961 [(1,0)] HALF_D_PLUS_2 [2958] [] [] [] [] [2960,2961,2962,2963] CONDITIONAL_S
IDLE 2962 [(0,0)] HALF_D_PLUS_2 [2958] [] [] [] [] [2960,2961,2962,2963] CONDITIONAL_S
DISCARD 2963 [(1,0)] 0 [2958] [] [] [] [] [2960,2961,2962,2963] CONDITIONAL_S
IDLE 2964 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 2965 [(0,1)] D [] [] [] [] [] [] none
MERGE 2966 [(0,1),(0,0)] D [] [2968,2969,2970,2971] [] [] [((0,0),(0,1))] [] none
DISCARD 2967 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2968 [(0,1),(0,0)] D [2966] [] [] [] [((0,0),(0,1))] [2968,2969,2970,2971] CONDITIONAL_S
Y_MEAS 2969 [(0,1)] HALF_D_PLUS_2 [2966] [] [] [] [] [2968,2969,2970,2971] CONDITIONAL_S
IDLE 2970 [(0,0)] HALF_D_PLUS_2 [2966] [] [] [] [] [2968,2969,2970,2971] CONDITIONAL_S
DISCARD 2971 [(0,1)] 0 [2966] [] [] [] [] [2968,2969,2970,2971] CONDITIONAL_S
IDLE 2972 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2973 [(1,0)] D [] [] [] [] [] [] none
MERGE 2974 [(1,0),(0,0)] D [] [2976,2977,2978,2979] [] [] [((0,0),(1,0))] [] none
DISCARD 2975 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2976 [(1,0),(0,0)] D [2974] [] [] [] [((0,0),(1,0))] [2976,2977,2978,2979] CONDITIONAL_S
Y_MEAS 2977 [(1,0)] HALF_D_PLUS_2 [2974] [] [] [] [] [2976,2977,2978,2979] CONDITIONAL_S
IDLE 2978 [(0,0)] HALF_D_PLUS_2 [2974] [] [] [] [] [2976,2977,2978,2979] CONDITIONAL_S
DISCARD 2979 [(1,0)] 0 [2974] [] [] [] [] [2976,2977,2978,2979] CONDITIONAL_S
IDLE 2980 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 2981 [(0,1)] D [] [] [] [] [] [] none
MERGE 2982 [(0,1),(0,0)] D [] [2984,2985,2986,2987] [] [] [((0,0),(0,1))] [] none
DISCARD 2983 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2984 [(0,1),(0,0)] D [2982] [] [] [] [((0,0),(0,1))] [2984,2985,2986,2987] CONDITIONAL_S
Y_MEAS 2985 [(0,1)] HALF_D_PLUS_2 [2982] [] [] [] [] [2984,2985,2986,2987] CONDITIONAL_S
IDLE 2986 [(0,0)] HALF_D_PLUS_2 [2982] [] [] [] [] [2984,2985,2986,2987] CONDITIONAL_S
DISCARD 2987 [(0,1)] 0 [2982] [] [] [] [] [2984,2985,2986,2987] CONDITIONAL_S
IDLE 2988 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 2989 [(1,0)] D [] [] [] [] [] [] none
MERGE 2990 [(1,0),(0,0)] D [] [2992,2993,2994,2995] [] [] [((0,0),(1,0))] [] none
DISCARD 2991 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2992 [(1,0),(0,0)] D [2990] [] [] [] [((0,0),(1,0))] [2992,2993,2994,2995] CONDITIONAL_S
Y_MEAS 2993 [(1,0)] HALF_D_PLUS_2 [2990] [] [] [] [] [2992,2993,2994,2995] CONDITIONAL_S
IDLE 2994 [(0,0)] HALF_D_PLUS_2 [2990] [] [] [] [] [2992,2993,2994,2995] CONDITIONAL_S
DISCARD 2995 [(1,0)] 0 [2990] [] [] [] [] [2992,2993,2994,2995] CONDITIONAL_S
IDLE 2996 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2997 [(0,1)] D [] [] [] [] [] [] none
MERGE 2998 [(0,1),(0,0)] D [] [3000,3001,3002,3003] [] [] [((0,0),(0,1))] [] none
DISCARD 2999 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3000 [(0,1),(0,0)] D [2998] [] [] [] [((0,0),(0,1))] [3000,3001,3002,3003] CONDITIONAL_S
Y_MEAS 3001 [(0,1)] HALF_D_PLUS_2 [2998] [] [] [] [] [3000,3001,3002,3003] CONDITIONAL_S
IDLE 3002 [(0,0)] HALF_D_PLUS_2 [2998] [] [] [] [] [3000,3001,3002,3003] CONDITIONAL_S
DISCARD 3003 [(0,1)] 0 [2998] [] [] [] [] [3000,3001,3002,3003] CONDITIONAL_S
IDLE 3004 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 3005 [(1,0)] D [] [] [] [] [] [] none
MERGE 3006 [(1,0),(0,0)] D [] [3008,3009,3010,3011] [] [] [((0,0),(1,0))] [] none
DISCARD 3007 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3008 [(1,0),(0,0)] D [3006] [] [] [] [((0,0),(1,0))] [3008,3009,3010,3011] CONDITIONAL_S
Y_MEAS 3009 [(1,0)] HALF_D_PLUS_2 [3006] [] [] [] [] [3008,3009,3010,3011] CONDITIONAL_S
IDLE 3010 [(0,0)] HALF_D_PLUS_2 [3006] [] [] [] [] [3008,3009,3010,3011] CONDITIONAL_S
DISCARD 3011 [(1,0)] 0 [3006] [] [] [] [] [3008,3009,3010,3011] CONDITIONAL_S
IDLE 3012 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3013 [(0,1)] D [] [] [] [] [] [] none
MERGE 3014 [(0,1),(0,0)] D [] [3016,3017,3018,3019] [] [] [((0,0),(0,1))] [] none
DISCARD 3015 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3016 [(0,1),(0,0)] D [3014] [] [] [] [((0,0),(0,1))] [3016,3017,3018,3019] CONDITIONAL_S
Y_MEAS 3017 [(0,1)] HALF_D_PLUS_2 [3014] [] [] [] [] [3016,3017,3018,3019] CONDITIONAL_S
IDLE 3018 [(0,0)] HALF_D_PLUS_2 [3014] [] [] [] [] [3016,3017,3018,3019] CONDITIONAL_S
DISCARD 3019 [(0,1)] 0 [3014] [] [] [] [] [3016,3017,3018,3019] CONDITIONAL_S
IDLE 3020 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 3021 [(1,0)] D [] [] [] [] [] [] none
MERGE 3022 [(1,0),(0,0)] D [] [3024,3025,3026,3027] [] [] [((0,0),(1,0))] [] none
DISCARD 3023 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3024 [(1,0),(0,0)] D [3022] [] [] [] [((0,0),(1,0))] [3024,3025,3026,3027] CONDITIONAL_S
Y_MEAS 3025 [(1,0)] HALF_D_PLUS_2 [3022] [] [] [] [] [3024,3025,3026,3027] CONDITIONAL_S
IDLE 3026 [(0,0)] HALF_D_PLUS_2 [3022] [] [] [] [] [3024,3025,3026,3027] CONDITIONAL_S
DISCARD 3027 [(1,0)] 0 [3022] [] [] [] [] [3024,3025,3026,3027] CONDITIONAL_S
IDLE 3028 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 3029 [(0,1)] D [] [] [] [] [] [] none
MERGE 3030 [(0,1),(0,0)] D [] [3032,3033,3034,3035] [] [] [((0,0),(0,1))] [] none
DISCARD 3031 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3032 [(0,1),(0,0)] D [3030] [] [] [] [((0,0),(0,1))] [3032,3033,3034,3035] CONDITIONAL_S
Y_MEAS 3033 [(0,1)] HALF_D_PLUS_2 [3030] [] [] [] [] [3032,3033,3034,3035] CONDITIONAL_S
IDLE 3034 [(0,0)] HALF_D_PLUS_2 [3030] [] [] [] [] [3032,3033,3034,3035] CONDITIONAL_S
DISCARD 3035 [(0,1)] 0 [3030] [] [] [] [] [3032,3033,3034,3035] CONDITIONAL_S
IDLE 3036 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 3037 [(1,0)] D [] [] [] [] [] [] none
MERGE 3038 [(1,0),(0,0)] D [] [3040,3041,3042,3043] [] [] [((0,0),(1,0))] [] none
DISCARD 3039 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3040 [(1,0),(0,0)] D [3038] [] [] [] [((0,0),(1,0))] [3040,3041,3042,3043] CONDITIONAL_S
Y_MEAS 3041 [(1,0)] HALF_D_PLUS_2 [3038] [] [] [] [] [3040,3041,3042,3043] CONDITIONAL_S
IDLE 3042 [(0,0)] HALF_D_PLUS_2 [3038] [] [] [] [] [3040,3041,3042,3043] CONDITIONAL_S
DISCARD 3043 [(1,0)] 0 [3038] [] [] [] [] [3040,3041,3042,3043] CONDITIONAL_S
IDLE 3044 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 3045 [(0,1)] D [] [] [] [] [] [] none
MERGE 3046 [(0,1),(0,0)] D [] [3048,3049,3050,3051] [] [] [((0,0),(0,1))] [] none
DISCARD 3047 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3048 [(0,1),(0,0)] D [3046] [] [] [] [((0,0),(0,1))] [3048,3049,3050,3051] CONDITIONAL_S
Y_MEAS 3049 [(0,1)] HALF_D_PLUS_2 [3046] [] [] [] [] [3048,3049,3050,3051] CONDITIONAL_S
IDLE 3050 [(0,0)] HALF_D_PLUS_2 [3046] [] [] [] [] [3048,3049,3050,3051] CONDITIONAL_S
DISCARD 3051 [(0,1)] 0 [3046] [] [] [] [] [3048,3049,3050,3051] CONDITIONAL_S
IDLE 3052 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 3053 [(1,0)] D [] [] [] [] [] [] none
MERGE 3054 [(1,0),(0,0)] D [] [3056,3057,3058,3059] [] [] [((0,0),(1,0))] [] none
DISCARD 3055 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3056 [(1,0),(0,0)] D [3054] [] [] [] [((0,0),(1,0))] [3056,3057,3058,3059] CONDITIONAL_S
Y_MEAS 3057 [(1,0)] HALF_D_PLUS_2 [3054] [] [] [] [] [3056,3057,3058,3059] CONDITIONAL_S
IDLE 3058 [(0,0)] HALF_D_PLUS_2 [3054] [] [] [] [] [3056,3057,3058,3059] CONDITIONAL_S
DISCARD 3059 [(1,0)] 0 [3054] [] [] [] [] [3056,3057,3058,3059] CONDITIONAL_S
IDLE 3060 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 3061 [(0,1)] D [] [] [] [] [] [] none
MERGE 3062 [(0,1),(0,0)] D [] [3064,3065,3066,3067] [] [] [((0,0),(0,1))] [] none
DISCARD 3063 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3064 [(0,1),(0,0)] D [3062] [] [] [] [((0,0),(0,1))] [3064,3065,3066,3067] CONDITIONAL_S
Y_MEAS 3065 [(0,1)] HALF_D_PLUS_2 [3062] [] [] [] [] [3064,3065,3066,3067] CONDITIONAL_S
IDLE 3066 [(0,0)] HALF_D_PLUS_2 [3062] [] [] [] [] [3064,3065,3066,3067] CONDITIONAL_S
DISCARD 3067 [(0,1)] 0 [3062] [] [] [] [] [3064,3065,3066,3067] CONDITIONAL_S
IDLE 3068 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 3069 [(1,0)] D [] [] [] [] [] [] none
MERGE 3070 [(1,0),(0,0)] D [] [3072,3073,3074,3075] [] [] [((0,0),(1,0))] [] none
DISCARD 3071 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3072 [(1,0),(0,0)] D [3070] [] [] [] [((0,0),(1,0))] [3072,3073,3074,3075] CONDITIONAL_S
Y_MEAS 3073 [(1,0)] HALF_D_PLUS_2 [3070] [] [] [] [] [3072,3073,3074,3075] CONDITIONAL_S
IDLE 3074 [(0,0)] HALF_D_PLUS_2 [3070] [] [] [] [] [3072,3073,3074,3075] CONDITIONAL_S
DISCARD 3075 [(1,0)] 0 [3070] [] [] [] [] [3072,3073,3074,3075] CONDITIONAL_S
IDLE 3076 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 3077 [(0,1)] D [] [] [] [] [] [] none
MERGE 3078 [(0,1),(0,0)] D [] [3080,3081,3082,3083] [] [] [((0,0),(0,1))] [] none
DISCARD 3079 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3080 [(0,1),(0,0)] D [3078] [] [] [] [((0,0),(0,1))] [3080,3081,3082,3083] CONDITIONAL_S
Y_MEAS 3081 [(0,1)] HALF_D_PLUS_2 [3078] [] [] [] [] [3080,3081,3082,3083] CONDITIONAL_S
IDLE 3082 [(0,0)] HALF_D_PLUS_2 [3078] [] [] [] [] [3080,3081,3082,3083] CONDITIONAL_S
DISCARD 3083 [(0,1)] 0 [3078] [] [] [] [] [3080,3081,3082,3083] CONDITIONAL_S
IDLE 3084 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 3085 [(1,0)] D [] [] [] [] [] [] none
MERGE 3086 [(1,0),(0,0)] D [] [3088,3089,3090,3091] [] [] [((0,0),(1,0))] [] none
DISCARD 3087 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3088 [(1,0),(0,0)] D [3086] [] [] [] [((0,0),(1,0))] [3088,3089,3090,3091] CONDITIONAL_S
Y_MEAS 3089 [(1,0)] HALF_D_PLUS_2 [3086] [] [] [] [] [3088,3089,3090,3091] CONDITIONAL_S
IDLE 3090 [(0,0)] HALF_D_PLUS_2 [3086] [] [] [] [] [3088,3089,3090,3091] CONDITIONAL_S
DISCARD 3091 [(1,0)] 0 [3086] [] [] [] [] [3088,3089,3090,3091] CONDITIONAL_S
IDLE 3092 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3093 [(0,1)] D [] [] [] [] [] [] none
MERGE 3094 [(0,1),(0,0)] D [] [3096,3097,3098,3099] [] [] [((0,0),(0,1))] [] none
DISCARD 3095 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3096 [(0,1),(0,0)] D [3094] [] [] [] [((0,0),(0,1))] [3096,3097,3098,3099] CONDITIONAL_S
Y_MEAS 3097 [(0,1)] HALF_D_PLUS_2 [3094] [] [] [] [] [3096,3097,3098,3099] CONDITIONAL_S
IDLE 3098 [(0,0)] HALF_D_PLUS_2 [3094] [] [] [] [] [3096,3097,3098,3099] CONDITIONAL_S
DISCARD 3099 [(0,1)] 0 [3094] [] [] [] [] [3096,3097,3098,3099] CONDITIONAL_S
IDLE 3100 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 3101 [(1,0)] D [] [] [] [] [] [] none
MERGE 3102 [(1,0),(0,0)] D [] [3104,3105,3106,3107] [] [] [((0,0),(1,0))] [] none
DISCARD 3103 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3104 [(1,0),(0,0)] D [3102] [] [] [] [((0,0),(1,0))] [3104,3105,3106,3107] CONDITIONAL_S
Y_MEAS 3105 [(1,0)] HALF_D_PLUS_2 [3102] [] [] [] [] [3104,3105,3106,3107] CONDITIONAL_S
IDLE 3106 [(0,0)] HALF_D_PLUS_2 [3102] [] [] [] [] [3104,3105,3106,3107] CONDITIONAL_S
DISCARD 3107 [(1,0)] 0 [3102] [] [] [] [] [3104,3105,3106,3107] CONDITIONAL_S
IDLE 3108 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3109 [(0,1)] D [] [] [] [] [] [] none
MERGE 3110 [(0,1),(0,0)] D [] [3112,3113,3114,3115] [] [] [((0,0),(0,1))] [] none
DISCARD 3111 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3112 [(0,1),(0,0)] D [3110] [] [] [] [((0,0),(0,1))] [3112,3113,3114,3115] CONDITIONAL_S
Y_MEAS 3113 [(0,1)] HALF_D_PLUS_2 [3110] [] [] [] [] [3112,3113,3114,3115] CONDITIONAL_S
IDLE 3114 [(0,0)] HALF_D_PLUS_2 [3110] [] [] [] [] [3112,3113,3114,3115] CONDITIONAL_S
DISCARD 3115 [(0,1)] 0 [3110] [] [] [] [] [3112,3113,3114,3115] CONDITIONAL_S
IDLE 3116 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 3117 [(1,0)] D [] [] [] [] [] [] none
MERGE 3118 [(1,0),(0,0)] D [] [3120,3121,3122,3123] [] [] [((0,0),(1,0))] [] none
DISCARD 3119 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3120 [(1,0),(0,0)] D [3118] [] [] [] [((0,0),(1,0))] [3120,3121,3122,3123] CONDITIONAL_S
Y_MEAS 3121 [(1,0)] HALF_D_PLUS_2 [3118] [] [] [] [] [3120,3121,3122,3123] CONDITIONAL_S
IDLE 3122 [(0,0)] HALF_D_PLUS_2 [3118] [] [] [] [] [3120,3121,3122,3123] CONDITIONAL_S
DISCARD 3123 [(1,0)] 0 [3118] [] [] [] [] [3120,3121,3122,3123] CONDITIONAL_S
IDLE 3124 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 3125 [(0,1)] D [] [] [] [] [] [] none
MERGE 3126 [(0,1),(0,0)] D [] [3128,3129,3130,3131] [] [] [((0,0),(0,1))] [] none
DISCARD 3127 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3128 [(0,1),(0,0)] D [3126] [] [] [] [((0,0),(0,1))] [3128,3129,3130,3131] CONDITIONAL_S
Y_MEAS 3129 [(0,1)] HALF_D_PLUS_2 [3126] [] [] [] [] [3128,3129,3130,3131] CONDITIONAL_S
IDLE 3130 [(0,0)] HALF_D_PLUS_2 [3126] [] [] [] [] [3128,3129,3130,3131] CONDITIONAL_S
DISCARD 3131 [(0,1)] 0 [3126] [] [] [] [] [3128,3129,3130,3131] CONDITIONAL_S
IDLE 3132 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 3133 [(1,0)] D [] [] [] [] [] [] none
MERGE 3134 [(1,0),(0,0)] D [] [3136,3137,3138,3139] [] [] [((0,0),(1,0))] [] none
DISCARD 3135 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3136 [(1,0),(0,0)] D [3134] [] [] [] [((0,0),(1,0))] [3136,3137,3138,3139] CONDITIONAL_S
Y_MEAS 3137 [(1,0)] HALF_D_PLUS_2 [3134] [] [] [] [] [3136,3137,3138,3139] CONDITIONAL_S
IDLE 3138 [(0,0)] HALF_D_PLUS_2 [3134] [] [] [] [] [3136,3137,3138,3139] CONDITIONAL_S
DISCARD 3139 [(1,0)] 0 [3134] [] [] [] [] [3136,3137,3138,3139] CONDITIONAL_S
IDLE 3140 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3141 [(0,1)] D [] [] [] [] [] [] none
MERGE 3142 [(0,1),(0,0)] D [] [3144,3145,3146,3147] [] [] [((0,0),(0,1))] [] none
DISCARD 3143 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3144 [(0,1),(0,0)] D [3142] [] [] [] [((0,0),(0,1))] [3144,3145,3146,3147] CONDITIONAL_S
Y_MEAS 3145 [(0,1)] HALF_D_PLUS_2 [3142] [] [] [] [] [3144,3145,3146,3147] CONDITIONAL_S
IDLE 3146 [(0,0)] HALF_D_PLUS_2 [3142] [] [] [] [] [3144,3145,3146,3147] CONDITIONAL_S
DISCARD 3147 [(0,1)] 0 [3142] [] [] [] [] [3144,3145,3146,3147] CONDITIONAL_S
IDLE 3148 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 3149 [(1,0)] D [] [] [] [] [] [] none
MERGE 3150 [(1,0),(0,0)] D [] [3152,3153,3154,3155] [] [] [((0,0),(1,0))] [] none
DISCARD 3151 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3152 [(1,0),(0,0)] D [3150] [] [] [] [((0,0),(1,0))] [3152,3153,3154,3155] CONDITIONAL_S
Y_MEAS 3153 [(1,0)] HALF_D_PLUS_2 [3150] [] [] [] [] [3152,3153,3154,3155] CONDITIONAL_S
IDLE 3154 [(0,0)] HALF_D_PLUS_2 [3150] [] [] [] [] [3152,3153,3154,3155] CONDITIONAL_S
DISCARD 3155 [(1,0)] 0 [3150] [] [] [] [] [3152,3153,3154,3155] CONDITIONAL_S
IDLE 3156 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3157 [(0,1)] D [] [] [] [] [] [] none
MERGE 3158 [(0,1),(0,0)] D [] [3160,3161,3162,3163] [] [] [((0,0),(0,1))] [] none
DISCARD 3159 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3160 [(0,1),(0,0)] D [3158] [] [] [] [((0,0),(0,1))] [3160,3161,3162,3163] CONDITIONAL_S
Y_MEAS 3161 [(0,1)] HALF_D_PLUS_2 [3158] [] [] [] [] [3160,3161,3162,3163] CONDITIONAL_S
IDLE 3162 [(0,0)] HALF_D_PLUS_2 [3158] [] [] [] [] [3160,3161,3162,3163] CONDITIONAL_S
DISCARD 3163 [(0,1)] 0 [3158] [] [] [] [] [3160,3161,3162,3163] CONDITIONAL_S
IDLE 3164 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 3165 [(1,0)] D [] [] [] [] [] [] none
MERGE 3166 [(1,0),(0,0)] D [] [3168,3169,3170,3171] [] [] [((0,0),(1,0))] [] none
DISCARD 3167 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3168 [(1,0),(0,0)] D [3166] [] [] [] [((0,0),(1,0))] [3168,3169,3170,3171] CONDITIONAL_S
Y_MEAS 3169 [(1,0)] HALF_D_PLUS_2 [3166] [] [] [] [] [3168,3169,3170,3171] CONDITIONAL_S
IDLE 3170 [(0,0)] HALF_D_PLUS_2 [3166] [] [] [] [] [3168,3169,3170,3171] CONDITIONAL_S
DISCARD 3171 [(1,0)] 0 [3166] [] [] [] [] [3168,3169,3170,3171] CONDITIONAL_S
IDLE 3172 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 3173 [(0,1)] D [] [] [] [] [] [] none
MERGE 3174 [(0,1),(0,0)] D [] [3176,3177,3178,3179] [] [] [((0,0),(0,1))] [] none
DISCARD 3175 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3176 [(0,1),(0,0)] D [3174] [] [] [] [((0,0),(0,1))] [3176,3177,3178,3179] CONDITIONAL_S
Y_MEAS 3177 [(0,1)] HALF_D_PLUS_2 [3174] [] [] [] [] [3176,3177,3178,3179] CONDITIONAL_S
IDLE 3178 [(0,0)] HALF_D_PLUS_2 [3174] [] [] [] [] [3176,3177,3178,3179] CONDITIONAL_S
DISCARD 3179 [(0,1)] 0 [3174] [] [] [] [] [3176,3177,3178,3179] CONDITIONAL_S
IDLE 3180 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 3181 [(1,0)] D [] [] [] [] [] [] none
MERGE 3182 [(1,0),(0,0)] D [] [3184,3185,3186,3187] [] [] [((0,0),(1,0))] [] none
DISCARD 3183 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3184 [(1,0),(0,0)] D [3182] [] [] [] [((0,0),(1,0))] [3184,3185,3186,3187] CONDITIONAL_S
Y_MEAS 3185 [(1,0)] HALF_D_PLUS_2 [3182] [] [] [] [] [3184,3185,3186,3187] CONDITIONAL_S
IDLE 3186 [(0,0)] HALF_D_PLUS_2 [3182] [] [] [] [] [3184,3185,3186,3187] CONDITIONAL_S
DISCARD 3187 [(1,0)] 0 [3182] [] [] [] [] [3184,3185,3186,3187] CONDITIONAL_S
IDLE 3188 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 3189 [(0,1)] D [] [] [] [] [] [] none
MERGE 3190 [(0,1),(0,0)] D [] [3192,3193,3194,3195] [] [] [((0,0),(0,1))] [] none
DISCARD 3191 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3192 [(0,1),(0,0)] D [3190] [] [] [] [((0,0),(0,1))] [3192,3193,3194,3195] CONDITIONAL_S
Y_MEAS 3193 [(0,1)] HALF_D_PLUS_2 [3190] [] [] [] [] [3192,3193,3194,3195] CONDITIONAL_S
IDLE 3194 [(0,0)] HALF_D_PLUS_2 [3190] [] [] [] [] [3192,3193,3194,3195] CONDITIONAL_S
DISCARD 3195 [(0,1)] 0 [3190] [] [] [] [] [3192,3193,3194,3195] CONDITIONAL_S
IDLE 3196 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 3197 [(1,0)] D [] [] [] [] [] [] none
MERGE 3198 [(1,0),(0,0)] D [] [3200,3201,3202,3203] [] [] [((0,0),(1,0))] [] none
DISCARD 3199 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3200 [(1,0),(0,0)] D [3198] [] [] [] [((0,0),(1,0))] [3200,3201,3202,3203] CONDITIONAL_S
Y_MEAS 3201 [(1,0)] HALF_D_PLUS_2 [3198] [] [] [] [] [3200,3201,3202,3203] CONDITIONAL_S
IDLE 3202 [(0,0)] HALF_D_PLUS_2 [3198] [] [] [] [] [3200,3201,3202,3203] CONDITIONAL_S
DISCARD 3203 [(1,0)] 0 [3198] [] [] [] [] [3200,3201,3202,3203] CONDITIONAL_S
IDLE 3204 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 3205 [(0,1)] D [] [] [] [] [] [] none
MERGE 3206 [(0,1),(0,0)] D [] [3208,3209,3210,3211] [] [] [((0,0),(0,1))] [] none
DISCARD 3207 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3208 [(0,1),(0,0)] D [3206] [] [] [] [((0,0),(0,1))] [3208,3209,3210,3211] CONDITIONAL_S
Y_MEAS 3209 [(0,1)] HALF_D_PLUS_2 [3206] [] [] [] [] [3208,3209,3210,3211] CONDITIONAL_S
IDLE 3210 [(0,0)] HALF_D_PLUS_2 [3206] [] [] [] [] [3208,3209,3210,3211] CONDITIONAL_S
DISCARD 3211 [(0,1)] 0 [3206] [] [] [] [] [3208,3209,3210,3211] CONDITIONAL_S
IDLE 3212 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 3213 [(1,0)] D [] [] [] [] [] [] none
MERGE 3214 [(1,0),(0,0)] D [] [3216,3217,3218,3219] [] [] [((0,0),(1,0))] [] none
DISCARD 3215 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3216 [(1,0),(0,0)] D [3214] [] [] [] [((0,0),(1,0))] [3216,3217,3218,3219] CONDITIONAL_S
Y_MEAS 3217 [(1,0)] HALF_D_PLUS_2 [3214] [] [] [] [] [3216,3217,3218,3219] CONDITIONAL_S
IDLE 3218 [(0,0)] HALF_D_PLUS_2 [3214] [] [] [] [] [3216,3217,3218,3219] CONDITIONAL_S
DISCARD 3219 [(1,0)] 0 [3214] [] [] [] [] [3216,3217,3218,3219] CONDITIONAL_S
IDLE 3220 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 3221 [(0,1)] D [] [] [] [] [] [] none
MERGE 3222 [(0,1),(0,0)] D [] [3224,3225,3226,3227] [] [] [((0,0),(0,1))] [] none
DISCARD 3223 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3224 [(0,1),(0,0)] D [3222] [] [] [] [((0,0),(0,1))] [3224,3225,3226,3227] CONDITIONAL_S
Y_MEAS 3225 [(0,1)] HALF_D_PLUS_2 [3222] [] [] [] [] [3224,3225,3226,3227] CONDITIONAL_S
IDLE 3226 [(0,0)] HALF_D_PLUS_2 [3222] [] [] [] [] [3224,3225,3226,3227] CONDITIONAL_S
DISCARD 3227 [(0,1)] 0 [3222] [] [] [] [] [3224,3225,3226,3227] CONDITIONAL_S
IDLE 3228 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3229 [(1,0)] D [] [] [] [] [] [] none
MERGE 3230 [(1,0),(0,0)] D [] [3232,3233,3234,3235] [] [] [((0,0),(1,0))] [] none
DISCARD 3231 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3232 [(1,0),(0,0)] D [3230] [] [] [] [((0,0),(1,0))] [3232,3233,3234,3235] CONDITIONAL_S
Y_MEAS 3233 [(1,0)] HALF_D_PLUS_2 [3230] [] [] [] [] [3232,3233,3234,3235] CONDITIONAL_S
IDLE 3234 [(0,0)] HALF_D_PLUS_2 [3230] [] [] [] [] [3232,3233,3234,3235] CONDITIONAL_S
DISCARD 3235 [(1,0)] 0 [3230] [] [] [] [] [3232,3233,3234,3235] CONDITIONAL_S
IDLE 3236 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 3237 [(0,1)] D [] [] [] [] [] [] none
MERGE 3238 [(0,1),(0,0)] D [] [3240,3241,3242,3243] [] [] [((0,0),(0,1))] [] none
DISCARD 3239 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3240 [(0,1),(0,0)] D [3238] [] [] [] [((0,0),(0,1))] [3240,3241,3242,3243] CONDITIONAL_S
Y_MEAS 3241 [(0,1)] HALF_D_PLUS_2 [3238] [] [] [] [] [3240,3241,3242,3243] CONDITIONAL_S
IDLE 3242 [(0,0)] HALF_D_PLUS_2 [3238] [] [] [] [] [3240,3241,3242,3243] CONDITIONAL_S
DISCARD 3243 [(0,1)] 0 [3238] [] [] [] [] [3240,3241,3242,3243] CONDITIONAL_S
IDLE 3244 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3245 [(1,0)] D [] [] [] [] [] [] none
MERGE 3246 [(1,0),(0,0)] D [] [3248,3249,3250,3251] [] [] [((0,0),(1,0))] [] none
DISCARD 3247 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3248 [(1,0),(0,0)] D [3246] [] [] [] [((0,0),(1,0))] [3248,3249,3250,3251] CONDITIONAL_S
Y_MEAS 3249 [(1,0)] HALF_D_PLUS_2 [3246] [] [] [] [] [3248,3249,3250,3251] CONDITIONAL_S
IDLE 3250 [(0,0)] HALF_D_PLUS_2 [3246] [] [] [] [] [3248,3249,3250,3251] CONDITIONAL_S
DISCARD 3251 [(1,0)] 0 [3246] [] [] [] [] [3248,3249,3250,3251] CONDITIONAL_S
IDLE 3252 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3253 [(0,1)] D [] [] [] [] [] [] none
MERGE 3254 [(0,1),(0,0)] D [] [3256,3257,3258,3259] [] [] [((0,0),(0,1))] [] none
DISCARD 3255 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3256 [(0,1),(0,0)] D [3254] [] [] [] [((0,0),(0,1))] [3256,3257,3258,3259] CONDITIONAL_S
Y_MEAS 3257 [(0,1)] HALF_D_PLUS_2 [3254] [] [] [] [] [3256,3257,3258,3259] CONDITIONAL_S
IDLE 3258 [(0,0)] HALF_D_PLUS_2 [3254] [] [] [] [] [3256,3257,3258,3259] CONDITIONAL_S
DISCARD 3259 [(0,1)] 0 [3254] [] [] [] [] [3256,3257,3258,3259] CONDITIONAL_S
IDLE 3260 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3261 [(1,0)] D [] [] [] [] [] [] none
MERGE 3262 [(1,0),(0,0)] D [] [3264,3265,3266,3267] [] [] [((0,0),(1,0))] [] none
DISCARD 3263 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3264 [(1,0),(0,0)] D [3262] [] [] [] [((0,0),(1,0))] [3264,3265,3266,3267] CONDITIONAL_S
Y_MEAS 3265 [(1,0)] HALF_D_PLUS_2 [3262] [] [] [] [] [3264,3265,3266,3267] CONDITIONAL_S
IDLE 3266 [(0,0)] HALF_D_PLUS_2 [3262] [] [] [] [] [3264,3265,3266,3267] CONDITIONAL_S
DISCARD 3267 [(1,0)] 0 [3262] [] [] [] [] [3264,3265,3266,3267] CONDITIONAL_S
IDLE 3268 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 3269 [(0,1)] D [] [] [] [] [] [] none
MERGE 3270 [(0,1),(0,0)] D [] [3272,3273,3274,3275] [] [] [((0,0),(0,1))] [] none
DISCARD 3271 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3272 [(0,1),(0,0)] D [3270] [] [] [] [((0,0),(0,1))] [3272,3273,3274,3275] CONDITIONAL_S
Y_MEAS 3273 [(0,1)] HALF_D_PLUS_2 [3270] [] [] [] [] [3272,3273,3274,3275] CONDITIONAL_S
IDLE 3274 [(0,0)] HALF_D_PLUS_2 [3270] [] [] [] [] [3272,3273,3274,3275] CONDITIONAL_S
DISCARD 3275 [(0,1)] 0 [3270] [] [] [] [] [3272,3273,3274,3275] CONDITIONAL_S
IDLE 3276 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 3277 [(1,0)] D [] [] [] [] [] [] none
MERGE 3278 [(1,0),(0,0)] D [] [3280,3281,3282,3283] [] [] [((0,0),(1,0))] [] none
DISCARD 3279 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3280 [(1,0),(0,0)] D [3278] [] [] [] [((0,0),(1,0))] [3280,3281,3282,3283] CONDITIONAL_S
Y_MEAS 3281 [(1,0)] HALF_D_PLUS_2 [3278] [] [] [] [] [3280,3281,3282,3283] CONDITIONAL_S
IDLE 3282 [(0,0)] HALF_D_PLUS_2 [3278] [] [] [] [] [3280,3281,3282,3283] CONDITIONAL_S
DISCARD 3283 [(1,0)] 0 [3278] [] [] [] [] [3280,3281,3282,3283] CONDITIONAL_S
IDLE 3284 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 3285 [(0,1)] D [] [] [] [] [] [] none
MERGE 3286 [(0,1),(0,0)] D [] [3288,3289,3290,3291] [] [] [((0,0),(0,1))] [] none
DISCARD 3287 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3288 [(0,1),(0,0)] D [3286] [] [] [] [((0,0),(0,1))] [3288,3289,3290,3291] CONDITIONAL_S
Y_MEAS 3289 [(0,1)] HALF_D_PLUS_2 [3286] [] [] [] [] [3288,3289,3290,3291] CONDITIONAL_S
IDLE 3290 [(0,0)] HALF_D_PLUS_2 [3286] [] [] [] [] [3288,3289,3290,3291] CONDITIONAL_S
DISCARD 3291 [(0,1)] 0 [3286] [] [] [] [] [3288,3289,3290,3291] CONDITIONAL_S
IDLE 3292 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 3293 [(1,0)] D [] [] [] [] [] [] none
MERGE 3294 [(1,0),(0,0)] D [] [3296,3297,3298,3299] [] [] [((0,0),(1,0))] [] none
DISCARD 3295 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3296 [(1,0),(0,0)] D [3294] [] [] [] [((0,0),(1,0))] [3296,3297,3298,3299] CONDITIONAL_S
Y_MEAS 3297 [(1,0)] HALF_D_PLUS_2 [3294] [] [] [] [] [3296,3297,3298,3299] CONDITIONAL_S
IDLE 3298 [(0,0)] HALF_D_PLUS_2 [3294] [] [] [] [] [3296,3297,3298,3299] CONDITIONAL_S
DISCARD 3299 [(1,0)] 0 [3294] [] [] [] [] [3296,3297,3298,3299] CONDITIONAL_S
IDLE 3300 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3301 [(0,1)] D [] [] [] [] [] [] none
MERGE 3302 [(0,1),(0,0)] D [] [3304,3305,3306,3307] [] [] [((0,0),(0,1))] [] none
DISCARD 3303 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3304 [(0,1),(0,0)] D [3302] [] [] [] [((0,0),(0,1))] [3304,3305,3306,3307] CONDITIONAL_S
Y_MEAS 3305 [(0,1)] HALF_D_PLUS_2 [3302] [] [] [] [] [3304,3305,3306,3307] CONDITIONAL_S
IDLE 3306 [(0,0)] HALF_D_PLUS_2 [3302] [] [] [] [] [3304,3305,3306,3307] CONDITIONAL_S
DISCARD 3307 [(0,1)] 0 [3302] [] [] [] [] [3304,3305,3306,3307] CONDITIONAL_S
IDLE 3308 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 3309 [(1,0)] D [] [] [] [] [] [] none
MERGE 3310 [(1,0),(0,0)] D [] [3312,3313,3314,3315] [] [] [((0,0),(1,0))] [] none
DISCARD 3311 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3312 [(1,0),(0,0)] D [3310] [] [] [] [((0,0),(1,0))] [3312,3313,3314,3315] CONDITIONAL_S
Y_MEAS 3313 [(1,0)] HALF_D_PLUS_2 [3310] [] [] [] [] [3312,3313,3314,3315] CONDITIONAL_S
IDLE 3314 [(0,0)] HALF_D_PLUS_2 [3310] [] [] [] [] [3312,3313,3314,3315] CONDITIONAL_S
DISCARD 3315 [(1,0)] 0 [3310] [] [] [] [] [3312,3313,3314,3315] CONDITIONAL_S
IDLE 3316 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 3317 [(0,1)] D [] [] [] [] [] [] none
MERGE 3318 [(0,1),(0,0)] D [] [3320,3321,3322,3323] [] [] [((0,0),(0,1))] [] none
DISCARD 3319 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3320 [(0,1),(0,0)] D [3318] [] [] [] [((0,0),(0,1))] [3320,3321,3322,3323] CONDITIONAL_S
Y_MEAS 3321 [(0,1)] HALF_D_PLUS_2 [3318] [] [] [] [] [3320,3321,3322,3323] CONDITIONAL_S
IDLE 3322 [(0,0)] HALF_D_PLUS_2 [3318] [] [] [] [] [3320,3321,3322,3323] CONDITIONAL_S
DISCARD 3323 [(0,1)] 0 [3318] [] [] [] [] [3320,3321,3322,3323] CONDITIONAL_S
IDLE 3324 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 3325 [(1,0)] D [] [] [] [] [] [] none
MERGE 3326 [(1,0),(0,0)] D [] [3328,3329,3330,3331] [] [] [((0,0),(1,0))] [] none
DISCARD 3327 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3328 [(1,0),(0,0)] D [3326] [] [] [] [((0,0),(1,0))] [3328,3329,3330,3331] CONDITIONAL_S
Y_MEAS 3329 [(1,0)] HALF_D_PLUS_2 [3326] [] [] [] [] [3328,3329,3330,3331] CONDITIONAL_S
IDLE 3330 [(0,0)] HALF_D_PLUS_2 [3326] [] [] [] [] [3328,3329,3330,3331] CONDITIONAL_S
DISCARD 3331 [(1,0)] 0 [3326] [] [] [] [] [3328,3329,3330,3331] CONDITIONAL_S
IDLE 3332 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 3333 [(0,1)] D [] [] [] [] [] [] none
MERGE 3334 [(0,1),(0,0)] D [] [3336,3337,3338,3339] [] [] [((0,0),(0,1))] [] none
DISCARD 3335 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3336 [(0,1),(0,0)] D [3334] [] [] [] [((0,0),(0,1))] [3336,3337,3338,3339] CONDITIONAL_S
Y_MEAS 3337 [(0,1)] HALF_D_PLUS_2 [3334] [] [] [] [] [3336,3337,3338,3339] CONDITIONAL_S
IDLE 3338 [(0,0)] HALF_D_PLUS_2 [3334] [] [] [] [] [3336,3337,3338,3339] CONDITIONAL_S
DISCARD 3339 [(0,1)] 0 [3334] [] [] [] [] [3336,3337,3338,3339] CONDITIONAL_S
IDLE 3340 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3341 [(1,0)] D [] [] [] [] [] [] none
MERGE 3342 [(1,0),(0,0)] D [] [3344,3345,3346,3347] [] [] [((0,0),(1,0))] [] none
DISCARD 3343 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3344 [(1,0),(0,0)] D [3342] [] [] [] [((0,0),(1,0))] [3344,3345,3346,3347] CONDITIONAL_S
Y_MEAS 3345 [(1,0)] HALF_D_PLUS_2 [3342] [] [] [] [] [3344,3345,3346,3347] CONDITIONAL_S
IDLE 3346 [(0,0)] HALF_D_PLUS_2 [3342] [] [] [] [] [3344,3345,3346,3347] CONDITIONAL_S
DISCARD 3347 [(1,0)] 0 [3342] [] [] [] [] [3344,3345,3346,3347] CONDITIONAL_S
IDLE 3348 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 3349 [(0,1)] D [] [] [] [] [] [] none
MERGE 3350 [(0,1),(0,0)] D [] [3352,3353,3354,3355] [] [] [((0,0),(0,1))] [] none
DISCARD 3351 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3352 [(0,1),(0,0)] D [3350] [] [] [] [((0,0),(0,1))] [3352,3353,3354,3355] CONDITIONAL_S
Y_MEAS 3353 [(0,1)] HALF_D_PLUS_2 [3350] [] [] [] [] [3352,3353,3354,3355] CONDITIONAL_S
IDLE 3354 [(0,0)] HALF_D_PLUS_2 [3350] [] [] [] [] [3352,3353,3354,3355] CONDITIONAL_S
DISCARD 3355 [(0,1)] 0 [3350] [] [] [] [] [3352,3353,3354,3355] CONDITIONAL_S
IDLE 3356 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 3357 [(1,0)] D [] [] [] [] [] [] none
MERGE 3358 [(1,0),(0,0)] D [] [3360,3361,3362,3363] [] [] [((0,0),(1,0))] [] none
DISCARD 3359 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3360 [(1,0),(0,0)] D [3358] [] [] [] [((0,0),(1,0))] [3360,3361,3362,3363] CONDITIONAL_S
Y_MEAS 3361 [(1,0)] HALF_D_PLUS_2 [3358] [] [] [] [] [3360,3361,3362,3363] CONDITIONAL_S
IDLE 3362 [(0,0)] HALF_D_PLUS_2 [3358] [] [] [] [] [3360,3361,3362,3363] CONDITIONAL_S
DISCARD 3363 [(1,0)] 0 [3358] [] [] [] [] [3360,3361,3362,3363] CONDITIONAL_S
IDLE 3364 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 3365 [(0,1)] D [] [] [] [] [] [] none
MERGE 3366 [(0,1),(0,0)] D [] [3368,3369,3370,3371] [] [] [((0,0),(0,1))] [] none
DISCARD 3367 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3368 [(0,1),(0,0)] D [3366] [] [] [] [((0,0),(0,1))] [3368,3369,3370,3371] CONDITIONAL_S
Y_MEAS 3369 [(0,1)] HALF_D_PLUS_2 [3366] [] [] [] [] [3368,3369,3370,3371] CONDITIONAL_S
IDLE 3370 [(0,0)] HALF_D_PLUS_2 [3366] [] [] [] [] [3368,3369,3370,3371] CONDITIONAL_S
DISCARD 3371 [(0,1)] 0 [3366] [] [] [] [] [3368,3369,3370,3371] CONDITIONAL_S
IDLE 3372 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 3373 [(1,0)] D [] [] [] [] [] [] none
MERGE 3374 [(1,0),(0,0)] D [] [3376,3377,3378,3379] [] [] [((0,0),(1,0))] [] none
DISCARD 3375 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3376 [(1,0),(0,0)] D [3374] [] [] [] [((0,0),(1,0))] [3376,3377,3378,3379] CONDITIONAL_S
Y_MEAS 3377 [(1,0)] HALF_D_PLUS_2 [3374] [] [] [] [] [3376,3377,3378,3379] CONDITIONAL_S
IDLE 3378 [(0,0)] HALF_D_PLUS_2 [3374] [] [] [] [] [3376,3377,3378,3379] CONDITIONAL_S
DISCARD 3379 [(1,0)] 0 [3374] [] [] [] [] [3376,3377,3378,3379] CONDITIONAL_S
IDLE 3380 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 3381 [(0,1)] D [] [] [] [] [] [] none
MERGE 3382 [(0,1),(0,0)] D [] [3384,3385,3386,3387] [] [] [((0,0),(0,1))] [] none
DISCARD 3383 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3384 [(0,1),(0,0)] D [3382] [] [] [] [((0,0),(0,1))] [3384,3385,3386,3387] CONDITIONAL_S
Y_MEAS 3385 [(0,1)] HALF_D_PLUS_2 [3382] [] [] [] [] [3384,3385,3386,3387] CONDITIONAL_S
IDLE 3386 [(0,0)] HALF_D_PLUS_2 [3382] [] [] [] [] [3384,3385,3386,3387] CONDITIONAL_S
DISCARD 3387 [(0,1)] 0 [3382] [] [] [] [] [3384,3385,3386,3387] CONDITIONAL_S
IDLE 3388 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 3389 [(1,0)] D [] [] [] [] [] [] none
MERGE 3390 [(1,0),(0,0)] D [] [3392,3393,3394,3395] [] [] [((0,0),(1,0))] [] none
DISCARD 3391 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3392 [(1,0),(0,0)] D [3390] [] [] [] [((0,0),(1,0))] [3392,3393,3394,3395] CONDITIONAL_S
Y_MEAS 3393 [(1,0)] HALF_D_PLUS_2 [3390] [] [] [] [] [3392,3393,3394,3395] CONDITIONAL_S
IDLE 3394 [(0,0)] HALF_D_PLUS_2 [3390] [] [] [] [] [3392,3393,3394,3395] CONDITIONAL_S
DISCARD 3395 [(1,0)] 0 [3390] [] [] [] [] [3392,3393,3394,3395] CONDITIONAL_S
IDLE 3396 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 3397 [(0,1)] D [] [] [] [] [] [] none
MERGE 3398 [(0,1),(0,0)] D [] [3400,3401,3402,3403] [] [] [((0,0),(0,1))] [] none
DISCARD 3399 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3400 [(0,1),(0,0)] D [3398] [] [] [] [((0,0),(0,1))] [3400,3401,3402,3403] CONDITIONAL_S
Y_MEAS 3401 [(0,1)] HALF_D_PLUS_2 [3398] [] [] [] [] [3400,3401,3402,3403] CONDITIONAL_S
IDLE 3402 [(0,0)] HALF_D_PLUS_2 [3398] [] [] [] [] [3400,3401,3402,3403] CONDITIONAL_S
DISCARD 3403 [(0,1)] 0 [3398] [] [] [] [] [3400,3401,3402,3403] CONDITIONAL_S
IDLE 3404 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 3405 [(1,0)] D [] [] [] [] [] [] none
MERGE 3406 [(1,0),(0,0)] D [] [3408,3409,3410,3411] [] [] [((0,0),(1,0))] [] none
DISCARD 3407 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3408 [(1,0),(0,0)] D [3406] [] [] [] [((0,0),(1,0))] [3408,3409,3410,3411] CONDITIONAL_S
Y_MEAS 3409 [(1,0)] HALF_D_PLUS_2 [3406] [] [] [] [] [3408,3409,3410,3411] CONDITIONAL_S
IDLE 3410 [(0,0)] HALF_D_PLUS_2 [3406] [] [] [] [] [3408,3409,3410,3411] CONDITIONAL_S
DISCARD 3411 [(1,0)] 0 [3406] [] [] [] [] [3408,3409,3410,3411] CONDITIONAL_S
IDLE 3412 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 3413 [(0,1)] D [] [] [] [] [] [] none
MERGE 3414 [(0,1),(0,0)] D [] [3416,3417,3418,3419] [] [] [((0,0),(0,1))] [] none
DISCARD 3415 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3416 [(0,1),(0,0)] D [3414] [] [] [] [((0,0),(0,1))] [3416,3417,3418,3419] CONDITIONAL_S
Y_MEAS 3417 [(0,1)] HALF_D_PLUS_2 [3414] [] [] [] [] [3416,3417,3418,3419] CONDITIONAL_S
IDLE 3418 [(0,0)] HALF_D_PLUS_2 [3414] [] [] [] [] [3416,3417,3418,3419] CONDITIONAL_S
DISCARD 3419 [(0,1)] 0 [3414] [] [] [] [] [3416,3417,3418,3419] CONDITIONAL_S
IDLE 3420 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3421 [(1,0)] D [] [] [] [] [] [] none
MERGE 3422 [(1,0),(0,0)] D [] [3424,3425,3426,3427] [] [] [((0,0),(1,0))] [] none
DISCARD 3423 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3424 [(1,0),(0,0)] D [3422] [] [] [] [((0,0),(1,0))] [3424,3425,3426,3427] CONDITIONAL_S
Y_MEAS 3425 [(1,0)] HALF_D_PLUS_2 [3422] [] [] [] [] [3424,3425,3426,3427] CONDITIONAL_S
IDLE 3426 [(0,0)] HALF_D_PLUS_2 [3422] [] [] [] [] [3424,3425,3426,3427] CONDITIONAL_S
DISCARD 3427 [(1,0)] 0 [3422] [] [] [] [] [3424,3425,3426,3427] CONDITIONAL_S
IDLE 3428 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 3429 [(0,1)] D [] [] [] [] [] [] none
MERGE 3430 [(0,1),(0,0)] D [] [3432,3433,3434,3435] [] [] [((0,0),(0,1))] [] none
DISCARD 3431 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3432 [(0,1),(0,0)] D [3430] [] [] [] [((0,0),(0,1))] [3432,3433,3434,3435] CONDITIONAL_S
Y_MEAS 3433 [(0,1)] HALF_D_PLUS_2 [3430] [] [] [] [] [3432,3433,3434,3435] CONDITIONAL_S
IDLE 3434 [(0,0)] HALF_D_PLUS_2 [3430] [] [] [] [] [3432,3433,3434,3435] CONDITIONAL_S
DISCARD 3435 [(0,1)] 0 [3430] [] [] [] [] [3432,3433,3434,3435] CONDITIONAL_S
IDLE 3436 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 3437 [(1,0)] D [] [] [] [] [] [] none
MERGE 3438 [(1,0),(0,0)] D [] [3440,3441,3442,3443] [] [] [((0,0),(1,0))] [] none
DISCARD 3439 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3440 [(1,0),(0,0)] D [3438] [] [] [] [((0,0),(1,0))] [3440,3441,3442,3443] CONDITIONAL_S
Y_MEAS 3441 [(1,0)] HALF_D_PLUS_2 [3438] [] [] [] [] [3440,3441,3442,3443] CONDITIONAL_S
IDLE 3442 [(0,0)] HALF_D_PLUS_2 [3438] [] [] [] [] [3440,3441,3442,3443] CONDITIONAL_S
DISCARD 3443 [(1,0)] 0 [3438] [] [] [] [] [3440,3441,3442,3443] CONDITIONAL_S
IDLE 3444 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 3445 [(0,1)] D [] [] [] [] [] [] none
MERGE 3446 [(0,1),(0,0)] D [] [3448,3449,3450,3451] [] [] [((0,0),(0,1))] [] none
DISCARD 3447 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3448 [(0,1),(0,0)] D [3446] [] [] [] [((0,0),(0,1))] [3448,3449,3450,3451] CONDITIONAL_S
Y_MEAS 3449 [(0,1)] HALF_D_PLUS_2 [3446] [] [] [] [] [3448,3449,3450,3451] CONDITIONAL_S
IDLE 3450 [(0,0)] HALF_D_PLUS_2 [3446] [] [] [] [] [3448,3449,3450,3451] CONDITIONAL_S
DISCARD 3451 [(0,1)] 0 [3446] [] [] [] [] [3448,3449,3450,3451] CONDITIONAL_S
IDLE 3452 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 3453 [(1,0)] D [] [] [] [] [] [] none
MERGE 3454 [(1,0),(0,0)] D [] [3456,3457,3458,3459] [] [] [((0,0),(1,0))] [] none
DISCARD 3455 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3456 [(1,0),(0,0)] D [3454] [] [] [] [((0,0),(1,0))] [3456,3457,3458,3459] CONDITIONAL_S
Y_MEAS 3457 [(1,0)] HALF_D_PLUS_2 [3454] [] [] [] [] [3456,3457,3458,3459] CONDITIONAL_S
IDLE 3458 [(0,0)] HALF_D_PLUS_2 [3454] [] [] [] [] [3456,3457,3458,3459] CONDITIONAL_S
DISCARD 3459 [(1,0)] 0 [3454] [] [] [] [] [3456,3457,3458,3459] CONDITIONAL_S
IDLE 3460 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3461 [(0,1)] D [] [] [] [] [] [] none
MERGE 3462 [(0,1),(0,0)] D [] [3464,3465,3466,3467] [] [] [((0,0),(0,1))] [] none
DISCARD 3463 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3464 [(0,1),(0,0)] D [3462] [] [] [] [((0,0),(0,1))] [3464,3465,3466,3467] CONDITIONAL_S
Y_MEAS 3465 [(0,1)] HALF_D_PLUS_2 [3462] [] [] [] [] [3464,3465,3466,3467] CONDITIONAL_S
IDLE 3466 [(0,0)] HALF_D_PLUS_2 [3462] [] [] [] [] [3464,3465,3466,3467] CONDITIONAL_S
DISCARD 3467 [(0,1)] 0 [3462] [] [] [] [] [3464,3465,3466,3467] CONDITIONAL_S
IDLE 3468 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 3469 [(1,0)] D [] [] [] [] [] [] none
MERGE 3470 [(1,0),(0,0)] D [] [3472,3473,3474,3475] [] [] [((0,0),(1,0))] [] none
DISCARD 3471 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3472 [(1,0),(0,0)] D [3470] [] [] [] [((0,0),(1,0))] [3472,3473,3474,3475] CONDITIONAL_S
Y_MEAS 3473 [(1,0)] HALF_D_PLUS_2 [3470] [] [] [] [] [3472,3473,3474,3475] CONDITIONAL_S
IDLE 3474 [(0,0)] HALF_D_PLUS_2 [3470] [] [] [] [] [3472,3473,3474,3475] CONDITIONAL_S
DISCARD 3475 [(1,0)] 0 [3470] [] [] [] [] [3472,3473,3474,3475] CONDITIONAL_S
IDLE 3476 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 3477 [(0,1)] D [] [] [] [] [] [] none
MERGE 3478 [(0,1),(0,0)] D [] [3480,3481,3482,3483] [] [] [((0,0),(0,1))] [] none
DISCARD 3479 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3480 [(0,1),(0,0)] D [3478] [] [] [] [((0,0),(0,1))] [3480,3481,3482,3483] CONDITIONAL_S
Y_MEAS 3481 [(0,1)] HALF_D_PLUS_2 [3478] [] [] [] [] [3480,3481,3482,3483] CONDITIONAL_S
IDLE 3482 [(0,0)] HALF_D_PLUS_2 [3478] [] [] [] [] [3480,3481,3482,3483] CONDITIONAL_S
DISCARD 3483 [(0,1)] 0 [3478] [] [] [] [] [3480,3481,3482,3483] CONDITIONAL_S
IDLE 3484 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 3485 [(1,0)] D [] [] [] [] [] [] none
MERGE 3486 [(1,0),(0,0)] D [] [3488,3489,3490,3491] [] [] [((0,0),(1,0))] [] none
DISCARD 3487 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3488 [(1,0),(0,0)] D [3486] [] [] [] [((0,0),(1,0))] [3488,3489,3490,3491] CONDITIONAL_S
Y_MEAS 3489 [(1,0)] HALF_D_PLUS_2 [3486] [] [] [] [] [3488,3489,3490,3491] CONDITIONAL_S
IDLE 3490 [(0,0)] HALF_D_PLUS_2 [3486] [] [] [] [] [3488,3489,3490,3491] CONDITIONAL_S
DISCARD 3491 [(1,0)] 0 [3486] [] [] [] [] [3488,3489,3490,3491] CONDITIONAL_S
IDLE 3492 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 3493 [(0,1)] D [] [] [] [] [] [] none
MERGE 3494 [(0,1),(0,0)] D [] [3496,3497,3498,3499] [] [] [((0,0),(0,1))] [] none
DISCARD 3495 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3496 [(0,1),(0,0)] D [3494] [] [] [] [((0,0),(0,1))] [3496,3497,3498,3499] CONDITIONAL_S
Y_MEAS 3497 [(0,1)] HALF_D_PLUS_2 [3494] [] [] [] [] [3496,3497,3498,3499] CONDITIONAL_S
IDLE 3498 [(0,0)] HALF_D_PLUS_2 [3494] [] [] [] [] [3496,3497,3498,3499] CONDITIONAL_S
DISCARD 3499 [(0,1)] 0 [3494] [] [] [] [] [3496,3497,3498,3499] CONDITIONAL_S
IDLE 3500 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 3501 [(1,0)] D [] [] [] [] [] [] none
MERGE 3502 [(1,0),(0,0)] D [] [3504,3505,3506,3507] [] [] [((0,0),(1,0))] [] none
DISCARD 3503 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3504 [(1,0),(0,0)] D [3502] [] [] [] [((0,0),(1,0))] [3504,3505,3506,3507] CONDITIONAL_S
Y_MEAS 3505 [(1,0)] HALF_D_PLUS_2 [3502] [] [] [] [] [3504,3505,3506,3507] CONDITIONAL_S
IDLE 3506 [(0,0)] HALF_D_PLUS_2 [3502] [] [] [] [] [3504,3505,3506,3507] CONDITIONAL_S
DISCARD 3507 [(1,0)] 0 [3502] [] [] [] [] [3504,3505,3506,3507] CONDITIONAL_S
IDLE 3508 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 3509 [(0,1)] D [] [] [] [] [] [] none
MERGE 3510 [(0,1),(0,0)] D [] [3512,3513,3514,3515] [] [] [((0,0),(0,1))] [] none
DISCARD 3511 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3512 [(0,1),(0,0)] D [3510] [] [] [] [((0,0),(0,1))] [3512,3513,3514,3515] CONDITIONAL_S
Y_MEAS 3513 [(0,1)] HALF_D_PLUS_2 [3510] [] [] [] [] [3512,3513,3514,3515] CONDITIONAL_S
IDLE 3514 [(0,0)] HALF_D_PLUS_2 [3510] [] [] [] [] [3512,3513,3514,3515] CONDITIONAL_S
DISCARD 3515 [(0,1)] 0 [3510] [] [] [] [] [3512,3513,3514,3515] CONDITIONAL_S
IDLE 3516 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 3517 [(1,0)] D [] [] [] [] [] [] none
MERGE 3518 [(1,0),(0,0)] D [] [3520,3521,3522,3523] [] [] [((0,0),(1,0))] [] none
DISCARD 3519 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3520 [(1,0),(0,0)] D [3518] [] [] [] [((0,0),(1,0))] [3520,3521,3522,3523] CONDITIONAL_S
Y_MEAS 3521 [(1,0)] HALF_D_PLUS_2 [3518] [] [] [] [] [3520,3521,3522,3523] CONDITIONAL_S
IDLE 3522 [(0,0)] HALF_D_PLUS_2 [3518] [] [] [] [] [3520,3521,3522,3523] CONDITIONAL_S
DISCARD 3523 [(1,0)] 0 [3518] [] [] [] [] [3520,3521,3522,3523] CONDITIONAL_S
IDLE 3524 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 3525 [(0,1)] D [] [] [] [] [] [] none
MERGE 3526 [(0,1),(0,0)] D [] [3528,3529,3530,3531] [] [] [((0,0),(0,1))] [] none
DISCARD 3527 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3528 [(0,1),(0,0)] D [3526] [] [] [] [((0,0),(0,1))] [3528,3529,3530,3531] CONDITIONAL_S
Y_MEAS 3529 [(0,1)] HALF_D_PLUS_2 [3526] [] [] [] [] [3528,3529,3530,3531] CONDITIONAL_S
IDLE 3530 [(0,0)] HALF_D_PLUS_2 [3526] [] [] [] [] [3528,3529,3530,3531] CONDITIONAL_S
DISCARD 3531 [(0,1)] 0 [3526] [] [] [] [] [3528,3529,3530,3531] CONDITIONAL_S
IDLE 3532 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 3533 [(1,0)] D [] [] [] [] [] [] none
MERGE 3534 [(1,0),(0,0)] D [] [3536,3537,3538,3539] [] [] [((0,0),(1,0))] [] none
DISCARD 3535 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3536 [(1,0),(0,0)] D [3534] [] [] [] [((0,0),(1,0))] [3536,3537,3538,3539] CONDITIONAL_S
Y_MEAS 3537 [(1,0)] HALF_D_PLUS_2 [3534] [] [] [] [] [3536,3537,3538,3539] CONDITIONAL_S
IDLE 3538 [(0,0)] HALF_D_PLUS_2 [3534] [] [] [] [] [3536,3537,3538,3539] CONDITIONAL_S
DISCARD 3539 [(1,0)] 0 [3534] [] [] [] [] [3536,3537,3538,3539] CONDITIONAL_S
IDLE 3540 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3541 [(0,1)] D [] [] [] [] [] [] none
MERGE 3542 [(0,1),(0,0)] D [] [3544,3545,3546,3547] [] [] [((0,0),(0,1))] [] none
DISCARD 3543 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3544 [(0,1),(0,0)] D [3542] [] [] [] [((0,0),(0,1))] [3544,3545,3546,3547] CONDITIONAL_S
Y_MEAS 3545 [(0,1)] HALF_D_PLUS_2 [3542] [] [] [] [] [3544,3545,3546,3547] CONDITIONAL_S
IDLE 3546 [(0,0)] HALF_D_PLUS_2 [3542] [] [] [] [] [3544,3545,3546,3547] CONDITIONAL_S
DISCARD 3547 [(0,1)] 0 [3542] [] [] [] [] [3544,3545,3546,3547] CONDITIONAL_S
IDLE 3548 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 3549 [(1,0)] D [] [] [] [] [] [] none
MERGE 3550 [(1,0),(0,0)] D [] [3552,3553,3554,3555] [] [] [((0,0),(1,0))] [] none
DISCARD 3551 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3552 [(1,0),(0,0)] D [3550] [] [] [] [((0,0),(1,0))] [3552,3553,3554,3555] CONDITIONAL_S
Y_MEAS 3553 [(1,0)] HALF_D_PLUS_2 [3550] [] [] [] [] [3552,3553,3554,3555] CONDITIONAL_S
IDLE 3554 [(0,0)] HALF_D_PLUS_2 [3550] [] [] [] [] [3552,3553,3554,3555] CONDITIONAL_S
DISCARD 3555 [(1,0)] 0 [3550] [] [] [] [] [3552,3553,3554,3555] CONDITIONAL_S
IDLE 3556 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 3557 [(0,1)] D [] [] [] [] [] [] none
MERGE 3558 [(0,1),(0,0)] D [] [3560,3561,3562,3563] [] [] [((0,0),(0,1))] [] none
DISCARD 3559 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3560 [(0,1),(0,0)] D [3558] [] [] [] [((0,0),(0,1))] [3560,3561,3562,3563] CONDITIONAL_S
Y_MEAS 3561 [(0,1)] HALF_D_PLUS_2 [3558] [] [] [] [] [3560,3561,3562,3563] CONDITIONAL_S
IDLE 3562 [(0,0)] HALF_D_PLUS_2 [3558] [] [] [] [] [3560,3561,3562,3563] CONDITIONAL_S
DISCARD 3563 [(0,1)] 0 [3558] [] [] [] [] [3560,3561,3562,3563] CONDITIONAL_S
IDLE 3564 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 3565 [(1,0)] D [] [] [] [] [] [] none
MERGE 3566 [(1,0),(0,0)] D [] [3568,3569,3570,3571] [] [] [((0,0),(1,0))] [] none
DISCARD 3567 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3568 [(1,0),(0,0)] D [3566] [] [] [] [((0,0),(1,0))] [3568,3569,3570,3571] CONDITIONAL_S
Y_MEAS 3569 [(1,0)] HALF_D_PLUS_2 [3566] [] [] [] [] [3568,3569,3570,3571] CONDITIONAL_S
IDLE 3570 [(0,0)] HALF_D_PLUS_2 [3566] [] [] [] [] [3568,3569,3570,3571] CONDITIONAL_S
DISCARD 3571 [(1,0)] 0 [3566] [] [] [] [] [3568,3569,3570,3571] CONDITIONAL_S
IDLE 3572 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 3573 [(0,1)] D [] [] [] [] [] [] none
MERGE 3574 [(0,1),(0,0)] D [] [3576,3577,3578,3579] [] [] [((0,0),(0,1))] [] none
DISCARD 3575 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3576 [(0,1),(0,0)] D [3574] [] [] [] [((0,0),(0,1))] [3576,3577,3578,3579] CONDITIONAL_S
Y_MEAS 3577 [(0,1)] HALF_D_PLUS_2 [3574] [] [] [] [] [3576,3577,3578,3579] CONDITIONAL_S
IDLE 3578 [(0,0)] HALF_D_PLUS_2 [3574] [] [] [] [] [3576,3577,3578,3579] CONDITIONAL_S
DISCARD 3579 [(0,1)] 0 [3574] [] [] [] [] [3576,3577,3578,3579] CONDITIONAL_S
IDLE 3580 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 3581 [(1,0)] D [] [] [] [] [] [] none
MERGE 3582 [(1,0),(0,0)] D [] [3584,3585,3586,3587] [] [] [((0,0),(1,0))] [] none
DISCARD 3583 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3584 [(1,0),(0,0)] D [3582] [] [] [] [((0,0),(1,0))] [3584,3585,3586,3587] CONDITIONAL_S
Y_MEAS 3585 [(1,0)] HALF_D_PLUS_2 [3582] [] [] [] [] [3584,3585,3586,3587] CONDITIONAL_S
IDLE 3586 [(0,0)] HALF_D_PLUS_2 [3582] [] [] [] [] [3584,3585,3586,3587] CONDITIONAL_S
DISCARD 3587 [(1,0)] 0 [3582] [] [] [] [] [3584,3585,3586,3587] CONDITIONAL_S
IDLE 3588 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3589 [(0,1)] D [] [] [] [] [] [] none
MERGE 3590 [(0,1),(0,0)] D [] [3592,3593,3594,3595] [] [] [((0,0),(0,1))] [] none
DISCARD 3591 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3592 [(0,1),(0,0)] D [3590] [] [] [] [((0,0),(0,1))] [3592,3593,3594,3595] CONDITIONAL_S
Y_MEAS 3593 [(0,1)] HALF_D_PLUS_2 [3590] [] [] [] [] [3592,3593,3594,3595] CONDITIONAL_S
IDLE 3594 [(0,0)] HALF_D_PLUS_2 [3590] [] [] [] [] [3592,3593,3594,3595] CONDITIONAL_S
DISCARD 3595 [(0,1)] 0 [3590] [] [] [] [] [3592,3593,3594,3595] CONDITIONAL_S
IDLE 3596 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 3597 [(1,0)] D [] [] [] [] [] [] none
MERGE 3598 [(1,0),(0,0)] D [] [3600,3601,3602,3603] [] [] [((0,0),(1,0))] [] none
DISCARD 3599 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3600 [(1,0),(0,0)] D [3598] [] [] [] [((0,0),(1,0))] [3600,3601,3602,3603] CONDITIONAL_S
Y_MEAS 3601 [(1,0)] HALF_D_PLUS_2 [3598] [] [] [] [] [3600,3601,3602,3603] CONDITIONAL_S
IDLE 3602 [(0,0)] HALF_D_PLUS_2 [3598] [] [] [] [] [3600,3601,3602,3603] CONDITIONAL_S
DISCARD 3603 [(1,0)] 0 [3598] [] [] [] [] [3600,3601,3602,3603] CONDITIONAL_S
IDLE 3604 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 3605 [(0,1)] D [] [] [] [] [] [] none
MERGE 3606 [(0,1),(0,0)] D [] [3608,3609,3610,3611] [] [] [((0,0),(0,1))] [] none
DISCARD 3607 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3608 [(0,1),(0,0)] D [3606] [] [] [] [((0,0),(0,1))] [3608,3609,3610,3611] CONDITIONAL_S
Y_MEAS 3609 [(0,1)] HALF_D_PLUS_2 [3606] [] [] [] [] [3608,3609,3610,3611] CONDITIONAL_S
IDLE 3610 [(0,0)] HALF_D_PLUS_2 [3606] [] [] [] [] [3608,3609,3610,3611] CONDITIONAL_S
DISCARD 3611 [(0,1)] 0 [3606] [] [] [] [] [3608,3609,3610,3611] CONDITIONAL_S
IDLE 3612 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3613 [(1,0)] D [] [] [] [] [] [] none
MERGE 3614 [(1,0),(0,0)] D [] [3616,3617,3618,3619] [] [] [((0,0),(1,0))] [] none
DISCARD 3615 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3616 [(1,0),(0,0)] D [3614] [] [] [] [((0,0),(1,0))] [3616,3617,3618,3619] CONDITIONAL_S
Y_MEAS 3617 [(1,0)] HALF_D_PLUS_2 [3614] [] [] [] [] [3616,3617,3618,3619] CONDITIONAL_S
IDLE 3618 [(0,0)] HALF_D_PLUS_2 [3614] [] [] [] [] [3616,3617,3618,3619] CONDITIONAL_S
DISCARD 3619 [(1,0)] 0 [3614] [] [] [] [] [3616,3617,3618,3619] CONDITIONAL_S
IDLE 3620 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 3621 [(0,1)] D [] [] [] [] [] [] none
MERGE 3622 [(0,1),(0,0)] D [] [3624,3625,3626,3627] [] [] [((0,0),(0,1))] [] none
DISCARD 3623 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3624 [(0,1),(0,0)] D [3622] [] [] [] [((0,0),(0,1))] [3624,3625,3626,3627] CONDITIONAL_S
Y_MEAS 3625 [(0,1)] HALF_D_PLUS_2 [3622] [] [] [] [] [3624,3625,3626,3627] CONDITIONAL_S
IDLE 3626 [(0,0)] HALF_D_PLUS_2 [3622] [] [] [] [] [3624,3625,3626,3627] CONDITIONAL_S
DISCARD 3627 [(0,1)] 0 [3622] [] [] [] [] [3624,3625,3626,3627] CONDITIONAL_S
IDLE 3628 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3629 [(1,0)] D [] [] [] [] [] [] none
MERGE 3630 [(1,0),(0,0)] D [] [3632,3633,3634,3635] [] [] [((0,0),(1,0))] [] none
DISCARD 3631 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3632 [(1,0),(0,0)] D [3630] [] [] [] [((0,0),(1,0))] [3632,3633,3634,3635] CONDITIONAL_S
Y_MEAS 3633 [(1,0)] HALF_D_PLUS_2 [3630] [] [] [] [] [3632,3633,3634,3635] CONDITIONAL_S
IDLE 3634 [(0,0)] HALF_D_PLUS_2 [3630] [] [] [] [] [3632,3633,3634,3635] CONDITIONAL_S
DISCARD 3635 [(1,0)] 0 [3630] [] [] [] [] [3632,3633,3634,3635] CONDITIONAL_S
IDLE 3636 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3637 [(0,1)] D [] [] [] [] [] [] none
MERGE 3638 [(0,1),(0,0)] D [] [3640,3641,3642,3643] [] [] [((0,0),(0,1))] [] none
DISCARD 3639 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3640 [(0,1),(0,0)] D [3638] [] [] [] [((0,0),(0,1))] [3640,3641,3642,3643] CONDITIONAL_S
Y_MEAS 3641 [(0,1)] HALF_D_PLUS_2 [3638] [] [] [] [] [3640,3641,3642,3643] CONDITIONAL_S
IDLE 3642 [(0,0)] HALF_D_PLUS_2 [3638] [] [] [] [] [3640,3641,3642,3643] CONDITIONAL_S
DISCARD 3643 [(0,1)] 0 [3638] [] [] [] [] [3640,3641,3642,3643] CONDITIONAL_S
IDLE 3644 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 3645 [(1,0)] D [] [] [] [] [] [] none
MERGE 3646 [(1,0),(0,0)] D [] [3648,3649,3650,3651] [] [] [((0,0),(1,0))] [] none
DISCARD 3647 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3648 [(1,0),(0,0)] D [3646] [] [] [] [((0,0),(1,0))] [3648,3649,3650,3651] CONDITIONAL_S
Y_MEAS 3649 [(1,0)] HALF_D_PLUS_2 [3646] [] [] [] [] [3648,3649,3650,3651] CONDITIONAL_S
IDLE 3650 [(0,0)] HALF_D_PLUS_2 [3646] [] [] [] [] [3648,3649,3650,3651] CONDITIONAL_S
DISCARD 3651 [(1,0)] 0 [3646] [] [] [] [] [3648,3649,3650,3651] CONDITIONAL_S
IDLE 3652 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 3653 [(0,1)] D [] [] [] [] [] [] none
MERGE 3654 [(0,1),(0,0)] D [] [3656,3657,3658,3659] [] [] [((0,0),(0,1))] [] none
DISCARD 3655 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3656 [(0,1),(0,0)] D [3654] [] [] [] [((0,0),(0,1))] [3656,3657,3658,3659] CONDITIONAL_S
Y_MEAS 3657 [(0,1)] HALF_D_PLUS_2 [3654] [] [] [] [] [3656,3657,3658,3659] CONDITIONAL_S
IDLE 3658 [(0,0)] HALF_D_PLUS_2 [3654] [] [] [] [] [3656,3657,3658,3659] CONDITIONAL_S
DISCARD 3659 [(0,1)] 0 [3654] [] [] [] [] [3656,3657,3658,3659] CONDITIONAL_S
IDLE 3660 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3661 [(1,0)] D [] [] [] [] [] [] none
MERGE 3662 [(1,0),(0,0)] D [] [3664,3665,3666,3667] [] [] [((0,0),(1,0))] [] none
DISCARD 3663 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3664 [(1,0),(0,0)] D [3662] [] [] [] [((0,0),(1,0))] [3664,3665,3666,3667] CONDITIONAL_S
Y_MEAS 3665 [(1,0)] HALF_D_PLUS_2 [3662] [] [] [] [] [3664,3665,3666,3667] CONDITIONAL_S
IDLE 3666 [(0,0)] HALF_D_PLUS_2 [3662] [] [] [] [] [3664,3665,3666,3667] CONDITIONAL_S
DISCARD 3667 [(1,0)] 0 [3662] [] [] [] [] [3664,3665,3666,3667] CONDITIONAL_S
IDLE 3668 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 3669 [(0,1)] D [] [] [] [] [] [] none
MERGE 3670 [(0,1),(0,0)] D [] [3672,3673,3674,3675] [] [] [((0,0),(0,1))] [] none
DISCARD 3671 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3672 [(0,1),(0,0)] D [3670] [] [] [] [((0,0),(0,1))] [3672,3673,3674,3675] CONDITIONAL_S
Y_MEAS 3673 [(0,1)] HALF_D_PLUS_2 [3670] [] [] [] [] [3672,3673,3674,3675] CONDITIONAL_S
IDLE 3674 [(0,0)] HALF_D_PLUS_2 [3670] [] [] [] [] [3672,3673,3674,3675] CONDITIONAL_S
DISCARD 3675 [(0,1)] 0 [3670] [] [] [] [] [3672,3673,3674,3675] CONDITIONAL_S
IDLE 3676 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 3677 [(1,0)] D [] [] [] [] [] [] none
MERGE 3678 [(1,0),(0,0)] D [] [3680,3681,3682,3683] [] [] [((0,0),(1,0))] [] none
DISCARD 3679 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3680 [(1,0),(0,0)] D [3678] [] [] [] [((0,0),(1,0))] [3680,3681,3682,3683] CONDITIONAL_S
Y_MEAS 3681 [(1,0)] HALF_D_PLUS_2 [3678] [] [] [] [] [3680,3681,3682,3683] CONDITIONAL_S
IDLE 3682 [(0,0)] HALF_D_PLUS_2 [3678] [] [] [] [] [3680,3681,3682,3683] CONDITIONAL_S
DISCARD 3683 [(1,0)] 0 [3678] [] [] [] [] [3680,3681,3682,3683] CONDITIONAL_S
IDLE 3684 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 3685 [(0,1)] D [] [] [] [] [] [] none
MERGE 3686 [(0,1),(0,0)] D [] [3688,3689,3690,3691] [] [] [((0,0),(0,1))] [] none
DISCARD 3687 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3688 [(0,1),(0,0)] D [3686] [] [] [] [((0,0),(0,1))] [3688,3689,3690,3691] CONDITIONAL_S
Y_MEAS 3689 [(0,1)] HALF_D_PLUS_2 [3686] [] [] [] [] [3688,3689,3690,3691] CONDITIONAL_S
IDLE 3690 [(0,0)] HALF_D_PLUS_2 [3686] [] [] [] [] [3688,3689,3690,3691] CONDITIONAL_S
DISCARD 3691 [(0,1)] 0 [3686] [] [] [] [] [3688,3689,3690,3691] CONDITIONAL_S
IDLE 3692 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3693 [(1,0)] D [] [] [] [] [] [] none
MERGE 3694 [(1,0),(0,0)] D [] [3696,3697,3698,3699] [] [] [((0,0),(1,0))] [] none
DISCARD 3695 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3696 [(1,0),(0,0)] D [3694] [] [] [] [((0,0),(1,0))] [3696,3697,3698,3699] CONDITIONAL_S
Y_MEAS 3697 [(1,0)] HALF_D_PLUS_2 [3694] [] [] [] [] [3696,3697,3698,3699] CONDITIONAL_S
IDLE 3698 [(0,0)] HALF_D_PLUS_2 [3694] [] [] [] [] [3696,3697,3698,3699] CONDITIONAL_S
DISCARD 3699 [(1,0)] 0 [3694] [] [] [] [] [3696,3697,3698,3699] CONDITIONAL_S
IDLE 3700 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 3701 [(0,1)] D [] [] [] [] [] [] none
MERGE 3702 [(0,1),(0,0)] D [] [3704,3705,3706,3707] [] [] [((0,0),(0,1))] [] none
DISCARD 3703 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3704 [(0,1),(0,0)] D [3702] [] [] [] [((0,0),(0,1))] [3704,3705,3706,3707] CONDITIONAL_S
Y_MEAS 3705 [(0,1)] HALF_D_PLUS_2 [3702] [] [] [] [] [3704,3705,3706,3707] CONDITIONAL_S
IDLE 3706 [(0,0)] HALF_D_PLUS_2 [3702] [] [] [] [] [3704,3705,3706,3707] CONDITIONAL_S
DISCARD 3707 [(0,1)] 0 [3702] [] [] [] [] [3704,3705,3706,3707] CONDITIONAL_S
IDLE 3708 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 3709 [(1,0)] D [] [] [] [] [] [] none
MERGE 3710 [(1,0),(0,0)] D [] [3712,3713,3714,3715] [] [] [((0,0),(1,0))] [] none
DISCARD 3711 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3712 [(1,0),(0,0)] D [3710] [] [] [] [((0,0),(1,0))] [3712,3713,3714,3715] CONDITIONAL_S
Y_MEAS 3713 [(1,0)] HALF_D_PLUS_2 [3710] [] [] [] [] [3712,3713,3714,3715] CONDITIONAL_S
IDLE 3714 [(0,0)] HALF_D_PLUS_2 [3710] [] [] [] [] [3712,3713,3714,3715] CONDITIONAL_S
DISCARD 3715 [(1,0)] 0 [3710] [] [] [] [] [3712,3713,3714,3715] CONDITIONAL_S
IDLE 3716 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 3717 [(0,1)] D [] [] [] [] [] [] none
MERGE 3718 [(0,1),(0,0)] D [] [3720,3721,3722,3723] [] [] [((0,0),(0,1))] [] none
DISCARD 3719 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3720 [(0,1),(0,0)] D [3718] [] [] [] [((0,0),(0,1))] [3720,3721,3722,3723] CONDITIONAL_S
Y_MEAS 3721 [(0,1)] HALF_D_PLUS_2 [3718] [] [] [] [] [3720,3721,3722,3723] CONDITIONAL_S
IDLE 3722 [(0,0)] HALF_D_PLUS_2 [3718] [] [] [] [] [3720,3721,3722,3723] CONDITIONAL_S
DISCARD 3723 [(0,1)] 0 [3718] [] [] [] [] [3720,3721,3722,3723] CONDITIONAL_S
IDLE 3724 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 3725 [(1,0)] D [] [] [] [] [] [] none
MERGE 3726 [(1,0),(0,0)] D [] [3728,3729,3730,3731] [] [] [((0,0),(1,0))] [] none
DISCARD 3727 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3728 [(1,0),(0,0)] D [3726] [] [] [] [((0,0),(1,0))] [3728,3729,3730,3731] CONDITIONAL_S
Y_MEAS 3729 [(1,0)] HALF_D_PLUS_2 [3726] [] [] [] [] [3728,3729,3730,3731] CONDITIONAL_S
IDLE 3730 [(0,0)] HALF_D_PLUS_2 [3726] [] [] [] [] [3728,3729,3730,3731] CONDITIONAL_S
DISCARD 3731 [(1,0)] 0 [3726] [] [] [] [] [3728,3729,3730,3731] CONDITIONAL_S
IDLE 3732 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3733 [(0,1)] D [] [] [] [] [] [] none
MERGE 3734 [(0,1),(0,0)] D [] [3736,3737,3738,3739] [] [] [((0,0),(0,1))] [] none
DISCARD 3735 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3736 [(0,1),(0,0)] D [3734] [] [] [] [((0,0),(0,1))] [3736,3737,3738,3739] CONDITIONAL_S
Y_MEAS 3737 [(0,1)] HALF_D_PLUS_2 [3734] [] [] [] [] [3736,3737,3738,3739] CONDITIONAL_S
IDLE 3738 [(0,0)] HALF_D_PLUS_2 [3734] [] [] [] [] [3736,3737,3738,3739] CONDITIONAL_S
DISCARD 3739 [(0,1)] 0 [3734] [] [] [] [] [3736,3737,3738,3739] CONDITIONAL_S
IDLE 3740 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 3741 [(1,0)] D [] [] [] [] [] [] none
MERGE 3742 [(1,0),(0,0)] D [] [3744,3745,3746,3747] [] [] [((0,0),(1,0))] [] none
DISCARD 3743 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3744 [(1,0),(0,0)] D [3742] [] [] [] [((0,0),(1,0))] [3744,3745,3746,3747] CONDITIONAL_S
Y_MEAS 3745 [(1,0)] HALF_D_PLUS_2 [3742] [] [] [] [] [3744,3745,3746,3747] CONDITIONAL_S
IDLE 3746 [(0,0)] HALF_D_PLUS_2 [3742] [] [] [] [] [3744,3745,3746,3747] CONDITIONAL_S
DISCARD 3747 [(1,0)] 0 [3742] [] [] [] [] [3744,3745,3746,3747] CONDITIONAL_S
IDLE 3748 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 3749 [(0,1)] D [] [] [] [] [] [] none
MERGE 3750 [(0,1),(0,0)] D [] [3752,3753,3754,3755] [] [] [((0,0),(0,1))] [] none
DISCARD 3751 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3752 [(0,1),(0,0)] D [3750] [] [] [] [((0,0),(0,1))] [3752,3753,3754,3755] CONDITIONAL_S
Y_MEAS 3753 [(0,1)] HALF_D_PLUS_2 [3750] [] [] [] [] [3752,3753,3754,3755] CONDITIONAL_S
IDLE 3754 [(0,0)] HALF_D_PLUS_2 [3750] [] [] [] [] [3752,3753,3754,3755] CONDITIONAL_S
DISCARD 3755 [(0,1)] 0 [3750] [] [] [] [] [3752,3753,3754,3755] CONDITIONAL_S
IDLE 3756 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3757 [(1,0)] D [] [] [] [] [] [] none
MERGE 3758 [(1,0),(0,0)] D [] [3760,3761,3762,3763] [] [] [((0,0),(1,0))] [] none
DISCARD 3759 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3760 [(1,0),(0,0)] D [3758] [] [] [] [((0,0),(1,0))] [3760,3761,3762,3763] CONDITIONAL_S
Y_MEAS 3761 [(1,0)] HALF_D_PLUS_2 [3758] [] [] [] [] [3760,3761,3762,3763] CONDITIONAL_S
IDLE 3762 [(0,0)] HALF_D_PLUS_2 [3758] [] [] [] [] [3760,3761,3762,3763] CONDITIONAL_S
DISCARD 3763 [(1,0)] 0 [3758] [] [] [] [] [3760,3761,3762,3763] CONDITIONAL_S
IDLE 3764 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 3765 [(0,1)] D [] [] [] [] [] [] none
MERGE 3766 [(0,1),(0,0)] D [] [3768,3769,3770,3771] [] [] [((0,0),(0,1))] [] none
DISCARD 3767 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3768 [(0,1),(0,0)] D [3766] [] [] [] [((0,0),(0,1))] [3768,3769,3770,3771] CONDITIONAL_S
Y_MEAS 3769 [(0,1)] HALF_D_PLUS_2 [3766] [] [] [] [] [3768,3769,3770,3771] CONDITIONAL_S
IDLE 3770 [(0,0)] HALF_D_PLUS_2 [3766] [] [] [] [] [3768,3769,3770,3771] CONDITIONAL_S
DISCARD 3771 [(0,1)] 0 [3766] [] [] [] [] [3768,3769,3770,3771] CONDITIONAL_S
IDLE 3772 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 3773 [(1,0)] D [] [] [] [] [] [] none
MERGE 3774 [(1,0),(0,0)] D [] [3776,3777,3778,3779] [] [] [((0,0),(1,0))] [] none
DISCARD 3775 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3776 [(1,0),(0,0)] D [3774] [] [] [] [((0,0),(1,0))] [3776,3777,3778,3779] CONDITIONAL_S
Y_MEAS 3777 [(1,0)] HALF_D_PLUS_2 [3774] [] [] [] [] [3776,3777,3778,3779] CONDITIONAL_S
IDLE 3778 [(0,0)] HALF_D_PLUS_2 [3774] [] [] [] [] [3776,3777,3778,3779] CONDITIONAL_S
DISCARD 3779 [(1,0)] 0 [3774] [] [] [] [] [3776,3777,3778,3779] CONDITIONAL_S
IDLE 3780 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 3781 [(0,1)] D [] [] [] [] [] [] none
MERGE 3782 [(0,1),(0,0)] D [] [3784,3785,3786,3787] [] [] [((0,0),(0,1))] [] none
DISCARD 3783 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3784 [(0,1),(0,0)] D [3782] [] [] [] [((0,0),(0,1))] [3784,3785,3786,3787] CONDITIONAL_S
Y_MEAS 3785 [(0,1)] HALF_D_PLUS_2 [3782] [] [] [] [] [3784,3785,3786,3787] CONDITIONAL_S
IDLE 3786 [(0,0)] HALF_D_PLUS_2 [3782] [] [] [] [] [3784,3785,3786,3787] CONDITIONAL_S
DISCARD 3787 [(0,1)] 0 [3782] [] [] [] [] [3784,3785,3786,3787] CONDITIONAL_S
IDLE 3788 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 3789 [(1,0)] D [] [] [] [] [] [] none
MERGE 3790 [(1,0),(0,0)] D [] [3792,3793,3794,3795] [] [] [((0,0),(1,0))] [] none
DISCARD 3791 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3792 [(1,0),(0,0)] D [3790] [] [] [] [((0,0),(1,0))] [3792,3793,3794,3795] CONDITIONAL_S
Y_MEAS 3793 [(1,0)] HALF_D_PLUS_2 [3790] [] [] [] [] [3792,3793,3794,3795] CONDITIONAL_S
IDLE 3794 [(0,0)] HALF_D_PLUS_2 [3790] [] [] [] [] [3792,3793,3794,3795] CONDITIONAL_S
DISCARD 3795 [(1,0)] 0 [3790] [] [] [] [] [3792,3793,3794,3795] CONDITIONAL_S
IDLE 3796 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 3797 [(0,1)] D [] [] [] [] [] [] none
MERGE 3798 [(0,1),(0,0)] D [] [3800,3801,3802,3803] [] [] [((0,0),(0,1))] [] none
DISCARD 3799 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3800 [(0,1),(0,0)] D [3798] [] [] [] [((0,0),(0,1))] [3800,3801,3802,3803] CONDITIONAL_S
Y_MEAS 3801 [(0,1)] HALF_D_PLUS_2 [3798] [] [] [] [] [3800,3801,3802,3803] CONDITIONAL_S
IDLE 3802 [(0,0)] HALF_D_PLUS_2 [3798] [] [] [] [] [3800,3801,3802,3803] CONDITIONAL_S
DISCARD 3803 [(0,1)] 0 [3798] [] [] [] [] [3800,3801,3802,3803] CONDITIONAL_S
IDLE 3804 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3805 [(1,0)] D [] [] [] [] [] [] none
MERGE 3806 [(1,0),(0,0)] D [] [3808,3809,3810,3811] [] [] [((0,0),(1,0))] [] none
DISCARD 3807 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3808 [(1,0),(0,0)] D [3806] [] [] [] [((0,0),(1,0))] [3808,3809,3810,3811] CONDITIONAL_S
Y_MEAS 3809 [(1,0)] HALF_D_PLUS_2 [3806] [] [] [] [] [3808,3809,3810,3811] CONDITIONAL_S
IDLE 3810 [(0,0)] HALF_D_PLUS_2 [3806] [] [] [] [] [3808,3809,3810,3811] CONDITIONAL_S
DISCARD 3811 [(1,0)] 0 [3806] [] [] [] [] [3808,3809,3810,3811] CONDITIONAL_S
IDLE 3812 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3813 [(0,1)] D [] [] [] [] [] [] none
MERGE 3814 [(0,1),(0,0)] D [] [3816,3817,3818,3819] [] [] [((0,0),(0,1))] [] none
DISCARD 3815 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3816 [(0,1),(0,0)] D [3814] [] [] [] [((0,0),(0,1))] [3816,3817,3818,3819] CONDITIONAL_S
Y_MEAS 3817 [(0,1)] HALF_D_PLUS_2 [3814] [] [] [] [] [3816,3817,3818,3819] CONDITIONAL_S
IDLE 3818 [(0,0)] HALF_D_PLUS_2 [3814] [] [] [] [] [3816,3817,3818,3819] CONDITIONAL_S
DISCARD 3819 [(0,1)] 0 [3814] [] [] [] [] [3816,3817,3818,3819] CONDITIONAL_S
IDLE 3820 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 3821 [(1,0)] D [] [] [] [] [] [] none
MERGE 3822 [(1,0),(0,0)] D [] [3824,3825,3826,3827] [] [] [((0,0),(1,0))] [] none
DISCARD 3823 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3824 [(1,0),(0,0)] D [3822] [] [] [] [((0,0),(1,0))] [3824,3825,3826,3827] CONDITIONAL_S
Y_MEAS 3825 [(1,0)] HALF_D_PLUS_2 [3822] [] [] [] [] [3824,3825,3826,3827] CONDITIONAL_S
IDLE 3826 [(0,0)] HALF_D_PLUS_2 [3822] [] [] [] [] [3824,3825,3826,3827] CONDITIONAL_S
DISCARD 3827 [(1,0)] 0 [3822] [] [] [] [] [3824,3825,3826,3827] CONDITIONAL_S
IDLE 3828 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 3829 [(0,1)] D [] [] [] [] [] [] none
MERGE 3830 [(0,1),(0,0)] D [] [3832,3833,3834,3835] [] [] [((0,0),(0,1))] [] none
DISCARD 3831 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3832 [(0,1),(0,0)] D [3830] [] [] [] [((0,0),(0,1))] [3832,3833,3834,3835] CONDITIONAL_S
Y_MEAS 3833 [(0,1)] HALF_D_PLUS_2 [3830] [] [] [] [] [3832,3833,3834,3835] CONDITIONAL_S
IDLE 3834 [(0,0)] HALF_D_PLUS_2 [3830] [] [] [] [] [3832,3833,3834,3835] CONDITIONAL_S
DISCARD 3835 [(0,1)] 0 [3830] [] [] [] [] [3832,3833,3834,3835] CONDITIONAL_S
IDLE 3836 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 3837 [(1,0)] D [] [] [] [] [] [] none
MERGE 3838 [(1,0),(0,0)] D [] [3840,3841,3842,3843] [] [] [((0,0),(1,0))] [] none
DISCARD 3839 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3840 [(1,0),(0,0)] D [3838] [] [] [] [((0,0),(1,0))] [3840,3841,3842,3843] CONDITIONAL_S
Y_MEAS 3841 [(1,0)] HALF_D_PLUS_2 [3838] [] [] [] [] [3840,3841,3842,3843] CONDITIONAL_S
IDLE 3842 [(0,0)] HALF_D_PLUS_2 [3838] [] [] [] [] [3840,3841,3842,3843] CONDITIONAL_S
DISCARD 3843 [(1,0)] 0 [3838] [] [] [] [] [3840,3841,3842,3843] CONDITIONAL_S
IDLE 3844 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3845 [(0,1)] D [] [] [] [] [] [] none
MERGE 3846 [(0,1),(0,0)] D [] [3848,3849,3850,3851] [] [] [((0,0),(0,1))] [] none
DISCARD 3847 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3848 [(0,1),(0,0)] D [3846] [] [] [] [((0,0),(0,1))] [3848,3849,3850,3851] CONDITIONAL_S
Y_MEAS 3849 [(0,1)] HALF_D_PLUS_2 [3846] [] [] [] [] [3848,3849,3850,3851] CONDITIONAL_S
IDLE 3850 [(0,0)] HALF_D_PLUS_2 [3846] [] [] [] [] [3848,3849,3850,3851] CONDITIONAL_S
DISCARD 3851 [(0,1)] 0 [3846] [] [] [] [] [3848,3849,3850,3851] CONDITIONAL_S
IDLE 3852 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 3853 [(1,0)] D [] [] [] [] [] [] none
MERGE 3854 [(1,0),(0,0)] D [] [3856,3857,3858,3859] [] [] [((0,0),(1,0))] [] none
DISCARD 3855 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3856 [(1,0),(0,0)] D [3854] [] [] [] [((0,0),(1,0))] [3856,3857,3858,3859] CONDITIONAL_S
Y_MEAS 3857 [(1,0)] HALF_D_PLUS_2 [3854] [] [] [] [] [3856,3857,3858,3859] CONDITIONAL_S
IDLE 3858 [(0,0)] HALF_D_PLUS_2 [3854] [] [] [] [] [3856,3857,3858,3859] CONDITIONAL_S
DISCARD 3859 [(1,0)] 0 [3854] [] [] [] [] [3856,3857,3858,3859] CONDITIONAL_S
IDLE 3860 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 3861 [(0,1)] D [] [] [] [] [] [] none
MERGE 3862 [(0,1),(0,0)] D [] [3864,3865,3866,3867] [] [] [((0,0),(0,1))] [] none
DISCARD 3863 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3864 [(0,1),(0,0)] D [3862] [] [] [] [((0,0),(0,1))] [3864,3865,3866,3867] CONDITIONAL_S
Y_MEAS 3865 [(0,1)] HALF_D_PLUS_2 [3862] [] [] [] [] [3864,3865,3866,3867] CONDITIONAL_S
IDLE 3866 [(0,0)] HALF_D_PLUS_2 [3862] [] [] [] [] [3864,3865,3866,3867] CONDITIONAL_S
DISCARD 3867 [(0,1)] 0 [3862] [] [] [] [] [3864,3865,3866,3867] CONDITIONAL_S
IDLE 3868 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 3869 [(1,0)] D [] [] [] [] [] [] none
MERGE 3870 [(1,0),(0,0)] D [] [3872,3873,3874,3875] [] [] [((0,0),(1,0))] [] none
DISCARD 3871 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3872 [(1,0),(0,0)] D [3870] [] [] [] [((0,0),(1,0))] [3872,3873,3874,3875] CONDITIONAL_S
Y_MEAS 3873 [(1,0)] HALF_D_PLUS_2 [3870] [] [] [] [] [3872,3873,3874,3875] CONDITIONAL_S
IDLE 3874 [(0,0)] HALF_D_PLUS_2 [3870] [] [] [] [] [3872,3873,3874,3875] CONDITIONAL_S
DISCARD 3875 [(1,0)] 0 [3870] [] [] [] [] [3872,3873,3874,3875] CONDITIONAL_S
IDLE 3876 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 3877 [(0,1)] D [] [] [] [] [] [] none
MERGE 3878 [(0,1),(0,0)] D [] [3880,3881,3882,3883] [] [] [((0,0),(0,1))] [] none
DISCARD 3879 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3880 [(0,1),(0,0)] D [3878] [] [] [] [((0,0),(0,1))] [3880,3881,3882,3883] CONDITIONAL_S
Y_MEAS 3881 [(0,1)] HALF_D_PLUS_2 [3878] [] [] [] [] [3880,3881,3882,3883] CONDITIONAL_S
IDLE 3882 [(0,0)] HALF_D_PLUS_2 [3878] [] [] [] [] [3880,3881,3882,3883] CONDITIONAL_S
DISCARD 3883 [(0,1)] 0 [3878] [] [] [] [] [3880,3881,3882,3883] CONDITIONAL_S
IDLE 3884 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 3885 [(1,0)] D [] [] [] [] [] [] none
MERGE 3886 [(1,0),(0,0)] D [] [3888,3889,3890,3891] [] [] [((0,0),(1,0))] [] none
DISCARD 3887 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3888 [(1,0),(0,0)] D [3886] [] [] [] [((0,0),(1,0))] [3888,3889,3890,3891] CONDITIONAL_S
Y_MEAS 3889 [(1,0)] HALF_D_PLUS_2 [3886] [] [] [] [] [3888,3889,3890,3891] CONDITIONAL_S
IDLE 3890 [(0,0)] HALF_D_PLUS_2 [3886] [] [] [] [] [3888,3889,3890,3891] CONDITIONAL_S
DISCARD 3891 [(1,0)] 0 [3886] [] [] [] [] [3888,3889,3890,3891] CONDITIONAL_S
IDLE 3892 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3893 [(0,1)] D [] [] [] [] [] [] none
MERGE 3894 [(0,1),(0,0)] D [] [3896,3897,3898,3899] [] [] [((0,0),(0,1))] [] none
DISCARD 3895 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3896 [(0,1),(0,0)] D [3894] [] [] [] [((0,0),(0,1))] [3896,3897,3898,3899] CONDITIONAL_S
Y_MEAS 3897 [(0,1)] HALF_D_PLUS_2 [3894] [] [] [] [] [3896,3897,3898,3899] CONDITIONAL_S
IDLE 3898 [(0,0)] HALF_D_PLUS_2 [3894] [] [] [] [] [3896,3897,3898,3899] CONDITIONAL_S
DISCARD 3899 [(0,1)] 0 [3894] [] [] [] [] [3896,3897,3898,3899] CONDITIONAL_S
IDLE 3900 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 3901 [(1,0)] D [] [] [] [] [] [] none
MERGE 3902 [(1,0),(0,0)] D [] [3904,3905,3906,3907] [] [] [((0,0),(1,0))] [] none
DISCARD 3903 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3904 [(1,0),(0,0)] D [3902] [] [] [] [((0,0),(1,0))] [3904,3905,3906,3907] CONDITIONAL_S
Y_MEAS 3905 [(1,0)] HALF_D_PLUS_2 [3902] [] [] [] [] [3904,3905,3906,3907] CONDITIONAL_S
IDLE 3906 [(0,0)] HALF_D_PLUS_2 [3902] [] [] [] [] [3904,3905,3906,3907] CONDITIONAL_S
DISCARD 3907 [(1,0)] 0 [3902] [] [] [] [] [3904,3905,3906,3907] CONDITIONAL_S
IDLE 3908 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 3909 [(0,1)] D [] [] [] [] [] [] none
MERGE 3910 [(0,1),(0,0)] D [] [3912,3913,3914,3915] [] [] [((0,0),(0,1))] [] none
DISCARD 3911 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3912 [(0,1),(0,0)] D [3910] [] [] [] [((0,0),(0,1))] [3912,3913,3914,3915] CONDITIONAL_S
Y_MEAS 3913 [(0,1)] HALF_D_PLUS_2 [3910] [] [] [] [] [3912,3913,3914,3915] CONDITIONAL_S
IDLE 3914 [(0,0)] HALF_D_PLUS_2 [3910] [] [] [] [] [3912,3913,3914,3915] CONDITIONAL_S
DISCARD 3915 [(0,1)] 0 [3910] [] [] [] [] [3912,3913,3914,3915] CONDITIONAL_S
IDLE 3916 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 3917 [(1,0)] D [] [] [] [] [] [] none
MERGE 3918 [(1,0),(0,0)] D [] [3920,3921,3922,3923] [] [] [((0,0),(1,0))] [] none
DISCARD 3919 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3920 [(1,0),(0,0)] D [3918] [] [] [] [((0,0),(1,0))] [3920,3921,3922,3923] CONDITIONAL_S
Y_MEAS 3921 [(1,0)] HALF_D_PLUS_2 [3918] [] [] [] [] [3920,3921,3922,3923] CONDITIONAL_S
IDLE 3922 [(0,0)] HALF_D_PLUS_2 [3918] [] [] [] [] [3920,3921,3922,3923] CONDITIONAL_S
DISCARD 3923 [(1,0)] 0 [3918] [] [] [] [] [3920,3921,3922,3923] CONDITIONAL_S
IDLE 3924 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 3925 [(0,1)] D [] [] [] [] [] [] none
MERGE 3926 [(0,1),(0,0)] D [] [3928,3929,3930,3931] [] [] [((0,0),(0,1))] [] none
DISCARD 3927 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3928 [(0,1),(0,0)] D [3926] [] [] [] [((0,0),(0,1))] [3928,3929,3930,3931] CONDITIONAL_S
Y_MEAS 3929 [(0,1)] HALF_D_PLUS_2 [3926] [] [] [] [] [3928,3929,3930,3931] CONDITIONAL_S
IDLE 3930 [(0,0)] HALF_D_PLUS_2 [3926] [] [] [] [] [3928,3929,3930,3931] CONDITIONAL_S
DISCARD 3931 [(0,1)] 0 [3926] [] [] [] [] [3928,3929,3930,3931] CONDITIONAL_S
IDLE 3932 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 3933 [(1,0)] D [] [] [] [] [] [] none
MERGE 3934 [(1,0),(0,0)] D [] [3936,3937,3938,3939] [] [] [((0,0),(1,0))] [] none
DISCARD 3935 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3936 [(1,0),(0,0)] D [3934] [] [] [] [((0,0),(1,0))] [3936,3937,3938,3939] CONDITIONAL_S
Y_MEAS 3937 [(1,0)] HALF_D_PLUS_2 [3934] [] [] [] [] [3936,3937,3938,3939] CONDITIONAL_S
IDLE 3938 [(0,0)] HALF_D_PLUS_2 [3934] [] [] [] [] [3936,3937,3938,3939] CONDITIONAL_S
DISCARD 3939 [(1,0)] 0 [3934] [] [] [] [] [3936,3937,3938,3939] CONDITIONAL_S
IDLE 3940 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 3941 [(0,1)] D [] [] [] [] [] [] none
MERGE 3942 [(0,1),(0,0)] D [] [3944,3945,3946,3947] [] [] [((0,0),(0,1))] [] none
DISCARD 3943 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3944 [(0,1),(0,0)] D [3942] [] [] [] [((0,0),(0,1))] [3944,3945,3946,3947] CONDITIONAL_S
Y_MEAS 3945 [(0,1)] HALF_D_PLUS_2 [3942] [] [] [] [] [3944,3945,3946,3947] CONDITIONAL_S
IDLE 3946 [(0,0)] HALF_D_PLUS_2 [3942] [] [] [] [] [3944,3945,3946,3947] CONDITIONAL_S
DISCARD 3947 [(0,1)] 0 [3942] [] [] [] [] [3944,3945,3946,3947] CONDITIONAL_S
IDLE 3948 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 3949 [(1,0)] D [] [] [] [] [] [] none
MERGE 3950 [(1,0),(0,0)] D [] [3952,3953,3954,3955] [] [] [((0,0),(1,0))] [] none
DISCARD 3951 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3952 [(1,0),(0,0)] D [3950] [] [] [] [((0,0),(1,0))] [3952,3953,3954,3955] CONDITIONAL_S
Y_MEAS 3953 [(1,0)] HALF_D_PLUS_2 [3950] [] [] [] [] [3952,3953,3954,3955] CONDITIONAL_S
IDLE 3954 [(0,0)] HALF_D_PLUS_2 [3950] [] [] [] [] [3952,3953,3954,3955] CONDITIONAL_S
DISCARD 3955 [(1,0)] 0 [3950] [] [] [] [] [3952,3953,3954,3955] CONDITIONAL_S
IDLE 3956 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 3957 [(0,1)] D [] [] [] [] [] [] none
MERGE 3958 [(0,1),(0,0)] D [] [3960,3961,3962,3963] [] [] [((0,0),(0,1))] [] none
DISCARD 3959 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3960 [(0,1),(0,0)] D [3958] [] [] [] [((0,0),(0,1))] [3960,3961,3962,3963] CONDITIONAL_S
Y_MEAS 3961 [(0,1)] HALF_D_PLUS_2 [3958] [] [] [] [] [3960,3961,3962,3963] CONDITIONAL_S
IDLE 3962 [(0,0)] HALF_D_PLUS_2 [3958] [] [] [] [] [3960,3961,3962,3963] CONDITIONAL_S
DISCARD 3963 [(0,1)] 0 [3958] [] [] [] [] [3960,3961,3962,3963] CONDITIONAL_S
IDLE 3964 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3965 [(1,0)] D [] [] [] [] [] [] none
MERGE 3966 [(1,0),(0,0)] D [] [3968,3969,3970,3971] [] [] [((0,0),(1,0))] [] none
DISCARD 3967 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3968 [(1,0),(0,0)] D [3966] [] [] [] [((0,0),(1,0))] [3968,3969,3970,3971] CONDITIONAL_S
Y_MEAS 3969 [(1,0)] HALF_D_PLUS_2 [3966] [] [] [] [] [3968,3969,3970,3971] CONDITIONAL_S
IDLE 3970 [(0,0)] HALF_D_PLUS_2 [3966] [] [] [] [] [3968,3969,3970,3971] CONDITIONAL_S
DISCARD 3971 [(1,0)] 0 [3966] [] [] [] [] [3968,3969,3970,3971] CONDITIONAL_S
IDLE 3972 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 3973 [(0,1)] D [] [] [] [] [] [] none
MERGE 3974 [(0,1),(0,0)] D [] [3976,3977,3978,3979] [] [] [((0,0),(0,1))] [] none
DISCARD 3975 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3976 [(0,1),(0,0)] D [3974] [] [] [] [((0,0),(0,1))] [3976,3977,3978,3979] CONDITIONAL_S
Y_MEAS 3977 [(0,1)] HALF_D_PLUS_2 [3974] [] [] [] [] [3976,3977,3978,3979] CONDITIONAL_S
IDLE 3978 [(0,0)] HALF_D_PLUS_2 [3974] [] [] [] [] [3976,3977,3978,3979] CONDITIONAL_S
DISCARD 3979 [(0,1)] 0 [3974] [] [] [] [] [3976,3977,3978,3979] CONDITIONAL_S
IDLE 3980 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 3981 [(1,0)] D [] [] [] [] [] [] none
MERGE 3982 [(1,0),(0,0)] D [] [3984,3985,3986,3987] [] [] [((0,0),(1,0))] [] none
DISCARD 3983 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3984 [(1,0),(0,0)] D [3982] [] [] [] [((0,0),(1,0))] [3984,3985,3986,3987] CONDITIONAL_S
Y_MEAS 3985 [(1,0)] HALF_D_PLUS_2 [3982] [] [] [] [] [3984,3985,3986,3987] CONDITIONAL_S
IDLE 3986 [(0,0)] HALF_D_PLUS_2 [3982] [] [] [] [] [3984,3985,3986,3987] CONDITIONAL_S
DISCARD 3987 [(1,0)] 0 [3982] [] [] [] [] [3984,3985,3986,3987] CONDITIONAL_S
IDLE 3988 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 3989 [(0,1)] D [] [] [] [] [] [] none
MERGE 3990 [(0,1),(0,0)] D [] [3992,3993,3994,3995] [] [] [((0,0),(0,1))] [] none
DISCARD 3991 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3992 [(0,1),(0,0)] D [3990] [] [] [] [((0,0),(0,1))] [3992,3993,3994,3995] CONDITIONAL_S
Y_MEAS 3993 [(0,1)] HALF_D_PLUS_2 [3990] [] [] [] [] [3992,3993,3994,3995] CONDITIONAL_S
IDLE 3994 [(0,0)] HALF_D_PLUS_2 [3990] [] [] [] [] [3992,3993,3994,3995] CONDITIONAL_S
DISCARD 3995 [(0,1)] 0 [3990] [] [] [] [] [3992,3993,3994,3995] CONDITIONAL_S
IDLE 3996 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3997 [(1,0)] D [] [] [] [] [] [] none
MERGE 3998 [(1,0),(0,0)] D [] [4000,4001,4002,4003] [] [] [((0,0),(1,0))] [] none
DISCARD 3999 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4000 [(1,0),(0,0)] D [3998] [] [] [] [((0,0),(1,0))] [4000,4001,4002,4003] CONDITIONAL_S
Y_MEAS 4001 [(1,0)] HALF_D_PLUS_2 [3998] [] [] [] [] [4000,4001,4002,4003] CONDITIONAL_S
IDLE 4002 [(0,0)] HALF_D_PLUS_2 [3998] [] [] [] [] [4000,4001,4002,4003] CONDITIONAL_S
DISCARD 4003 [(1,0)] 0 [3998] [] [] [] [] [4000,4001,4002,4003] CONDITIONAL_S
IDLE 4004 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 4005 [(0,1)] D [] [] [] [] [] [] none
MERGE 4006 [(0,1),(0,0)] D [] [4008,4009,4010,4011] [] [] [((0,0),(0,1))] [] none
DISCARD 4007 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4008 [(0,1),(0,0)] D [4006] [] [] [] [((0,0),(0,1))] [4008,4009,4010,4011] CONDITIONAL_S
Y_MEAS 4009 [(0,1)] HALF_D_PLUS_2 [4006] [] [] [] [] [4008,4009,4010,4011] CONDITIONAL_S
IDLE 4010 [(0,0)] HALF_D_PLUS_2 [4006] [] [] [] [] [4008,4009,4010,4011] CONDITIONAL_S
DISCARD 4011 [(0,1)] 0 [4006] [] [] [] [] [4008,4009,4010,4011] CONDITIONAL_S
IDLE 4012 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 4013 [(1,0)] D [] [] [] [] [] [] none
MERGE 4014 [(1,0),(0,0)] D [] [4016,4017,4018,4019] [] [] [((0,0),(1,0))] [] none
DISCARD 4015 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4016 [(1,0),(0,0)] D [4014] [] [] [] [((0,0),(1,0))] [4016,4017,4018,4019] CONDITIONAL_S
Y_MEAS 4017 [(1,0)] HALF_D_PLUS_2 [4014] [] [] [] [] [4016,4017,4018,4019] CONDITIONAL_S
IDLE 4018 [(0,0)] HALF_D_PLUS_2 [4014] [] [] [] [] [4016,4017,4018,4019] CONDITIONAL_S
DISCARD 4019 [(1,0)] 0 [4014] [] [] [] [] [4016,4017,4018,4019] CONDITIONAL_S
IDLE 4020 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 4021 [(0,1)] D [] [] [] [] [] [] none
MERGE 4022 [(0,1),(0,0)] D [] [4024,4025,4026,4027] [] [] [((0,0),(0,1))] [] none
DISCARD 4023 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4024 [(0,1),(0,0)] D [4022] [] [] [] [((0,0),(0,1))] [4024,4025,4026,4027] CONDITIONAL_S
Y_MEAS 4025 [(0,1)] HALF_D_PLUS_2 [4022] [] [] [] [] [4024,4025,4026,4027] CONDITIONAL_S
IDLE 4026 [(0,0)] HALF_D_PLUS_2 [4022] [] [] [] [] [4024,4025,4026,4027] CONDITIONAL_S
DISCARD 4027 [(0,1)] 0 [4022] [] [] [] [] [4024,4025,4026,4027] CONDITIONAL_S
IDLE 4028 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 4029 [(1,0)] D [] [] [] [] [] [] none
MERGE 4030 [(1,0),(0,0)] D [] [4032,4033,4034,4035] [] [] [((0,0),(1,0))] [] none
DISCARD 4031 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4032 [(1,0),(0,0)] D [4030] [] [] [] [((0,0),(1,0))] [4032,4033,4034,4035] CONDITIONAL_S
Y_MEAS 4033 [(1,0)] HALF_D_PLUS_2 [4030] [] [] [] [] [4032,4033,4034,4035] CONDITIONAL_S
IDLE 4034 [(0,0)] HALF_D_PLUS_2 [4030] [] [] [] [] [4032,4033,4034,4035] CONDITIONAL_S
DISCARD 4035 [(1,0)] 0 [4030] [] [] [] [] [4032,4033,4034,4035] CONDITIONAL_S
IDLE 4036 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 4037 [(0,1)] D [] [] [] [] [] [] none
MERGE 4038 [(0,1),(0,0)] D [] [4040,4041,4042,4043] [] [] [((0,0),(0,1))] [] none
DISCARD 4039 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4040 [(0,1),(0,0)] D [4038] [] [] [] [((0,0),(0,1))] [4040,4041,4042,4043] CONDITIONAL_S
Y_MEAS 4041 [(0,1)] HALF_D_PLUS_2 [4038] [] [] [] [] [4040,4041,4042,4043] CONDITIONAL_S
IDLE 4042 [(0,0)] HALF_D_PLUS_2 [4038] [] [] [] [] [4040,4041,4042,4043] CONDITIONAL_S
DISCARD 4043 [(0,1)] 0 [4038] [] [] [] [] [4040,4041,4042,4043] CONDITIONAL_S
IDLE 4044 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 4045 [(1,0)] D [] [] [] [] [] [] none
MERGE 4046 [(1,0),(0,0)] D [] [4048,4049,4050,4051] [] [] [((0,0),(1,0))] [] none
DISCARD 4047 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4048 [(1,0),(0,0)] D [4046] [] [] [] [((0,0),(1,0))] [4048,4049,4050,4051] CONDITIONAL_S
Y_MEAS 4049 [(1,0)] HALF_D_PLUS_2 [4046] [] [] [] [] [4048,4049,4050,4051] CONDITIONAL_S
IDLE 4050 [(0,0)] HALF_D_PLUS_2 [4046] [] [] [] [] [4048,4049,4050,4051] CONDITIONAL_S
DISCARD 4051 [(1,0)] 0 [4046] [] [] [] [] [4048,4049,4050,4051] CONDITIONAL_S
IDLE 4052 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 4053 [(0,1)] D [] [] [] [] [] [] none
MERGE 4054 [(0,1),(0,0)] D [] [4056,4057,4058,4059] [] [] [((0,0),(0,1))] [] none
DISCARD 4055 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4056 [(0,1),(0,0)] D [4054] [] [] [] [((0,0),(0,1))] [4056,4057,4058,4059] CONDITIONAL_S
Y_MEAS 4057 [(0,1)] HALF_D_PLUS_2 [4054] [] [] [] [] [4056,4057,4058,4059] CONDITIONAL_S
IDLE 4058 [(0,0)] HALF_D_PLUS_2 [4054] [] [] [] [] [4056,4057,4058,4059] CONDITIONAL_S
DISCARD 4059 [(0,1)] 0 [4054] [] [] [] [] [4056,4057,4058,4059] CONDITIONAL_S
INJECT_T 4060 [(1,0)] D [] [] [] [] [] [] none
MERGE 4061 [(1,0),(0,0)] D [] [4064,4065,4066,4063] [] [] [((0,0),(1,0))] [] none
DISCARD 4062 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4063 [(1,0),(0,0)] D [4061] [] [] [] [((0,0),(1,0))] [4064,4065,4066,4063] CONDITIONAL_S
Y_MEAS 4064 [(1,0)] HALF_D_PLUS_2 [4061] [] [] [] [] [4064,4065,4066,4063] CONDITIONAL_S
IDLE 4065 [(0,0)] HALF_D_PLUS_2 [4061] [] [] [] [] [4064,4065,4066,4063] CONDITIONAL_S
DISCARD 4066 [(1,0)] 0 [4061] [] [] [] [] [4064,4065,4066,4063] CONDITIONAL_S
IDLE 4067 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 4068 [(0,1)] D [] [] [] [] [] [] none
MERGE 4069 [(0,1),(0,0)] D [] [4072,4073,4074,4071] [] [] [((0,0),(0,1))] [] none
DISCARD 4070 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4071 [(0,1),(0,0)] D [4069] [] [] [] [((0,0),(0,1))] [4072,4073,4074,4071] CONDITIONAL_S
Y_MEAS 4072 [(0,1)] HALF_D_PLUS_2 [4069] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
IDLE 4073 [(0,0)] HALF_D_PLUS_2 [4069] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
DISCARD 4074 [(0,1)] 0 [4069] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
IDLE 4075 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 4076 [(1,0)] D [] [] [] [] [] [] none
MERGE 4077 [(1,0),(0,0)] D [] [4080,4081,4082,4079] [] [] [((0,0),(1,0))] [] none
DISCARD 4078 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4079 [(1,0),(0,0)] D [4077] [] [] [] [((0,0),(1,0))] [4080,4081,4082,4079] CONDITIONAL_S
Y_MEAS 4080 [(1,0)] HALF_D_PLUS_2 [4077] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
IDLE 4081 [(0,0)] HALF_D_PLUS_2 [4077] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
DISCARD 4082 [(1,0)] 0 [4077] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
IDLE 4083 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4084 [(0,1)] D [] [] [] [] [] [] none
MERGE 4085 [(0,1),(0,0)] D [] [4088,4089,4090,4087] [] [] [((0,0),(0,1))] [] none
DISCARD 4086 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4087 [(0,1),(0,0)] D [4085] [] [] [] [((0,0),(0,1))] [4088,4089,4090,4087] CONDITIONAL_S
Y_MEAS 4088 [(0,1)] HALF_D_PLUS_2 [4085] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
IDLE 4089 [(0,0)] HALF_D_PLUS_2 [4085] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
DISCARD 4090 [(0,1)] 0 [4085] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
IDLE 4091 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 4092 [(1,0)] D [] [] [] [] [] [] none
MERGE 4093 [(1,0),(0,0)] D [] [4096,4097,4098,4095] [] [] [((0,0),(1,0))] [] none
DISCARD 4094 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4095 [(1,0),(0,0)] D [4093] [] [] [] [((0,0),(1,0))] [4096,4097,4098,4095] CONDITIONAL_S
Y_MEAS 4096 [(1,0)] HALF_D_PLUS_2 [4093] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
IDLE 4097 [(0,0)] HALF_D_PLUS_2 [4093] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
DISCARD 4098 [(1,0)] 0 [4093] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
IDLE 4099 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 4100 [(0,1)] D [] [] [] [] [] [] none
MERGE 4101 [(0,1),(0,0)] D [] [4104,4105,4106,4103] [] [] [((0,0),(0,1))] [] none
DISCARD 4102 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4103 [(0,1),(0,0)] D [4101] [] [] [] [((0,0),(0,1))] [4104,4105,4106,4103] CONDITIONAL_S
Y_MEAS 4104 [(0,1)] HALF_D_PLUS_2 [4101] [] [] [] [] [4104,4105,4106,4103] CONDITIONAL_S
IDLE 4105 [(0,0)] HALF_D_PLUS_2 [4101] [] [] [] [] [4104,4105,4106,4103] CONDITIONAL_S
DISCARD 4106 [(0,1)] 0 [4101] [] [] [] [] [4104,4105,4106,4103] CONDITIONAL_S
IDLE 4107 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 4108 [(1,0)] D [] [] [] [] [] [] none
MERGE 4109 [(1,0),(0,0)] D [] [4112,4113,4114,4111] [] [] [((0,0),(1,0))] [] none
DISCARD 4110 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4111 [(1,0),(0,0)] D [4109] [] [] [] [((0,0),(1,0))] [4112,4113,4114,4111] CONDITIONAL_S
Y_MEAS 4112 [(1,0)] HALF_D_PLUS_2 [4109] [] [] [] [] [4112,4113,4114,4111] CONDITIONAL_S
IDLE 4113 [(0,0)] HALF_D_PLUS_2 [4109] [] [] [] [] [4112,4113,4114,4111] CONDITIONAL_S
DISCARD 4114 [(1,0)] 0 [4109] [] [] [] [] [4112,4113,4114,4111] CONDITIONAL_S
IDLE 4115 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 4116 [(0,1)] D [] [] [] [] [] [] none
MERGE 4117 [(0,1),(0,0)] D [] [4120,4121,4122,4119] [] [] [((0,0),(0,1))] [] none
DISCARD 4118 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4119 [(0,1),(0,0)] D [4117] [] [] [] [((0,0),(0,1))] [4120,4121,4122,4119] CONDITIONAL_S
Y_MEAS 4120 [(0,1)] HALF_D_PLUS_2 [4117] [] [] [] [] [4120,4121,4122,4119] CONDITIONAL_S
IDLE 4121 [(0,0)] HALF_D_PLUS_2 [4117] [] [] [] [] [4120,4121,4122,4119] CONDITIONAL_S
DISCARD 4122 [(0,1)] 0 [4117] [] [] [] [] [4120,4121,4122,4119] CONDITIONAL_S
IDLE 4123 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 4124 [(1,0)] D [] [] [] [] [] [] none
MERGE 4125 [(1,0),(0,0)] D [] [4128,4129,4130,4127] [] [] [((0,0),(1,0))] [] none
DISCARD 4126 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4127 [(1,0),(0,0)] D [4125] [] [] [] [((0,0),(1,0))] [4128,4129,4130,4127] CONDITIONAL_S
Y_MEAS 4128 [(1,0)] HALF_D_PLUS_2 [4125] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
IDLE 4129 [(0,0)] HALF_D_PLUS_2 [4125] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
DISCARD 4130 [(1,0)] 0 [4125] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
IDLE 4131 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 4132 [(0,1)] D [] [] [] [] [] [] none
MERGE 4133 [(0,1),(0,0)] D [] [4136,4137,4138,4135] [] [] [((0,0),(0,1))] [] none
DISCARD 4134 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4135 [(0,1),(0,0)] D [4133] [] [] [] [((0,0),(0,1))] [4136,4137,4138,4135] CONDITIONAL_S
Y_MEAS 4136 [(0,1)] HALF_D_PLUS_2 [4133] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
IDLE 4137 [(0,0)] HALF_D_PLUS_2 [4133] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
DISCARD 4138 [(0,1)] 0 [4133] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
IDLE 4139 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 4140 [(1,0)] D [] [] [] [] [] [] none
MERGE 4141 [(1,0),(0,0)] D [] [4144,4145,4146,4143] [] [] [((0,0),(1,0))] [] none
DISCARD 4142 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4143 [(1,0),(0,0)] D [4141] [] [] [] [((0,0),(1,0))] [4144,4145,4146,4143] CONDITIONAL_S
Y_MEAS 4144 [(1,0)] HALF_D_PLUS_2 [4141] [] [] [] [] [4144,4145,4146,4143] CONDITIONAL_S
IDLE 4145 [(0,0)] HALF_D_PLUS_2 [4141] [] [] [] [] [4144,4145,4146,4143] CONDITIONAL_S
DISCARD 4146 [(1,0)] 0 [4141] [] [] [] [] [4144,4145,4146,4143] CONDITIONAL_S
IDLE 4147 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 4148 [(0,1)] D [] [] [] [] [] [] none
MERGE 4149 [(0,1),(0,0)] D [] [4152,4153,4154,4151] [] [] [((0,0),(0,1))] [] none
DISCARD 4150 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4151 [(0,1),(0,0)] D [4149] [] [] [] [((0,0),(0,1))] [4152,4153,4154,4151] CONDITIONAL_S
Y_MEAS 4152 [(0,1)] HALF_D_PLUS_2 [4149] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
IDLE 4153 [(0,0)] HALF_D_PLUS_2 [4149] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
DISCARD 4154 [(0,1)] 0 [4149] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
IDLE 4155 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4156 [(1,0)] D [] [] [] [] [] [] none
MERGE 4157 [(1,0),(0,0)] D [] [4160,4161,4162,4159] [] [] [((0,0),(1,0))] [] none
DISCARD 4158 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4159 [(1,0),(0,0)] D [4157] [] [] [] [((0,0),(1,0))] [4160,4161,4162,4159] CONDITIONAL_S
Y_MEAS 4160 [(1,0)] HALF_D_PLUS_2 [4157] [] [] [] [] [4160,4161,4162,4159] CONDITIONAL_S
IDLE 4161 [(0,0)] HALF_D_PLUS_2 [4157] [] [] [] [] [4160,4161,4162,4159] CONDITIONAL_S
DISCARD 4162 [(1,0)] 0 [4157] [] [] [] [] [4160,4161,4162,4159] CONDITIONAL_S
IDLE 4163 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 4164 [(0,1)] D [] [] [] [] [] [] none
MERGE 4165 [(0,1),(0,0)] D [] [4168,4169,4170,4167] [] [] [((0,0),(0,1))] [] none
DISCARD 4166 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4167 [(0,1),(0,0)] D [4165] [] [] [] [((0,0),(0,1))] [4168,4169,4170,4167] CONDITIONAL_S
Y_MEAS 4168 [(0,1)] HALF_D_PLUS_2 [4165] [] [] [] [] [4168,4169,4170,4167] CONDITIONAL_S
IDLE 4169 [(0,0)] HALF_D_PLUS_2 [4165] [] [] [] [] [4168,4169,4170,4167] CONDITIONAL_S
DISCARD 4170 [(0,1)] 0 [4165] [] [] [] [] [4168,4169,4170,4167] CONDITIONAL_S
IDLE 4171 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 4172 [(1,0)] D [] [] [] [] [] [] none
MERGE 4173 [(1,0),(0,0)] D [] [4176,4177,4178,4175] [] [] [((0,0),(1,0))] [] none
DISCARD 4174 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4175 [(1,0),(0,0)] D [4173] [] [] [] [((0,0),(1,0))] [4176,4177,4178,4175] CONDITIONAL_S
Y_MEAS 4176 [(1,0)] HALF_D_PLUS_2 [4173] [] [] [] [] [4176,4177,4178,4175] CONDITIONAL_S
IDLE 4177 [(0,0)] HALF_D_PLUS_2 [4173] [] [] [] [] [4176,4177,4178,4175] CONDITIONAL_S
DISCARD 4178 [(1,0)] 0 [4173] [] [] [] [] [4176,4177,4178,4175] CONDITIONAL_S
IDLE 4179 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 4180 [(0,1)] D [] [] [] [] [] [] none
MERGE 4181 [(0,1),(0,0)] D [] [4184,4185,4186,4183] [] [] [((0,0),(0,1))] [] none
DISCARD 4182 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4183 [(0,1),(0,0)] D [4181] [] [] [] [((0,0),(0,1))] [4184,4185,4186,4183] CONDITIONAL_S
Y_MEAS 4184 [(0,1)] HALF_D_PLUS_2 [4181] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
IDLE 4185 [(0,0)] HALF_D_PLUS_2 [4181] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
DISCARD 4186 [(0,1)] 0 [4181] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
IDLE 4187 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 4188 [(1,0)] D [] [] [] [] [] [] none
MERGE 4189 [(1,0),(0,0)] D [] [4192,4193,4194,4191] [] [] [((0,0),(1,0))] [] none
DISCARD 4190 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4191 [(1,0),(0,0)] D [4189] [] [] [] [((0,0),(1,0))] [4192,4193,4194,4191] CONDITIONAL_S
Y_MEAS 4192 [(1,0)] HALF_D_PLUS_2 [4189] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
IDLE 4193 [(0,0)] HALF_D_PLUS_2 [4189] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
DISCARD 4194 [(1,0)] 0 [4189] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
IDLE 4195 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 4196 [(0,1)] D [] [] [] [] [] [] none
MERGE 4197 [(0,1),(0,0)] D [] [4200,4201,4202,4199] [] [] [((0,0),(0,1))] [] none
DISCARD 4198 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4199 [(0,1),(0,0)] D [4197] [] [] [] [((0,0),(0,1))] [4200,4201,4202,4199] CONDITIONAL_S
Y_MEAS 4200 [(0,1)] HALF_D_PLUS_2 [4197] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
IDLE 4201 [(0,0)] HALF_D_PLUS_2 [4197] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
DISCARD 4202 [(0,1)] 0 [4197] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
IDLE 4203 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4204 [(1,0)] D [] [] [] [] [] [] none
MERGE 4205 [(1,0),(0,0)] D [] [4208,4209,4210,4207] [] [] [((0,0),(1,0))] [] none
DISCARD 4206 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4207 [(1,0),(0,0)] D [4205] [] [] [] [((0,0),(1,0))] [4208,4209,4210,4207] CONDITIONAL_S
Y_MEAS 4208 [(1,0)] HALF_D_PLUS_2 [4205] [] [] [] [] [4208,4209,4210,4207] CONDITIONAL_S
IDLE 4209 [(0,0)] HALF_D_PLUS_2 [4205] [] [] [] [] [4208,4209,4210,4207] CONDITIONAL_S
DISCARD 4210 [(1,0)] 0 [4205] [] [] [] [] [4208,4209,4210,4207] CONDITIONAL_S
IDLE 4211 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 4212 [(0,1)] D [] [] [] [] [] [] none
MERGE 4213 [(0,1),(0,0)] D [] [4216,4217,4218,4215] [] [] [((0,0),(0,1))] [] none
DISCARD 4214 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4215 [(0,1),(0,0)] D [4213] [] [] [] [((0,0),(0,1))] [4216,4217,4218,4215] CONDITIONAL_S
Y_MEAS 4216 [(0,1)] HALF_D_PLUS_2 [4213] [] [] [] [] [4216,4217,4218,4215] CONDITIONAL_S
IDLE 4217 [(0,0)] HALF_D_PLUS_2 [4213] [] [] [] [] [4216,4217,4218,4215] CONDITIONAL_S
DISCARD 4218 [(0,1)] 0 [4213] [] [] [] [] [4216,4217,4218,4215] CONDITIONAL_S
IDLE 4219 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4220 [(1,0)] D [] [] [] [] [] [] none
MERGE 4221 [(1,0),(0,0)] D [] [4224,4225,4226,4223] [] [] [((0,0),(1,0))] [] none
DISCARD 4222 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4223 [(1,0),(0,0)] D [4221] [] [] [] [((0,0),(1,0))] [4224,4225,4226,4223] CONDITIONAL_S
Y_MEAS 4224 [(1,0)] HALF_D_PLUS_2 [4221] [] [] [] [] [4224,4225,4226,4223] CONDITIONAL_S
IDLE 4225 [(0,0)] HALF_D_PLUS_2 [4221] [] [] [] [] [4224,4225,4226,4223] CONDITIONAL_S
DISCARD 4226 [(1,0)] 0 [4221] [] [] [] [] [4224,4225,4226,4223] CONDITIONAL_S
IDLE 4227 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4228 [(0,1)] D [] [] [] [] [] [] none
MERGE 4229 [(0,1),(0,0)] D [] [4232,4233,4234,4231] [] [] [((0,0),(0,1))] [] none
DISCARD 4230 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4231 [(0,1),(0,0)] D [4229] [] [] [] [((0,0),(0,1))] [4232,4233,4234,4231] CONDITIONAL_S
Y_MEAS 4232 [(0,1)] HALF_D_PLUS_2 [4229] [] [] [] [] [4232,4233,4234,4231] CONDITIONAL_S
IDLE 4233 [(0,0)] HALF_D_PLUS_2 [4229] [] [] [] [] [4232,4233,4234,4231] CONDITIONAL_S
DISCARD 4234 [(0,1)] 0 [4229] [] [] [] [] [4232,4233,4234,4231] CONDITIONAL_S
IDLE 4235 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4236 [(1,0)] D [] [] [] [] [] [] none
MERGE 4237 [(1,0),(0,0)] D [] [4240,4241,4242,4239] [] [] [((0,0),(1,0))] [] none
DISCARD 4238 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4239 [(1,0),(0,0)] D [4237] [] [] [] [((0,0),(1,0))] [4240,4241,4242,4239] CONDITIONAL_S
Y_MEAS 4240 [(1,0)] HALF_D_PLUS_2 [4237] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
IDLE 4241 [(0,0)] HALF_D_PLUS_2 [4237] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
DISCARD 4242 [(1,0)] 0 [4237] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
IDLE 4243 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4244 [(0,1)] D [] [] [] [] [] [] none
MERGE 4245 [(0,1),(0,0)] D [] [4248,4249,4250,4247] [] [] [((0,0),(0,1))] [] none
DISCARD 4246 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4247 [(0,1),(0,0)] D [4245] [] [] [] [((0,0),(0,1))] [4248,4249,4250,4247] CONDITIONAL_S
Y_MEAS 4248 [(0,1)] HALF_D_PLUS_2 [4245] [] [] [] [] [4248,4249,4250,4247] CONDITIONAL_S
IDLE 4249 [(0,0)] HALF_D_PLUS_2 [4245] [] [] [] [] [4248,4249,4250,4247] CONDITIONAL_S
DISCARD 4250 [(0,1)] 0 [4245] [] [] [] [] [4248,4249,4250,4247] CONDITIONAL_S
IDLE 4251 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 4252 [(1,0)] D [] [] [] [] [] [] none
MERGE 4253 [(1,0),(0,0)] D [] [4256,4257,4258,4255] [] [] [((0,0),(1,0))] [] none
DISCARD 4254 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4255 [(1,0),(0,0)] D [4253] [] [] [] [((0,0),(1,0))] [4256,4257,4258,4255] CONDITIONAL_S
Y_MEAS 4256 [(1,0)] HALF_D_PLUS_2 [4253] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
IDLE 4257 [(0,0)] HALF_D_PLUS_2 [4253] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
DISCARD 4258 [(1,0)] 0 [4253] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
IDLE 4259 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 4260 [(0,1)] D [] [] [] [] [] [] none
MERGE 4261 [(0,1),(0,0)] D [] [4264,4265,4266,4263] [] [] [((0,0),(0,1))] [] none
DISCARD 4262 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4263 [(0,1),(0,0)] D [4261] [] [] [] [((0,0),(0,1))] [4264,4265,4266,4263] CONDITIONAL_S
Y_MEAS 4264 [(0,1)] HALF_D_PLUS_2 [4261] [] [] [] [] [4264,4265,4266,4263] CONDITIONAL_S
IDLE 4265 [(0,0)] HALF_D_PLUS_2 [4261] [] [] [] [] [4264,4265,4266,4263] CONDITIONAL_S
DISCARD 4266 [(0,1)] 0 [4261] [] [] [] [] [4264,4265,4266,4263] CONDITIONAL_S
IDLE 4267 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4268 [(1,0)] D [] [] [] [] [] [] none
MERGE 4269 [(1,0),(0,0)] D [] [4272,4273,4274,4271] [] [] [((0,0),(1,0))] [] none
DISCARD 4270 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4271 [(1,0),(0,0)] D [4269] [] [] [] [((0,0),(1,0))] [4272,4273,4274,4271] CONDITIONAL_S
Y_MEAS 4272 [(1,0)] HALF_D_PLUS_2 [4269] [] [] [] [] [4272,4273,4274,4271] CONDITIONAL_S
IDLE 4273 [(0,0)] HALF_D_PLUS_2 [4269] [] [] [] [] [4272,4273,4274,4271] CONDITIONAL_S
DISCARD 4274 [(1,0)] 0 [4269] [] [] [] [] [4272,4273,4274,4271] CONDITIONAL_S
IDLE 4275 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 4276 [(0,1)] D [] [] [] [] [] [] none
MERGE 4277 [(0,1),(0,0)] D [] [4280,4281,4282,4279] [] [] [((0,0),(0,1))] [] none
DISCARD 4278 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4279 [(0,1),(0,0)] D [4277] [] [] [] [((0,0),(0,1))] [4280,4281,4282,4279] CONDITIONAL_S
Y_MEAS 4280 [(0,1)] HALF_D_PLUS_2 [4277] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
IDLE 4281 [(0,0)] HALF_D_PLUS_2 [4277] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
DISCARD 4282 [(0,1)] 0 [4277] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
IDLE 4283 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 4284 [(1,0)] D [] [] [] [] [] [] none
MERGE 4285 [(1,0),(0,0)] D [] [4288,4289,4290,4287] [] [] [((0,0),(1,0))] [] none
DISCARD 4286 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4287 [(1,0),(0,0)] D [4285] [] [] [] [((0,0),(1,0))] [4288,4289,4290,4287] CONDITIONAL_S
Y_MEAS 4288 [(1,0)] HALF_D_PLUS_2 [4285] [] [] [] [] [4288,4289,4290,4287] CONDITIONAL_S
IDLE 4289 [(0,0)] HALF_D_PLUS_2 [4285] [] [] [] [] [4288,4289,4290,4287] CONDITIONAL_S
DISCARD 4290 [(1,0)] 0 [4285] [] [] [] [] [4288,4289,4290,4287] CONDITIONAL_S
IDLE 4291 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4292 [(0,1)] D [] [] [] [] [] [] none
MERGE 4293 [(0,1),(0,0)] D [] [4296,4297,4298,4295] [] [] [((0,0),(0,1))] [] none
DISCARD 4294 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4295 [(0,1),(0,0)] D [4293] [] [] [] [((0,0),(0,1))] [4296,4297,4298,4295] CONDITIONAL_S
Y_MEAS 4296 [(0,1)] HALF_D_PLUS_2 [4293] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
IDLE 4297 [(0,0)] HALF_D_PLUS_2 [4293] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
DISCARD 4298 [(0,1)] 0 [4293] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
IDLE 4299 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 4300 [(1,0)] D [] [] [] [] [] [] none
MERGE 4301 [(1,0),(0,0)] D [] [4304,4305,4306,4303] [] [] [((0,0),(1,0))] [] none
DISCARD 4302 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4303 [(1,0),(0,0)] D [4301] [] [] [] [((0,0),(1,0))] [4304,4305,4306,4303] CONDITIONAL_S
Y_MEAS 4304 [(1,0)] HALF_D_PLUS_2 [4301] [] [] [] [] [4304,4305,4306,4303] CONDITIONAL_S
IDLE 4305 [(0,0)] HALF_D_PLUS_2 [4301] [] [] [] [] [4304,4305,4306,4303] CONDITIONAL_S
DISCARD 4306 [(1,0)] 0 [4301] [] [] [] [] [4304,4305,4306,4303] CONDITIONAL_S
IDLE 4307 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 4308 [(0,1)] D [] [] [] [] [] [] none
MERGE 4309 [(0,1),(0,0)] D [] [4312,4313,4314,4311] [] [] [((0,0),(0,1))] [] none
DISCARD 4310 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4311 [(0,1),(0,0)] D [4309] [] [] [] [((0,0),(0,1))] [4312,4313,4314,4311] CONDITIONAL_S
Y_MEAS 4312 [(0,1)] HALF_D_PLUS_2 [4309] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
IDLE 4313 [(0,0)] HALF_D_PLUS_2 [4309] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
DISCARD 4314 [(0,1)] 0 [4309] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
IDLE 4315 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4316 [(1,0)] D [] [] [] [] [] [] none
MERGE 4317 [(1,0),(0,0)] D [] [4320,4321,4322,4319] [] [] [((0,0),(1,0))] [] none
DISCARD 4318 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4319 [(1,0),(0,0)] D [4317] [] [] [] [((0,0),(1,0))] [4320,4321,4322,4319] CONDITIONAL_S
Y_MEAS 4320 [(1,0)] HALF_D_PLUS_2 [4317] [] [] [] [] [4320,4321,4322,4319] CONDITIONAL_S
IDLE 4321 [(0,0)] HALF_D_PLUS_2 [4317] [] [] [] [] [4320,4321,4322,4319] CONDITIONAL_S
DISCARD 4322 [(1,0)] 0 [4317] [] [] [] [] [4320,4321,4322,4319] CONDITIONAL_S
IDLE 4323 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 4324 [(0,1)] D [] [] [] [] [] [] none
MERGE 4325 [(0,1),(0,0)] D [] [4328,4329,4330,4327] [] [] [((0,0),(0,1))] [] none
DISCARD 4326 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4327 [(0,1),(0,0)] D [4325] [] [] [] [((0,0),(0,1))] [4328,4329,4330,4327] CONDITIONAL_S
Y_MEAS 4328 [(0,1)] HALF_D_PLUS_2 [4325] [] [] [] [] [4328,4329,4330,4327] CONDITIONAL_S
IDLE 4329 [(0,0)] HALF_D_PLUS_2 [4325] [] [] [] [] [4328,4329,4330,4327] CONDITIONAL_S
DISCARD 4330 [(0,1)] 0 [4325] [] [] [] [] [4328,4329,4330,4327] CONDITIONAL_S
IDLE 4331 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4332 [(1,0)] D [] [] [] [] [] [] none
MERGE 4333 [(1,0),(0,0)] D [] [4336,4337,4338,4335] [] [] [((0,0),(1,0))] [] none
DISCARD 4334 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4335 [(1,0),(0,0)] D [4333] [] [] [] [((0,0),(1,0))] [4336,4337,4338,4335] CONDITIONAL_S
Y_MEAS 4336 [(1,0)] HALF_D_PLUS_2 [4333] [] [] [] [] [4336,4337,4338,4335] CONDITIONAL_S
IDLE 4337 [(0,0)] HALF_D_PLUS_2 [4333] [] [] [] [] [4336,4337,4338,4335] CONDITIONAL_S
DISCARD 4338 [(1,0)] 0 [4333] [] [] [] [] [4336,4337,4338,4335] CONDITIONAL_S
IDLE 4339 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 4340 [(0,1)] D [] [] [] [] [] [] none
MERGE 4341 [(0,1),(0,0)] D [] [4344,4345,4346,4343] [] [] [((0,0),(0,1))] [] none
DISCARD 4342 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4343 [(0,1),(0,0)] D [4341] [] [] [] [((0,0),(0,1))] [4344,4345,4346,4343] CONDITIONAL_S
Y_MEAS 4344 [(0,1)] HALF_D_PLUS_2 [4341] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
IDLE 4345 [(0,0)] HALF_D_PLUS_2 [4341] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
DISCARD 4346 [(0,1)] 0 [4341] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
IDLE 4347 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 4348 [(1,0)] D [] [] [] [] [] [] none
MERGE 4349 [(1,0),(0,0)] D [] [4352,4353,4354,4351] [] [] [((0,0),(1,0))] [] none
DISCARD 4350 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4351 [(1,0),(0,0)] D [4349] [] [] [] [((0,0),(1,0))] [4352,4353,4354,4351] CONDITIONAL_S
Y_MEAS 4352 [(1,0)] HALF_D_PLUS_2 [4349] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
IDLE 4353 [(0,0)] HALF_D_PLUS_2 [4349] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
DISCARD 4354 [(1,0)] 0 [4349] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
IDLE 4355 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 4356 [(0,1)] D [] [] [] [] [] [] none
MERGE 4357 [(0,1),(0,0)] D [] [4360,4361,4362,4359] [] [] [((0,0),(0,1))] [] none
DISCARD 4358 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4359 [(0,1),(0,0)] D [4357] [] [] [] [((0,0),(0,1))] [4360,4361,4362,4359] CONDITIONAL_S
Y_MEAS 4360 [(0,1)] HALF_D_PLUS_2 [4357] [] [] [] [] [4360,4361,4362,4359] CONDITIONAL_S
IDLE 4361 [(0,0)] HALF_D_PLUS_2 [4357] [] [] [] [] [4360,4361,4362,4359] CONDITIONAL_S
DISCARD 4362 [(0,1)] 0 [4357] [] [] [] [] [4360,4361,4362,4359] CONDITIONAL_S
IDLE 4363 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 4364 [(1,0)] D [] [] [] [] [] [] none
MERGE 4365 [(1,0),(0,0)] D [] [4368,4369,4370,4367] [] [] [((0,0),(1,0))] [] none
DISCARD 4366 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4367 [(1,0),(0,0)] D [4365] [] [] [] [((0,0),(1,0))] [4368,4369,4370,4367] CONDITIONAL_S
Y_MEAS 4368 [(1,0)] HALF_D_PLUS_2 [4365] [] [] [] [] [4368,4369,4370,4367] CONDITIONAL_S
IDLE 4369 [(0,0)] HALF_D_PLUS_2 [4365] [] [] [] [] [4368,4369,4370,4367] CONDITIONAL_S
DISCARD 4370 [(1,0)] 0 [4365] [] [] [] [] [4368,4369,4370,4367] CONDITIONAL_S
IDLE 4371 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 4372 [(0,1)] D [] [] [] [] [] [] none
MERGE 4373 [(0,1),(0,0)] D [] [4376,4377,4378,4375] [] [] [((0,0),(0,1))] [] none
DISCARD 4374 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4375 [(0,1),(0,0)] D [4373] [] [] [] [((0,0),(0,1))] [4376,4377,4378,4375] CONDITIONAL_S
Y_MEAS 4376 [(0,1)] HALF_D_PLUS_2 [4373] [] [] [] [] [4376,4377,4378,4375] CONDITIONAL_S
IDLE 4377 [(0,0)] HALF_D_PLUS_2 [4373] [] [] [] [] [4376,4377,4378,4375] CONDITIONAL_S
DISCARD 4378 [(0,1)] 0 [4373] [] [] [] [] [4376,4377,4378,4375] CONDITIONAL_S
IDLE 4379 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 4380 [(1,0)] D [] [] [] [] [] [] none
MERGE 4381 [(1,0),(0,0)] D [] [4384,4385,4386,4383] [] [] [((0,0),(1,0))] [] none
DISCARD 4382 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4383 [(1,0),(0,0)] D [4381] [] [] [] [((0,0),(1,0))] [4384,4385,4386,4383] CONDITIONAL_S
Y_MEAS 4384 [(1,0)] HALF_D_PLUS_2 [4381] [] [] [] [] [4384,4385,4386,4383] CONDITIONAL_S
IDLE 4385 [(0,0)] HALF_D_PLUS_2 [4381] [] [] [] [] [4384,4385,4386,4383] CONDITIONAL_S
DISCARD 4386 [(1,0)] 0 [4381] [] [] [] [] [4384,4385,4386,4383] CONDITIONAL_S
IDLE 4387 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 4388 [(0,1)] D [] [] [] [] [] [] none
MERGE 4389 [(0,1),(0,0)] D [] [4392,4393,4394,4391] [] [] [((0,0),(0,1))] [] none
DISCARD 4390 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4391 [(0,1),(0,0)] D [4389] [] [] [] [((0,0),(0,1))] [4392,4393,4394,4391] CONDITIONAL_S
Y_MEAS 4392 [(0,1)] HALF_D_PLUS_2 [4389] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
IDLE 4393 [(0,0)] HALF_D_PLUS_2 [4389] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
DISCARD 4394 [(0,1)] 0 [4389] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
IDLE 4395 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 4396 [(1,0)] D [] [] [] [] [] [] none
MERGE 4397 [(1,0),(0,0)] D [] [4400,4401,4402,4399] [] [] [((0,0),(1,0))] [] none
DISCARD 4398 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4399 [(1,0),(0,0)] D [4397] [] [] [] [((0,0),(1,0))] [4400,4401,4402,4399] CONDITIONAL_S
Y_MEAS 4400 [(1,0)] HALF_D_PLUS_2 [4397] [] [] [] [] [4400,4401,4402,4399] CONDITIONAL_S
IDLE 4401 [(0,0)] HALF_D_PLUS_2 [4397] [] [] [] [] [4400,4401,4402,4399] CONDITIONAL_S
DISCARD 4402 [(1,0)] 0 [4397] [] [] [] [] [4400,4401,4402,4399] CONDITIONAL_S
IDLE 4403 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4404 [(0,1)] D [] [] [] [] [] [] none
MERGE 4405 [(0,1),(0,0)] D [] [4408,4409,4410,4407] [] [] [((0,0),(0,1))] [] none
DISCARD 4406 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4407 [(0,1),(0,0)] D [4405] [] [] [] [((0,0),(0,1))] [4408,4409,4410,4407] CONDITIONAL_S
Y_MEAS 4408 [(0,1)] HALF_D_PLUS_2 [4405] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
IDLE 4409 [(0,0)] HALF_D_PLUS_2 [4405] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
DISCARD 4410 [(0,1)] 0 [4405] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
IDLE 4411 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 4412 [(1,0)] D [] [] [] [] [] [] none
MERGE 4413 [(1,0),(0,0)] D [] [4416,4417,4418,4415] [] [] [((0,0),(1,0))] [] none
DISCARD 4414 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4415 [(1,0),(0,0)] D [4413] [] [] [] [((0,0),(1,0))] [4416,4417,4418,4415] CONDITIONAL_S
Y_MEAS 4416 [(1,0)] HALF_D_PLUS_2 [4413] [] [] [] [] [4416,4417,4418,4415] CONDITIONAL_S
IDLE 4417 [(0,0)] HALF_D_PLUS_2 [4413] [] [] [] [] [4416,4417,4418,4415] CONDITIONAL_S
DISCARD 4418 [(1,0)] 0 [4413] [] [] [] [] [4416,4417,4418,4415] CONDITIONAL_S
IDLE 4419 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 4420 [(0,1)] D [] [] [] [] [] [] none
MERGE 4421 [(0,1),(0,0)] D [] [4424,4425,4426,4423] [] [] [((0,0),(0,1))] [] none
DISCARD 4422 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4423 [(0,1),(0,0)] D [4421] [] [] [] [((0,0),(0,1))] [4424,4425,4426,4423] CONDITIONAL_S
Y_MEAS 4424 [(0,1)] HALF_D_PLUS_2 [4421] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
IDLE 4425 [(0,0)] HALF_D_PLUS_2 [4421] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
DISCARD 4426 [(0,1)] 0 [4421] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
IDLE 4427 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 4428 [(1,0)] D [] [] [] [] [] [] none
MERGE 4429 [(1,0),(0,0)] D [] [4432,4433,4434,4431] [] [] [((0,0),(1,0))] [] none
DISCARD 4430 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4431 [(1,0),(0,0)] D [4429] [] [] [] [((0,0),(1,0))] [4432,4433,4434,4431] CONDITIONAL_S
Y_MEAS 4432 [(1,0)] HALF_D_PLUS_2 [4429] [] [] [] [] [4432,4433,4434,4431] CONDITIONAL_S
IDLE 4433 [(0,0)] HALF_D_PLUS_2 [4429] [] [] [] [] [4432,4433,4434,4431] CONDITIONAL_S
DISCARD 4434 [(1,0)] 0 [4429] [] [] [] [] [4432,4433,4434,4431] CONDITIONAL_S
IDLE 4435 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 4436 [(0,1)] D [] [] [] [] [] [] none
MERGE 4437 [(0,1),(0,0)] D [] [4440,4441,4442,4439] [] [] [((0,0),(0,1))] [] none
DISCARD 4438 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4439 [(0,1),(0,0)] D [4437] [] [] [] [((0,0),(0,1))] [4440,4441,4442,4439] CONDITIONAL_S
Y_MEAS 4440 [(0,1)] HALF_D_PLUS_2 [4437] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
IDLE 4441 [(0,0)] HALF_D_PLUS_2 [4437] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
DISCARD 4442 [(0,1)] 0 [4437] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
IDLE 4443 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 4444 [(1,0)] D [] [] [] [] [] [] none
MERGE 4445 [(1,0),(0,0)] D [] [4448,4449,4450,4447] [] [] [((0,0),(1,0))] [] none
DISCARD 4446 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4447 [(1,0),(0,0)] D [4445] [] [] [] [((0,0),(1,0))] [4448,4449,4450,4447] CONDITIONAL_S
Y_MEAS 4448 [(1,0)] HALF_D_PLUS_2 [4445] [] [] [] [] [4448,4449,4450,4447] CONDITIONAL_S
IDLE 4449 [(0,0)] HALF_D_PLUS_2 [4445] [] [] [] [] [4448,4449,4450,4447] CONDITIONAL_S
DISCARD 4450 [(1,0)] 0 [4445] [] [] [] [] [4448,4449,4450,4447] CONDITIONAL_S
IDLE 4451 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4452 [(0,1)] D [] [] [] [] [] [] none
MERGE 4453 [(0,1),(0,0)] D [] [4456,4457,4458,4455] [] [] [((0,0),(0,1))] [] none
DISCARD 4454 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4455 [(0,1),(0,0)] D [4453] [] [] [] [((0,0),(0,1))] [4456,4457,4458,4455] CONDITIONAL_S
Y_MEAS 4456 [(0,1)] HALF_D_PLUS_2 [4453] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
IDLE 4457 [(0,0)] HALF_D_PLUS_2 [4453] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
DISCARD 4458 [(0,1)] 0 [4453] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
IDLE 4459 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 4460 [(1,0)] D [] [] [] [] [] [] none
MERGE 4461 [(1,0),(0,0)] D [] [4464,4465,4466,4463] [] [] [((0,0),(1,0))] [] none
DISCARD 4462 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4463 [(1,0),(0,0)] D [4461] [] [] [] [((0,0),(1,0))] [4464,4465,4466,4463] CONDITIONAL_S
Y_MEAS 4464 [(1,0)] HALF_D_PLUS_2 [4461] [] [] [] [] [4464,4465,4466,4463] CONDITIONAL_S
IDLE 4465 [(0,0)] HALF_D_PLUS_2 [4461] [] [] [] [] [4464,4465,4466,4463] CONDITIONAL_S
DISCARD 4466 [(1,0)] 0 [4461] [] [] [] [] [4464,4465,4466,4463] CONDITIONAL_S
IDLE 4467 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 4468 [(0,1)] D [] [] [] [] [] [] none
MERGE 4469 [(0,1),(0,0)] D [] [4472,4473,4474,4471] [] [] [((0,0),(0,1))] [] none
DISCARD 4470 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4471 [(0,1),(0,0)] D [4469] [] [] [] [((0,0),(0,1))] [4472,4473,4474,4471] CONDITIONAL_S
Y_MEAS 4472 [(0,1)] HALF_D_PLUS_2 [4469] [] [] [] [] [4472,4473,4474,4471] CONDITIONAL_S
IDLE 4473 [(0,0)] HALF_D_PLUS_2 [4469] [] [] [] [] [4472,4473,4474,4471] CONDITIONAL_S
DISCARD 4474 [(0,1)] 0 [4469] [] [] [] [] [4472,4473,4474,4471] CONDITIONAL_S
IDLE 4475 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 4476 [(1,0)] D [] [] [] [] [] [] none
MERGE 4477 [(1,0),(0,0)] D [] [4480,4481,4482,4479] [] [] [((0,0),(1,0))] [] none
DISCARD 4478 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4479 [(1,0),(0,0)] D [4477] [] [] [] [((0,0),(1,0))] [4480,4481,4482,4479] CONDITIONAL_S
Y_MEAS 4480 [(1,0)] HALF_D_PLUS_2 [4477] [] [] [] [] [4480,4481,4482,4479] CONDITIONAL_S
IDLE 4481 [(0,0)] HALF_D_PLUS_2 [4477] [] [] [] [] [4480,4481,4482,4479] CONDITIONAL_S
DISCARD 4482 [(1,0)] 0 [4477] [] [] [] [] [4480,4481,4482,4479] CONDITIONAL_S
IDLE 4483 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 4484 [(0,1)] D [] [] [] [] [] [] none
MERGE 4485 [(0,1),(0,0)] D [] [4488,4489,4490,4487] [] [] [((0,0),(0,1))] [] none
DISCARD 4486 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4487 [(0,1),(0,0)] D [4485] [] [] [] [((0,0),(0,1))] [4488,4489,4490,4487] CONDITIONAL_S
Y_MEAS 4488 [(0,1)] HALF_D_PLUS_2 [4485] [] [] [] [] [4488,4489,4490,4487] CONDITIONAL_S
IDLE 4489 [(0,0)] HALF_D_PLUS_2 [4485] [] [] [] [] [4488,4489,4490,4487] CONDITIONAL_S
DISCARD 4490 [(0,1)] 0 [4485] [] [] [] [] [4488,4489,4490,4487] CONDITIONAL_S
IDLE 4491 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 4492 [(1,0)] D [] [] [] [] [] [] none
MERGE 4493 [(1,0),(0,0)] D [] [4496,4497,4498,4495] [] [] [((0,0),(1,0))] [] none
DISCARD 4494 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4495 [(1,0),(0,0)] D [4493] [] [] [] [((0,0),(1,0))] [4496,4497,4498,4495] CONDITIONAL_S
Y_MEAS 4496 [(1,0)] HALF_D_PLUS_2 [4493] [] [] [] [] [4496,4497,4498,4495] CONDITIONAL_S
IDLE 4497 [(0,0)] HALF_D_PLUS_2 [4493] [] [] [] [] [4496,4497,4498,4495] CONDITIONAL_S
DISCARD 4498 [(1,0)] 0 [4493] [] [] [] [] [4496,4497,4498,4495] CONDITIONAL_S
IDLE 4499 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4500 [(0,1)] D [] [] [] [] [] [] none
MERGE 4501 [(0,1),(0,0)] D [] [4504,4505,4506,4503] [] [] [((0,0),(0,1))] [] none
DISCARD 4502 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4503 [(0,1),(0,0)] D [4501] [] [] [] [((0,0),(0,1))] [4504,4505,4506,4503] CONDITIONAL_S
Y_MEAS 4504 [(0,1)] HALF_D_PLUS_2 [4501] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
IDLE 4505 [(0,0)] HALF_D_PLUS_2 [4501] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
DISCARD 4506 [(0,1)] 0 [4501] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
IDLE 4507 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4508 [(1,0)] D [] [] [] [] [] [] none
MERGE 4509 [(1,0),(0,0)] D [] [4512,4513,4514,4511] [] [] [((0,0),(1,0))] [] none
DISCARD 4510 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4511 [(1,0),(0,0)] D [4509] [] [] [] [((0,0),(1,0))] [4512,4513,4514,4511] CONDITIONAL_S
Y_MEAS 4512 [(1,0)] HALF_D_PLUS_2 [4509] [] [] [] [] [4512,4513,4514,4511] CONDITIONAL_S
IDLE 4513 [(0,0)] HALF_D_PLUS_2 [4509] [] [] [] [] [4512,4513,4514,4511] CONDITIONAL_S
DISCARD 4514 [(1,0)] 0 [4509] [] [] [] [] [4512,4513,4514,4511] CONDITIONAL_S
IDLE 4515 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 4516 [(0,1)] D [] [] [] [] [] [] none
MERGE 4517 [(0,1),(0,0)] D [] [4520,4521,4522,4519] [] [] [((0,0),(0,1))] [] none
DISCARD 4518 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4519 [(0,1),(0,0)] D [4517] [] [] [] [((0,0),(0,1))] [4520,4521,4522,4519] CONDITIONAL_S
Y_MEAS 4520 [(0,1)] HALF_D_PLUS_2 [4517] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
IDLE 4521 [(0,0)] HALF_D_PLUS_2 [4517] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
DISCARD 4522 [(0,1)] 0 [4517] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
IDLE 4523 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 4524 [(1,0)] D [] [] [] [] [] [] none
MERGE 4525 [(1,0),(0,0)] D [] [4528,4529,4530,4527] [] [] [((0,0),(1,0))] [] none
DISCARD 4526 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4527 [(1,0),(0,0)] D [4525] [] [] [] [((0,0),(1,0))] [4528,4529,4530,4527] CONDITIONAL_S
Y_MEAS 4528 [(1,0)] HALF_D_PLUS_2 [4525] [] [] [] [] [4528,4529,4530,4527] CONDITIONAL_S
IDLE 4529 [(0,0)] HALF_D_PLUS_2 [4525] [] [] [] [] [4528,4529,4530,4527] CONDITIONAL_S
DISCARD 4530 [(1,0)] 0 [4525] [] [] [] [] [4528,4529,4530,4527] CONDITIONAL_S
IDLE 4531 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 4532 [(0,1)] D [] [] [] [] [] [] none
MERGE 4533 [(0,1),(0,0)] D [] [4536,4537,4538,4535] [] [] [((0,0),(0,1))] [] none
DISCARD 4534 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4535 [(0,1),(0,0)] D [4533] [] [] [] [((0,0),(0,1))] [4536,4537,4538,4535] CONDITIONAL_S
Y_MEAS 4536 [(0,1)] HALF_D_PLUS_2 [4533] [] [] [] [] [4536,4537,4538,4535] CONDITIONAL_S
IDLE 4537 [(0,0)] HALF_D_PLUS_2 [4533] [] [] [] [] [4536,4537,4538,4535] CONDITIONAL_S
DISCARD 4538 [(0,1)] 0 [4533] [] [] [] [] [4536,4537,4538,4535] CONDITIONAL_S
IDLE 4539 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 4540 [(1,0)] D [] [] [] [] [] [] none
MERGE 4541 [(1,0),(0,0)] D [] [4544,4545,4546,4543] [] [] [((0,0),(1,0))] [] none
DISCARD 4542 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4543 [(1,0),(0,0)] D [4541] [] [] [] [((0,0),(1,0))] [4544,4545,4546,4543] CONDITIONAL_S
Y_MEAS 4544 [(1,0)] HALF_D_PLUS_2 [4541] [] [] [] [] [4544,4545,4546,4543] CONDITIONAL_S
IDLE 4545 [(0,0)] HALF_D_PLUS_2 [4541] [] [] [] [] [4544,4545,4546,4543] CONDITIONAL_S
DISCARD 4546 [(1,0)] 0 [4541] [] [] [] [] [4544,4545,4546,4543] CONDITIONAL_S
IDLE 4547 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 4548 [(0,1)] D [] [] [] [] [] [] none
MERGE 4549 [(0,1),(0,0)] D [] [4552,4553,4554,4551] [] [] [((0,0),(0,1))] [] none
DISCARD 4550 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4551 [(0,1),(0,0)] D [4549] [] [] [] [((0,0),(0,1))] [4552,4553,4554,4551] CONDITIONAL_S
Y_MEAS 4552 [(0,1)] HALF_D_PLUS_2 [4549] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
IDLE 4553 [(0,0)] HALF_D_PLUS_2 [4549] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
DISCARD 4554 [(0,1)] 0 [4549] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
IDLE 4555 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4556 [(1,0)] D [] [] [] [] [] [] none
MERGE 4557 [(1,0),(0,0)] D [] [4560,4561,4562,4559] [] [] [((0,0),(1,0))] [] none
DISCARD 4558 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4559 [(1,0),(0,0)] D [4557] [] [] [] [((0,0),(1,0))] [4560,4561,4562,4559] CONDITIONAL_S
Y_MEAS 4560 [(1,0)] HALF_D_PLUS_2 [4557] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
IDLE 4561 [(0,0)] HALF_D_PLUS_2 [4557] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
DISCARD 4562 [(1,0)] 0 [4557] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
IDLE 4563 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 4564 [(0,1)] D [] [] [] [] [] [] none
MERGE 4565 [(0,1),(0,0)] D [] [4568,4569,4570,4567] [] [] [((0,0),(0,1))] [] none
DISCARD 4566 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4567 [(0,1),(0,0)] D [4565] [] [] [] [((0,0),(0,1))] [4568,4569,4570,4567] CONDITIONAL_S
Y_MEAS 4568 [(0,1)] HALF_D_PLUS_2 [4565] [] [] [] [] [4568,4569,4570,4567] CONDITIONAL_S
IDLE 4569 [(0,0)] HALF_D_PLUS_2 [4565] [] [] [] [] [4568,4569,4570,4567] CONDITIONAL_S
DISCARD 4570 [(0,1)] 0 [4565] [] [] [] [] [4568,4569,4570,4567] CONDITIONAL_S
IDLE 4571 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 4572 [(1,0)] D [] [] [] [] [] [] none
MERGE 4573 [(1,0),(0,0)] D [] [4576,4577,4578,4575] [] [] [((0,0),(1,0))] [] none
DISCARD 4574 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4575 [(1,0),(0,0)] D [4573] [] [] [] [((0,0),(1,0))] [4576,4577,4578,4575] CONDITIONAL_S
Y_MEAS 4576 [(1,0)] HALF_D_PLUS_2 [4573] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
IDLE 4577 [(0,0)] HALF_D_PLUS_2 [4573] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
DISCARD 4578 [(1,0)] 0 [4573] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
IDLE 4579 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 4580 [(0,1)] D [] [] [] [] [] [] none
MERGE 4581 [(0,1),(0,0)] D [] [4584,4585,4586,4583] [] [] [((0,0),(0,1))] [] none
DISCARD 4582 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4583 [(0,1),(0,0)] D [4581] [] [] [] [((0,0),(0,1))] [4584,4585,4586,4583] CONDITIONAL_S
Y_MEAS 4584 [(0,1)] HALF_D_PLUS_2 [4581] [] [] [] [] [4584,4585,4586,4583] CONDITIONAL_S
IDLE 4585 [(0,0)] HALF_D_PLUS_2 [4581] [] [] [] [] [4584,4585,4586,4583] CONDITIONAL_S
DISCARD 4586 [(0,1)] 0 [4581] [] [] [] [] [4584,4585,4586,4583] CONDITIONAL_S
IDLE 4587 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4588 [(1,0)] D [] [] [] [] [] [] none
MERGE 4589 [(1,0),(0,0)] D [] [4592,4593,4594,4591] [] [] [((0,0),(1,0))] [] none
DISCARD 4590 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4591 [(1,0),(0,0)] D [4589] [] [] [] [((0,0),(1,0))] [4592,4593,4594,4591] CONDITIONAL_S
Y_MEAS 4592 [(1,0)] HALF_D_PLUS_2 [4589] [] [] [] [] [4592,4593,4594,4591] CONDITIONAL_S
IDLE 4593 [(0,0)] HALF_D_PLUS_2 [4589] [] [] [] [] [4592,4593,4594,4591] CONDITIONAL_S
DISCARD 4594 [(1,0)] 0 [4589] [] [] [] [] [4592,4593,4594,4591] CONDITIONAL_S
IDLE 4595 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 4596 [(0,1)] D [] [] [] [] [] [] none
MERGE 4597 [(0,1),(0,0)] D [] [4600,4601,4602,4599] [] [] [((0,0),(0,1))] [] none
DISCARD 4598 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4599 [(0,1),(0,0)] D [4597] [] [] [] [((0,0),(0,1))] [4600,4601,4602,4599] CONDITIONAL_S
Y_MEAS 4600 [(0,1)] HALF_D_PLUS_2 [4597] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
IDLE 4601 [(0,0)] HALF_D_PLUS_2 [4597] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
DISCARD 4602 [(0,1)] 0 [4597] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
IDLE 4603 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 4604 [(1,0)] D [] [] [] [] [] [] none
MERGE 4605 [(1,0),(0,0)] D [] [4608,4609,4610,4607] [] [] [((0,0),(1,0))] [] none
DISCARD 4606 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4607 [(1,0),(0,0)] D [4605] [] [] [] [((0,0),(1,0))] [4608,4609,4610,4607] CONDITIONAL_S
Y_MEAS 4608 [(1,0)] HALF_D_PLUS_2 [4605] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
IDLE 4609 [(0,0)] HALF_D_PLUS_2 [4605] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
DISCARD 4610 [(1,0)] 0 [4605] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
IDLE 4611 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 4612 [(0,1)] D [] [] [] [] [] [] none
MERGE 4613 [(0,1),(0,0)] D [] [4616,4617,4618,4615] [] [] [((0,0),(0,1))] [] none
DISCARD 4614 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4615 [(0,1),(0,0)] D [4613] [] [] [] [((0,0),(0,1))] [4616,4617,4618,4615] CONDITIONAL_S
Y_MEAS 4616 [(0,1)] HALF_D_PLUS_2 [4613] [] [] [] [] [4616,4617,4618,4615] CONDITIONAL_S
IDLE 4617 [(0,0)] HALF_D_PLUS_2 [4613] [] [] [] [] [4616,4617,4618,4615] CONDITIONAL_S
DISCARD 4618 [(0,1)] 0 [4613] [] [] [] [] [4616,4617,4618,4615] CONDITIONAL_S
IDLE 4619 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4620 [(1,0)] D [] [] [] [] [] [] none
MERGE 4621 [(1,0),(0,0)] D [] [4624,4625,4626,4623] [] [] [((0,0),(1,0))] [] none
DISCARD 4622 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4623 [(1,0),(0,0)] D [4621] [] [] [] [((0,0),(1,0))] [4624,4625,4626,4623] CONDITIONAL_S
Y_MEAS 4624 [(1,0)] HALF_D_PLUS_2 [4621] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
IDLE 4625 [(0,0)] HALF_D_PLUS_2 [4621] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
DISCARD 4626 [(1,0)] 0 [4621] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
IDLE 4627 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 4628 [(0,1)] D [] [] [] [] [] [] none
MERGE 4629 [(0,1),(0,0)] D [] [4632,4633,4634,4631] [] [] [((0,0),(0,1))] [] none
DISCARD 4630 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4631 [(0,1),(0,0)] D [4629] [] [] [] [((0,0),(0,1))] [4632,4633,4634,4631] CONDITIONAL_S
Y_MEAS 4632 [(0,1)] HALF_D_PLUS_2 [4629] [] [] [] [] [4632,4633,4634,4631] CONDITIONAL_S
IDLE 4633 [(0,0)] HALF_D_PLUS_2 [4629] [] [] [] [] [4632,4633,4634,4631] CONDITIONAL_S
DISCARD 4634 [(0,1)] 0 [4629] [] [] [] [] [4632,4633,4634,4631] CONDITIONAL_S
IDLE 4635 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 4636 [(1,0)] D [] [] [] [] [] [] none
MERGE 4637 [(1,0),(0,0)] D [] [4640,4641,4642,4639] [] [] [((0,0),(1,0))] [] none
DISCARD 4638 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4639 [(1,0),(0,0)] D [4637] [] [] [] [((0,0),(1,0))] [4640,4641,4642,4639] CONDITIONAL_S
Y_MEAS 4640 [(1,0)] HALF_D_PLUS_2 [4637] [] [] [] [] [4640,4641,4642,4639] CONDITIONAL_S
IDLE 4641 [(0,0)] HALF_D_PLUS_2 [4637] [] [] [] [] [4640,4641,4642,4639] CONDITIONAL_S
DISCARD 4642 [(1,0)] 0 [4637] [] [] [] [] [4640,4641,4642,4639] CONDITIONAL_S
IDLE 4643 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 4644 [(0,1)] D [] [] [] [] [] [] none
MERGE 4645 [(0,1),(0,0)] D [] [4648,4649,4650,4647] [] [] [((0,0),(0,1))] [] none
DISCARD 4646 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4647 [(0,1),(0,0)] D [4645] [] [] [] [((0,0),(0,1))] [4648,4649,4650,4647] CONDITIONAL_S
Y_MEAS 4648 [(0,1)] HALF_D_PLUS_2 [4645] [] [] [] [] [4648,4649,4650,4647] CONDITIONAL_S
IDLE 4649 [(0,0)] HALF_D_PLUS_2 [4645] [] [] [] [] [4648,4649,4650,4647] CONDITIONAL_S
DISCARD 4650 [(0,1)] 0 [4645] [] [] [] [] [4648,4649,4650,4647] CONDITIONAL_S
IDLE 4651 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 4652 [(1,0)] D [] [] [] [] [] [] none
MERGE 4653 [(1,0),(0,0)] D [] [4656,4657,4658,4655] [] [] [((0,0),(1,0))] [] none
DISCARD 4654 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4655 [(1,0),(0,0)] D [4653] [] [] [] [((0,0),(1,0))] [4656,4657,4658,4655] CONDITIONAL_S
Y_MEAS 4656 [(1,0)] HALF_D_PLUS_2 [4653] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
IDLE 4657 [(0,0)] HALF_D_PLUS_2 [4653] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
DISCARD 4658 [(1,0)] 0 [4653] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
IDLE 4659 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 4660 [(0,1)] D [] [] [] [] [] [] none
MERGE 4661 [(0,1),(0,0)] D [] [4664,4665,4666,4663] [] [] [((0,0),(0,1))] [] none
DISCARD 4662 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4663 [(0,1),(0,0)] D [4661] [] [] [] [((0,0),(0,1))] [4664,4665,4666,4663] CONDITIONAL_S
Y_MEAS 4664 [(0,1)] HALF_D_PLUS_2 [4661] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
IDLE 4665 [(0,0)] HALF_D_PLUS_2 [4661] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
DISCARD 4666 [(0,1)] 0 [4661] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
IDLE 4667 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4668 [(1,0)] D [] [] [] [] [] [] none
MERGE 4669 [(1,0),(0,0)] D [] [4672,4673,4674,4671] [] [] [((0,0),(1,0))] [] none
DISCARD 4670 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4671 [(1,0),(0,0)] D [4669] [] [] [] [((0,0),(1,0))] [4672,4673,4674,4671] CONDITIONAL_S
Y_MEAS 4672 [(1,0)] HALF_D_PLUS_2 [4669] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
IDLE 4673 [(0,0)] HALF_D_PLUS_2 [4669] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
DISCARD 4674 [(1,0)] 0 [4669] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
IDLE 4675 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 4676 [(0,1)] D [] [] [] [] [] [] none
MERGE 4677 [(0,1),(0,0)] D [] [4680,4681,4682,4679] [] [] [((0,0),(0,1))] [] none
DISCARD 4678 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4679 [(0,1),(0,0)] D [4677] [] [] [] [((0,0),(0,1))] [4680,4681,4682,4679] CONDITIONAL_S
Y_MEAS 4680 [(0,1)] HALF_D_PLUS_2 [4677] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
IDLE 4681 [(0,0)] HALF_D_PLUS_2 [4677] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
DISCARD 4682 [(0,1)] 0 [4677] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
IDLE 4683 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 4684 [(1,0)] D [] [] [] [] [] [] none
MERGE 4685 [(1,0),(0,0)] D [] [4688,4689,4690,4687] [] [] [((0,0),(1,0))] [] none
DISCARD 4686 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4687 [(1,0),(0,0)] D [4685] [] [] [] [((0,0),(1,0))] [4688,4689,4690,4687] CONDITIONAL_S
Y_MEAS 4688 [(1,0)] HALF_D_PLUS_2 [4685] [] [] [] [] [4688,4689,4690,4687] CONDITIONAL_S
IDLE 4689 [(0,0)] HALF_D_PLUS_2 [4685] [] [] [] [] [4688,4689,4690,4687] CONDITIONAL_S
DISCARD 4690 [(1,0)] 0 [4685] [] [] [] [] [4688,4689,4690,4687] CONDITIONAL_S
IDLE 4691 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 4692 [(0,1)] D [] [] [] [] [] [] none
MERGE 4693 [(0,1),(0,0)] D [] [4696,4697,4698,4695] [] [] [((0,0),(0,1))] [] none
DISCARD 4694 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4695 [(0,1),(0,0)] D [4693] [] [] [] [((0,0),(0,1))] [4696,4697,4698,4695] CONDITIONAL_S
Y_MEAS 4696 [(0,1)] HALF_D_PLUS_2 [4693] [] [] [] [] [4696,4697,4698,4695] CONDITIONAL_S
IDLE 4697 [(0,0)] HALF_D_PLUS_2 [4693] [] [] [] [] [4696,4697,4698,4695] CONDITIONAL_S
DISCARD 4698 [(0,1)] 0 [4693] [] [] [] [] [4696,4697,4698,4695] CONDITIONAL_S
IDLE 4699 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 4700 [(1,0)] D [] [] [] [] [] [] none
MERGE 4701 [(1,0),(0,0)] D [] [4704,4705,4706,4703] [] [] [((0,0),(1,0))] [] none
DISCARD 4702 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4703 [(1,0),(0,0)] D [4701] [] [] [] [((0,0),(1,0))] [4704,4705,4706,4703] CONDITIONAL_S
Y_MEAS 4704 [(1,0)] HALF_D_PLUS_2 [4701] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
IDLE 4705 [(0,0)] HALF_D_PLUS_2 [4701] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
DISCARD 4706 [(1,0)] 0 [4701] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
IDLE 4707 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 4708 [(0,1)] D [] [] [] [] [] [] none
MERGE 4709 [(0,1),(0,0)] D [] [4712,4713,4714,4711] [] [] [((0,0),(0,1))] [] none
DISCARD 4710 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4711 [(0,1),(0,0)] D [4709] [] [] [] [((0,0),(0,1))] [4712,4713,4714,4711] CONDITIONAL_S
Y_MEAS 4712 [(0,1)] HALF_D_PLUS_2 [4709] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
IDLE 4713 [(0,0)] HALF_D_PLUS_2 [4709] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
DISCARD 4714 [(0,1)] 0 [4709] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
IDLE 4715 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4716 [(1,0)] D [] [] [] [] [] [] none
MERGE 4717 [(1,0),(0,0)] D [] [4720,4721,4722,4719] [] [] [((0,0),(1,0))] [] none
DISCARD 4718 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4719 [(1,0),(0,0)] D [4717] [] [] [] [((0,0),(1,0))] [4720,4721,4722,4719] CONDITIONAL_S
Y_MEAS 4720 [(1,0)] HALF_D_PLUS_2 [4717] [] [] [] [] [4720,4721,4722,4719] CONDITIONAL_S
IDLE 4721 [(0,0)] HALF_D_PLUS_2 [4717] [] [] [] [] [4720,4721,4722,4719] CONDITIONAL_S
DISCARD 4722 [(1,0)] 0 [4717] [] [] [] [] [4720,4721,4722,4719] CONDITIONAL_S
IDLE 4723 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 4724 [(0,1)] D [] [] [] [] [] [] none
MERGE 4725 [(0,1),(0,0)] D [] [4728,4729,4730,4727] [] [] [((0,0),(0,1))] [] none
DISCARD 4726 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4727 [(0,1),(0,0)] D [4725] [] [] [] [((0,0),(0,1))] [4728,4729,4730,4727] CONDITIONAL_S
Y_MEAS 4728 [(0,1)] HALF_D_PLUS_2 [4725] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
IDLE 4729 [(0,0)] HALF_D_PLUS_2 [4725] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
DISCARD 4730 [(0,1)] 0 [4725] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
IDLE 4731 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 4732 [(1,0)] D [] [] [] [] [] [] none
MERGE 4733 [(1,0),(0,0)] D [] [4736,4737,4738,4735] [] [] [((0,0),(1,0))] [] none
DISCARD 4734 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4735 [(1,0),(0,0)] D [4733] [] [] [] [((0,0),(1,0))] [4736,4737,4738,4735] CONDITIONAL_S
Y_MEAS 4736 [(1,0)] HALF_D_PLUS_2 [4733] [] [] [] [] [4736,4737,4738,4735] CONDITIONAL_S
IDLE 4737 [(0,0)] HALF_D_PLUS_2 [4733] [] [] [] [] [4736,4737,4738,4735] CONDITIONAL_S
DISCARD 4738 [(1,0)] 0 [4733] [] [] [] [] [4736,4737,4738,4735] CONDITIONAL_S
IDLE 4739 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 4740 [(0,1)] D [] [] [] [] [] [] none
MERGE 4741 [(0,1),(0,0)] D [] [4744,4745,4746,4743] [] [] [((0,0),(0,1))] [] none
DISCARD 4742 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4743 [(0,1),(0,0)] D [4741] [] [] [] [((0,0),(0,1))] [4744,4745,4746,4743] CONDITIONAL_S
Y_MEAS 4744 [(0,1)] HALF_D_PLUS_2 [4741] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
IDLE 4745 [(0,0)] HALF_D_PLUS_2 [4741] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
DISCARD 4746 [(0,1)] 0 [4741] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
IDLE 4747 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4748 [(1,0)] D [] [] [] [] [] [] none
MERGE 4749 [(1,0),(0,0)] D [] [4752,4753,4754,4751] [] [] [((0,0),(1,0))] [] none
DISCARD 4750 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4751 [(1,0),(0,0)] D [4749] [] [] [] [((0,0),(1,0))] [4752,4753,4754,4751] CONDITIONAL_S
Y_MEAS 4752 [(1,0)] HALF_D_PLUS_2 [4749] [] [] [] [] [4752,4753,4754,4751] CONDITIONAL_S
IDLE 4753 [(0,0)] HALF_D_PLUS_2 [4749] [] [] [] [] [4752,4753,4754,4751] CONDITIONAL_S
DISCARD 4754 [(1,0)] 0 [4749] [] [] [] [] [4752,4753,4754,4751] CONDITIONAL_S
IDLE 4755 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 4756 [(0,1)] D [] [] [] [] [] [] none
MERGE 4757 [(0,1),(0,0)] D [] [4760,4761,4762,4759] [] [] [((0,0),(0,1))] [] none
DISCARD 4758 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4759 [(0,1),(0,0)] D [4757] [] [] [] [((0,0),(0,1))] [4760,4761,4762,4759] CONDITIONAL_S
Y_MEAS 4760 [(0,1)] HALF_D_PLUS_2 [4757] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
IDLE 4761 [(0,0)] HALF_D_PLUS_2 [4757] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
DISCARD 4762 [(0,1)] 0 [4757] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
IDLE 4763 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 4764 [(1,0)] D [] [] [] [] [] [] none
MERGE 4765 [(1,0),(0,0)] D [] [4768,4769,4770,4767] [] [] [((0,0),(1,0))] [] none
DISCARD 4766 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4767 [(1,0),(0,0)] D [4765] [] [] [] [((0,0),(1,0))] [4768,4769,4770,4767] CONDITIONAL_S
Y_MEAS 4768 [(1,0)] HALF_D_PLUS_2 [4765] [] [] [] [] [4768,4769,4770,4767] CONDITIONAL_S
IDLE 4769 [(0,0)] HALF_D_PLUS_2 [4765] [] [] [] [] [4768,4769,4770,4767] CONDITIONAL_S
DISCARD 4770 [(1,0)] 0 [4765] [] [] [] [] [4768,4769,4770,4767] CONDITIONAL_S
IDLE 4771 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 4772 [(0,1)] D [] [] [] [] [] [] none
MERGE 4773 [(0,1),(0,0)] D [] [4776,4777,4778,4775] [] [] [((0,0),(0,1))] [] none
DISCARD 4774 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4775 [(0,1),(0,0)] D [4773] [] [] [] [((0,0),(0,1))] [4776,4777,4778,4775] CONDITIONAL_S
Y_MEAS 4776 [(0,1)] HALF_D_PLUS_2 [4773] [] [] [] [] [4776,4777,4778,4775] CONDITIONAL_S
IDLE 4777 [(0,0)] HALF_D_PLUS_2 [4773] [] [] [] [] [4776,4777,4778,4775] CONDITIONAL_S
DISCARD 4778 [(0,1)] 0 [4773] [] [] [] [] [4776,4777,4778,4775] CONDITIONAL_S
INJECT_T 4779 [(1,0)] D [] [] [] [] [] [] none
MERGE 4780 [(1,0),(0,0)] D [] [4784,4785,4782,4783] [] [] [((0,0),(1,0))] [] none
DISCARD 4781 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4782 [(1,0),(0,0)] D [4780] [] [] [] [((0,0),(1,0))] [4784,4785,4782,4783] CONDITIONAL_S
Y_MEAS 4783 [(1,0)] HALF_D_PLUS_2 [4780] [] [] [] [] [4784,4785,4782,4783] CONDITIONAL_S
IDLE 4784 [(0,0)] HALF_D_PLUS_2 [4780] [] [] [] [] [4784,4785,4782,4783] CONDITIONAL_S
DISCARD 4785 [(1,0)] 0 [4780] [] [] [] [] [4784,4785,4782,4783] CONDITIONAL_S
IDLE 4786 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 4787 [(0,1)] D [] [] [] [] [] [] none
MERGE 4788 [(0,1),(0,0)] D [] [4792,4793,4790,4791] [] [] [((0,0),(0,1))] [] none
DISCARD 4789 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4790 [(0,1),(0,0)] D [4788] [] [] [] [((0,0),(0,1))] [4792,4793,4790,4791] CONDITIONAL_S
Y_MEAS 4791 [(0,1)] HALF_D_PLUS_2 [4788] [] [] [] [] [4792,4793,4790,4791] CONDITIONAL_S
IDLE 4792 [(0,0)] HALF_D_PLUS_2 [4788] [] [] [] [] [4792,4793,4790,4791] CONDITIONAL_S
DISCARD 4793 [(0,1)] 0 [4788] [] [] [] [] [4792,4793,4790,4791] CONDITIONAL_S
IDLE 4794 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 4795 [(1,0)] D [] [] [] [] [] [] none
MERGE 4796 [(1,0),(0,0)] D [] [4800,4801,4798,4799] [] [] [((0,0),(1,0))] [] none
DISCARD 4797 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4798 [(1,0),(0,0)] D [4796] [] [] [] [((0,0),(1,0))] [4800,4801,4798,4799] CONDITIONAL_S
Y_MEAS 4799 [(1,0)] HALF_D_PLUS_2 [4796] [] [] [] [] [4800,4801,4798,4799] CONDITIONAL_S
IDLE 4800 [(0,0)] HALF_D_PLUS_2 [4796] [] [] [] [] [4800,4801,4798,4799] CONDITIONAL_S
DISCARD 4801 [(1,0)] 0 [4796] [] [] [] [] [4800,4801,4798,4799] CONDITIONAL_S
IDLE 4802 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4803 [(0,1)] D [] [] [] [] [] [] none
MERGE 4804 [(0,1),(0,0)] D [] [4808,4809,4806,4807] [] [] [((0,0),(0,1))] [] none
DISCARD 4805 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4806 [(0,1),(0,0)] D [4804] [] [] [] [((0,0),(0,1))] [4808,4809,4806,4807] CONDITIONAL_S
Y_MEAS 4807 [(0,1)] HALF_D_PLUS_2 [4804] [] [] [] [] [4808,4809,4806,4807] CONDITIONAL_S
IDLE 4808 [(0,0)] HALF_D_PLUS_2 [4804] [] [] [] [] [4808,4809,4806,4807] CONDITIONAL_S
DISCARD 4809 [(0,1)] 0 [4804] [] [] [] [] [4808,4809,4806,4807] CONDITIONAL_S
IDLE 4810 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 4811 [(1,0)] D [] [] [] [] [] [] none
MERGE 4812 [(1,0),(0,0)] D [] [4816,4817,4814,4815] [] [] [((0,0),(1,0))] [] none
DISCARD 4813 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4814 [(1,0),(0,0)] D [4812] [] [] [] [((0,0),(1,0))] [4816,4817,4814,4815] CONDITIONAL_S
Y_MEAS 4815 [(1,0)] HALF_D_PLUS_2 [4812] [] [] [] [] [4816,4817,4814,4815] CONDITIONAL_S
IDLE 4816 [(0,0)] HALF_D_PLUS_2 [4812] [] [] [] [] [4816,4817,4814,4815] CONDITIONAL_S
DISCARD 4817 [(1,0)] 0 [4812] [] [] [] [] [4816,4817,4814,4815] CONDITIONAL_S
IDLE 4818 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 4819 [(0,1)] D [] [] [] [] [] [] none
MERGE 4820 [(0,1),(0,0)] D [] [4824,4825,4822,4823] [] [] [((0,0),(0,1))] [] none
DISCARD 4821 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4822 [(0,1),(0,0)] D [4820] [] [] [] [((0,0),(0,1))] [4824,4825,4822,4823] CONDITIONAL_S
Y_MEAS 4823 [(0,1)] HALF_D_PLUS_2 [4820] [] [] [] [] [4824,4825,4822,4823] CONDITIONAL_S
IDLE 4824 [(0,0)] HALF_D_PLUS_2 [4820] [] [] [] [] [4824,4825,4822,4823] CONDITIONAL_S
DISCARD 4825 [(0,1)] 0 [4820] [] [] [] [] [4824,4825,4822,4823] CONDITIONAL_S
IDLE 4826 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 4827 [(1,0)] D [] [] [] [] [] [] none
MERGE 4828 [(1,0),(0,0)] D [] [4832,4833,4830,4831] [] [] [((0,0),(1,0))] [] none
DISCARD 4829 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4830 [(1,0),(0,0)] D [4828] [] [] [] [((0,0),(1,0))] [4832,4833,4830,4831] CONDITIONAL_S
Y_MEAS 4831 [(1,0)] HALF_D_PLUS_2 [4828] [] [] [] [] [4832,4833,4830,4831] CONDITIONAL_S
IDLE 4832 [(0,0)] HALF_D_PLUS_2 [4828] [] [] [] [] [4832,4833,4830,4831] CONDITIONAL_S
DISCARD 4833 [(1,0)] 0 [4828] [] [] [] [] [4832,4833,4830,4831] CONDITIONAL_S
IDLE 4834 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 4835 [(0,1)] D [] [] [] [] [] [] none
MERGE 4836 [(0,1),(0,0)] D [] [4840,4841,4838,4839] [] [] [((0,0),(0,1))] [] none
DISCARD 4837 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4838 [(0,1),(0,0)] D [4836] [] [] [] [((0,0),(0,1))] [4840,4841,4838,4839] CONDITIONAL_S
Y_MEAS 4839 [(0,1)] HALF_D_PLUS_2 [4836] [] [] [] [] [4840,4841,4838,4839] CONDITIONAL_S
IDLE 4840 [(0,0)] HALF_D_PLUS_2 [4836] [] [] [] [] [4840,4841,4838,4839] CONDITIONAL_S
DISCARD 4841 [(0,1)] 0 [4836] [] [] [] [] [4840,4841,4838,4839] CONDITIONAL_S
IDLE 4842 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4843 [(1,0)] D [] [] [] [] [] [] none
MERGE 4844 [(1,0),(0,0)] D [] [4848,4849,4846,4847] [] [] [((0,0),(1,0))] [] none
DISCARD 4845 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4846 [(1,0),(0,0)] D [4844] [] [] [] [((0,0),(1,0))] [4848,4849,4846,4847] CONDITIONAL_S
Y_MEAS 4847 [(1,0)] HALF_D_PLUS_2 [4844] [] [] [] [] [4848,4849,4846,4847] CONDITIONAL_S
IDLE 4848 [(0,0)] HALF_D_PLUS_2 [4844] [] [] [] [] [4848,4849,4846,4847] CONDITIONAL_S
DISCARD 4849 [(1,0)] 0 [4844] [] [] [] [] [4848,4849,4846,4847] CONDITIONAL_S
IDLE 4850 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 4851 [(0,1)] D [] [] [] [] [] [] none
MERGE 4852 [(0,1),(0,0)] D [] [4856,4857,4854,4855] [] [] [((0,0),(0,1))] [] none
DISCARD 4853 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4854 [(0,1),(0,0)] D [4852] [] [] [] [((0,0),(0,1))] [4856,4857,4854,4855] CONDITIONAL_S
Y_MEAS 4855 [(0,1)] HALF_D_PLUS_2 [4852] [] [] [] [] [4856,4857,4854,4855] CONDITIONAL_S
IDLE 4856 [(0,0)] HALF_D_PLUS_2 [4852] [] [] [] [] [4856,4857,4854,4855] CONDITIONAL_S
DISCARD 4857 [(0,1)] 0 [4852] [] [] [] [] [4856,4857,4854,4855] CONDITIONAL_S
IDLE 4858 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 4859 [(1,0)] D [] [] [] [] [] [] none
MERGE 4860 [(1,0),(0,0)] D [] [4864,4865,4862,4863] [] [] [((0,0),(1,0))] [] none
DISCARD 4861 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4862 [(1,0),(0,0)] D [4860] [] [] [] [((0,0),(1,0))] [4864,4865,4862,4863] CONDITIONAL_S
Y_MEAS 4863 [(1,0)] HALF_D_PLUS_2 [4860] [] [] [] [] [4864,4865,4862,4863] CONDITIONAL_S
IDLE 4864 [(0,0)] HALF_D_PLUS_2 [4860] [] [] [] [] [4864,4865,4862,4863] CONDITIONAL_S
DISCARD 4865 [(1,0)] 0 [4860] [] [] [] [] [4864,4865,4862,4863] CONDITIONAL_S
IDLE 4866 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 4867 [(0,1)] D [] [] [] [] [] [] none
MERGE 4868 [(0,1),(0,0)] D [] [4872,4873,4870,4871] [] [] [((0,0),(0,1))] [] none
DISCARD 4869 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4870 [(0,1),(0,0)] D [4868] [] [] [] [((0,0),(0,1))] [4872,4873,4870,4871] CONDITIONAL_S
Y_MEAS 4871 [(0,1)] HALF_D_PLUS_2 [4868] [] [] [] [] [4872,4873,4870,4871] CONDITIONAL_S
IDLE 4872 [(0,0)] HALF_D_PLUS_2 [4868] [] [] [] [] [4872,4873,4870,4871] CONDITIONAL_S
DISCARD 4873 [(0,1)] 0 [4868] [] [] [] [] [4872,4873,4870,4871] CONDITIONAL_S
IDLE 4874 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 4875 [(1,0)] D [] [] [] [] [] [] none
MERGE 4876 [(1,0),(0,0)] D [] [4880,4881,4878,4879] [] [] [((0,0),(1,0))] [] none
DISCARD 4877 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4878 [(1,0),(0,0)] D [4876] [] [] [] [((0,0),(1,0))] [4880,4881,4878,4879] CONDITIONAL_S
Y_MEAS 4879 [(1,0)] HALF_D_PLUS_2 [4876] [] [] [] [] [4880,4881,4878,4879] CONDITIONAL_S
IDLE 4880 [(0,0)] HALF_D_PLUS_2 [4876] [] [] [] [] [4880,4881,4878,4879] CONDITIONAL_S
DISCARD 4881 [(1,0)] 0 [4876] [] [] [] [] [4880,4881,4878,4879] CONDITIONAL_S
IDLE 4882 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 4883 [(0,1)] D [] [] [] [] [] [] none
MERGE 4884 [(0,1),(0,0)] D [] [4888,4889,4886,4887] [] [] [((0,0),(0,1))] [] none
DISCARD 4885 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4886 [(0,1),(0,0)] D [4884] [] [] [] [((0,0),(0,1))] [4888,4889,4886,4887] CONDITIONAL_S
Y_MEAS 4887 [(0,1)] HALF_D_PLUS_2 [4884] [] [] [] [] [4888,4889,4886,4887] CONDITIONAL_S
IDLE 4888 [(0,0)] HALF_D_PLUS_2 [4884] [] [] [] [] [4888,4889,4886,4887] CONDITIONAL_S
DISCARD 4889 [(0,1)] 0 [4884] [] [] [] [] [4888,4889,4886,4887] CONDITIONAL_S
IDLE 4890 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 4891 [(1,0)] D [] [] [] [] [] [] none
MERGE 4892 [(1,0),(0,0)] D [] [4896,4897,4894,4895] [] [] [((0,0),(1,0))] [] none
DISCARD 4893 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4894 [(1,0),(0,0)] D [4892] [] [] [] [((0,0),(1,0))] [4896,4897,4894,4895] CONDITIONAL_S
Y_MEAS 4895 [(1,0)] HALF_D_PLUS_2 [4892] [] [] [] [] [4896,4897,4894,4895] CONDITIONAL_S
IDLE 4896 [(0,0)] HALF_D_PLUS_2 [4892] [] [] [] [] [4896,4897,4894,4895] CONDITIONAL_S
DISCARD 4897 [(1,0)] 0 [4892] [] [] [] [] [4896,4897,4894,4895] CONDITIONAL_S
IDLE 4898 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 4899 [(0,1)] D [] [] [] [] [] [] none
MERGE 4900 [(0,1),(0,0)] D [] [4904,4905,4902,4903] [] [] [((0,0),(0,1))] [] none
DISCARD 4901 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4902 [(0,1),(0,0)] D [4900] [] [] [] [((0,0),(0,1))] [4904,4905,4902,4903] CONDITIONAL_S
Y_MEAS 4903 [(0,1)] HALF_D_PLUS_2 [4900] [] [] [] [] [4904,4905,4902,4903] CONDITIONAL_S
IDLE 4904 [(0,0)] HALF_D_PLUS_2 [4900] [] [] [] [] [4904,4905,4902,4903] CONDITIONAL_S
DISCARD 4905 [(0,1)] 0 [4900] [] [] [] [] [4904,4905,4902,4903] CONDITIONAL_S
IDLE 4906 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4907 [(1,0)] D [] [] [] [] [] [] none
MERGE 4908 [(1,0),(0,0)] D [] [4912,4913,4910,4911] [] [] [((0,0),(1,0))] [] none
DISCARD 4909 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4910 [(1,0),(0,0)] D [4908] [] [] [] [((0,0),(1,0))] [4912,4913,4910,4911] CONDITIONAL_S
Y_MEAS 4911 [(1,0)] HALF_D_PLUS_2 [4908] [] [] [] [] [4912,4913,4910,4911] CONDITIONAL_S
IDLE 4912 [(0,0)] HALF_D_PLUS_2 [4908] [] [] [] [] [4912,4913,4910,4911] CONDITIONAL_S
DISCARD 4913 [(1,0)] 0 [4908] [] [] [] [] [4912,4913,4910,4911] CONDITIONAL_S
IDLE 4914 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 4915 [(0,1)] D [] [] [] [] [] [] none
MERGE 4916 [(0,1),(0,0)] D [] [4920,4921,4918,4919] [] [] [((0,0),(0,1))] [] none
DISCARD 4917 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4918 [(0,1),(0,0)] D [4916] [] [] [] [((0,0),(0,1))] [4920,4921,4918,4919] CONDITIONAL_S
Y_MEAS 4919 [(0,1)] HALF_D_PLUS_2 [4916] [] [] [] [] [4920,4921,4918,4919] CONDITIONAL_S
IDLE 4920 [(0,0)] HALF_D_PLUS_2 [4916] [] [] [] [] [4920,4921,4918,4919] CONDITIONAL_S
DISCARD 4921 [(0,1)] 0 [4916] [] [] [] [] [4920,4921,4918,4919] CONDITIONAL_S
IDLE 4922 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 4923 [(1,0)] D [] [] [] [] [] [] none
MERGE 4924 [(1,0),(0,0)] D [] [4928,4929,4926,4927] [] [] [((0,0),(1,0))] [] none
DISCARD 4925 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4926 [(1,0),(0,0)] D [4924] [] [] [] [((0,0),(1,0))] [4928,4929,4926,4927] CONDITIONAL_S
Y_MEAS 4927 [(1,0)] HALF_D_PLUS_2 [4924] [] [] [] [] [4928,4929,4926,4927] CONDITIONAL_S
IDLE 4928 [(0,0)] HALF_D_PLUS_2 [4924] [] [] [] [] [4928,4929,4926,4927] CONDITIONAL_S
DISCARD 4929 [(1,0)] 0 [4924] [] [] [] [] [4928,4929,4926,4927] CONDITIONAL_S
IDLE 4930 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 4931 [(0,1)] D [] [] [] [] [] [] none
MERGE 4932 [(0,1),(0,0)] D [] [4936,4937,4934,4935] [] [] [((0,0),(0,1))] [] none
DISCARD 4933 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4934 [(0,1),(0,0)] D [4932] [] [] [] [((0,0),(0,1))] [4936,4937,4934,4935] CONDITIONAL_S
Y_MEAS 4935 [(0,1)] HALF_D_PLUS_2 [4932] [] [] [] [] [4936,4937,4934,4935] CONDITIONAL_S
IDLE 4936 [(0,0)] HALF_D_PLUS_2 [4932] [] [] [] [] [4936,4937,4934,4935] CONDITIONAL_S
DISCARD 4937 [(0,1)] 0 [4932] [] [] [] [] [4936,4937,4934,4935] CONDITIONAL_S
IDLE 4938 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 4939 [(1,0)] D [] [] [] [] [] [] none
MERGE 4940 [(1,0),(0,0)] D [] [4944,4945,4942,4943] [] [] [((0,0),(1,0))] [] none
DISCARD 4941 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4942 [(1,0),(0,0)] D [4940] [] [] [] [((0,0),(1,0))] [4944,4945,4942,4943] CONDITIONAL_S
Y_MEAS 4943 [(1,0)] HALF_D_PLUS_2 [4940] [] [] [] [] [4944,4945,4942,4943] CONDITIONAL_S
IDLE 4944 [(0,0)] HALF_D_PLUS_2 [4940] [] [] [] [] [4944,4945,4942,4943] CONDITIONAL_S
DISCARD 4945 [(1,0)] 0 [4940] [] [] [] [] [4944,4945,4942,4943] CONDITIONAL_S
IDLE 4946 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 4947 [(0,1)] D [] [] [] [] [] [] none
MERGE 4948 [(0,1),(0,0)] D [] [4952,4953,4950,4951] [] [] [((0,0),(0,1))] [] none
DISCARD 4949 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4950 [(0,1),(0,0)] D [4948] [] [] [] [((0,0),(0,1))] [4952,4953,4950,4951] CONDITIONAL_S
Y_MEAS 4951 [(0,1)] HALF_D_PLUS_2 [4948] [] [] [] [] [4952,4953,4950,4951] CONDITIONAL_S
IDLE 4952 [(0,0)] HALF_D_PLUS_2 [4948] [] [] [] [] [4952,4953,4950,4951] CONDITIONAL_S
DISCARD 4953 [(0,1)] 0 [4948] [] [] [] [] [4952,4953,4950,4951] CONDITIONAL_S
IDLE 4954 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4955 [(1,0)] D [] [] [] [] [] [] none
MERGE 4956 [(1,0),(0,0)] D [] [4960,4961,4958,4959] [] [] [((0,0),(1,0))] [] none
DISCARD 4957 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4958 [(1,0),(0,0)] D [4956] [] [] [] [((0,0),(1,0))] [4960,4961,4958,4959] CONDITIONAL_S
Y_MEAS 4959 [(1,0)] HALF_D_PLUS_2 [4956] [] [] [] [] [4960,4961,4958,4959] CONDITIONAL_S
IDLE 4960 [(0,0)] HALF_D_PLUS_2 [4956] [] [] [] [] [4960,4961,4958,4959] CONDITIONAL_S
DISCARD 4961 [(1,0)] 0 [4956] [] [] [] [] [4960,4961,4958,4959] CONDITIONAL_S
IDLE 4962 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 4963 [(0,1)] D [] [] [] [] [] [] none
MERGE 4964 [(0,1),(0,0)] D [] [4968,4969,4966,4967] [] [] [((0,0),(0,1))] [] none
DISCARD 4965 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4966 [(0,1),(0,0)] D [4964] [] [] [] [((0,0),(0,1))] [4968,4969,4966,4967] CONDITIONAL_S
Y_MEAS 4967 [(0,1)] HALF_D_PLUS_2 [4964] [] [] [] [] [4968,4969,4966,4967] CONDITIONAL_S
IDLE 4968 [(0,0)] HALF_D_PLUS_2 [4964] [] [] [] [] [4968,4969,4966,4967] CONDITIONAL_S
DISCARD 4969 [(0,1)] 0 [4964] [] [] [] [] [4968,4969,4966,4967] CONDITIONAL_S
IDLE 4970 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4971 [(1,0)] D [] [] [] [] [] [] none
MERGE 4972 [(1,0),(0,0)] D [] [4976,4977,4974,4975] [] [] [((0,0),(1,0))] [] none
DISCARD 4973 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4974 [(1,0),(0,0)] D [4972] [] [] [] [((0,0),(1,0))] [4976,4977,4974,4975] CONDITIONAL_S
Y_MEAS 4975 [(1,0)] HALF_D_PLUS_2 [4972] [] [] [] [] [4976,4977,4974,4975] CONDITIONAL_S
IDLE 4976 [(0,0)] HALF_D_PLUS_2 [4972] [] [] [] [] [4976,4977,4974,4975] CONDITIONAL_S
DISCARD 4977 [(1,0)] 0 [4972] [] [] [] [] [4976,4977,4974,4975] CONDITIONAL_S
IDLE 4978 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 4979 [(0,1)] D [] [] [] [] [] [] none
MERGE 4980 [(0,1),(0,0)] D [] [4984,4985,4982,4983] [] [] [((0,0),(0,1))] [] none
DISCARD 4981 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4982 [(0,1),(0,0)] D [4980] [] [] [] [((0,0),(0,1))] [4984,4985,4982,4983] CONDITIONAL_S
Y_MEAS 4983 [(0,1)] HALF_D_PLUS_2 [4980] [] [] [] [] [4984,4985,4982,4983] CONDITIONAL_S
IDLE 4984 [(0,0)] HALF_D_PLUS_2 [4980] [] [] [] [] [4984,4985,4982,4983] CONDITIONAL_S
DISCARD 4985 [(0,1)] 0 [4980] [] [] [] [] [4984,4985,4982,4983] CONDITIONAL_S
IDLE 4986 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 4987 [(1,0)] D [] [] [] [] [] [] none
MERGE 4988 [(1,0),(0,0)] D [] [4992,4993,4990,4991] [] [] [((0,0),(1,0))] [] none
DISCARD 4989 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4990 [(1,0),(0,0)] D [4988] [] [] [] [((0,0),(1,0))] [4992,4993,4990,4991] CONDITIONAL_S
Y_MEAS 4991 [(1,0)] HALF_D_PLUS_2 [4988] [] [] [] [] [4992,4993,4990,4991] CONDITIONAL_S
IDLE 4992 [(0,0)] HALF_D_PLUS_2 [4988] [] [] [] [] [4992,4993,4990,4991] CONDITIONAL_S
DISCARD 4993 [(1,0)] 0 [4988] [] [] [] [] [4992,4993,4990,4991] CONDITIONAL_S
IDLE 4994 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 4995 [(0,1)] D [] [] [] [] [] [] none
MERGE 4996 [(0,1),(0,0)] D [] [5000,5001,4998,4999] [] [] [((0,0),(0,1))] [] none
DISCARD 4997 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4998 [(0,1),(0,0)] D [4996] [] [] [] [((0,0),(0,1))] [5000,5001,4998,4999] CONDITIONAL_S
Y_MEAS 4999 [(0,1)] HALF_D_PLUS_2 [4996] [] [] [] [] [5000,5001,4998,4999] CONDITIONAL_S
IDLE 5000 [(0,0)] HALF_D_PLUS_2 [4996] [] [] [] [] [5000,5001,4998,4999] CONDITIONAL_S
DISCARD 5001 [(0,1)] 0 [4996] [] [] [] [] [5000,5001,4998,4999] CONDITIONAL_S
IDLE 5002 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 5003 [(1,0)] D [] [] [] [] [] [] none
MERGE 5004 [(1,0),(0,0)] D [] [5008,5009,5006,5007] [] [] [((0,0),(1,0))] [] none
DISCARD 5005 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5006 [(1,0),(0,0)] D [5004] [] [] [] [((0,0),(1,0))] [5008,5009,5006,5007] CONDITIONAL_S
Y_MEAS 5007 [(1,0)] HALF_D_PLUS_2 [5004] [] [] [] [] [5008,5009,5006,5007] CONDITIONAL_S
IDLE 5008 [(0,0)] HALF_D_PLUS_2 [5004] [] [] [] [] [5008,5009,5006,5007] CONDITIONAL_S
DISCARD 5009 [(1,0)] 0 [5004] [] [] [] [] [5008,5009,5006,5007] CONDITIONAL_S
IDLE 5010 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 5011 [(0,1)] D [] [] [] [] [] [] none
MERGE 5012 [(0,1),(0,0)] D [] [5016,5017,5014,5015] [] [] [((0,0),(0,1))] [] none
DISCARD 5013 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5014 [(0,1),(0,0)] D [5012] [] [] [] [((0,0),(0,1))] [5016,5017,5014,5015] CONDITIONAL_S
Y_MEAS 5015 [(0,1)] HALF_D_PLUS_2 [5012] [] [] [] [] [5016,5017,5014,5015] CONDITIONAL_S
IDLE 5016 [(0,0)] HALF_D_PLUS_2 [5012] [] [] [] [] [5016,5017,5014,5015] CONDITIONAL_S
DISCARD 5017 [(0,1)] 0 [5012] [] [] [] [] [5016,5017,5014,5015] CONDITIONAL_S
IDLE 5018 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5019 [(1,0)] D [] [] [] [] [] [] none
MERGE 5020 [(1,0),(0,0)] D [] [5024,5025,5022,5023] [] [] [((0,0),(1,0))] [] none
DISCARD 5021 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5022 [(1,0),(0,0)] D [5020] [] [] [] [((0,0),(1,0))] [5024,5025,5022,5023] CONDITIONAL_S
Y_MEAS 5023 [(1,0)] HALF_D_PLUS_2 [5020] [] [] [] [] [5024,5025,5022,5023] CONDITIONAL_S
IDLE 5024 [(0,0)] HALF_D_PLUS_2 [5020] [] [] [] [] [5024,5025,5022,5023] CONDITIONAL_S
DISCARD 5025 [(1,0)] 0 [5020] [] [] [] [] [5024,5025,5022,5023] CONDITIONAL_S
IDLE 5026 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 5027 [(0,1)] D [] [] [] [] [] [] none
MERGE 5028 [(0,1),(0,0)] D [] [5032,5033,5030,5031] [] [] [((0,0),(0,1))] [] none
DISCARD 5029 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5030 [(0,1),(0,0)] D [5028] [] [] [] [((0,0),(0,1))] [5032,5033,5030,5031] CONDITIONAL_S
Y_MEAS 5031 [(0,1)] HALF_D_PLUS_2 [5028] [] [] [] [] [5032,5033,5030,5031] CONDITIONAL_S
IDLE 5032 [(0,0)] HALF_D_PLUS_2 [5028] [] [] [] [] [5032,5033,5030,5031] CONDITIONAL_S
DISCARD 5033 [(0,1)] 0 [5028] [] [] [] [] [5032,5033,5030,5031] CONDITIONAL_S
IDLE 5034 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 5035 [(1,0)] D [] [] [] [] [] [] none
MERGE 5036 [(1,0),(0,0)] D [] [5040,5041,5038,5039] [] [] [((0,0),(1,0))] [] none
DISCARD 5037 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5038 [(1,0),(0,0)] D [5036] [] [] [] [((0,0),(1,0))] [5040,5041,5038,5039] CONDITIONAL_S
Y_MEAS 5039 [(1,0)] HALF_D_PLUS_2 [5036] [] [] [] [] [5040,5041,5038,5039] CONDITIONAL_S
IDLE 5040 [(0,0)] HALF_D_PLUS_2 [5036] [] [] [] [] [5040,5041,5038,5039] CONDITIONAL_S
DISCARD 5041 [(1,0)] 0 [5036] [] [] [] [] [5040,5041,5038,5039] CONDITIONAL_S
IDLE 5042 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 5043 [(0,1)] D [] [] [] [] [] [] none
MERGE 5044 [(0,1),(0,0)] D [] [5048,5049,5046,5047] [] [] [((0,0),(0,1))] [] none
DISCARD 5045 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5046 [(0,1),(0,0)] D [5044] [] [] [] [((0,0),(0,1))] [5048,5049,5046,5047] CONDITIONAL_S
Y_MEAS 5047 [(0,1)] HALF_D_PLUS_2 [5044] [] [] [] [] [5048,5049,5046,5047] CONDITIONAL_S
IDLE 5048 [(0,0)] HALF_D_PLUS_2 [5044] [] [] [] [] [5048,5049,5046,5047] CONDITIONAL_S
DISCARD 5049 [(0,1)] 0 [5044] [] [] [] [] [5048,5049,5046,5047] CONDITIONAL_S
IDLE 5050 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 5051 [(1,0)] D [] [] [] [] [] [] none
MERGE 5052 [(1,0),(0,0)] D [] [5056,5057,5054,5055] [] [] [((0,0),(1,0))] [] none
DISCARD 5053 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5054 [(1,0),(0,0)] D [5052] [] [] [] [((0,0),(1,0))] [5056,5057,5054,5055] CONDITIONAL_S
Y_MEAS 5055 [(1,0)] HALF_D_PLUS_2 [5052] [] [] [] [] [5056,5057,5054,5055] CONDITIONAL_S
IDLE 5056 [(0,0)] HALF_D_PLUS_2 [5052] [] [] [] [] [5056,5057,5054,5055] CONDITIONAL_S
DISCARD 5057 [(1,0)] 0 [5052] [] [] [] [] [5056,5057,5054,5055] CONDITIONAL_S
IDLE 5058 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 5059 [(0,1)] D [] [] [] [] [] [] none
MERGE 5060 [(0,1),(0,0)] D [] [5064,5065,5062,5063] [] [] [((0,0),(0,1))] [] none
DISCARD 5061 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5062 [(0,1),(0,0)] D [5060] [] [] [] [((0,0),(0,1))] [5064,5065,5062,5063] CONDITIONAL_S
Y_MEAS 5063 [(0,1)] HALF_D_PLUS_2 [5060] [] [] [] [] [5064,5065,5062,5063] CONDITIONAL_S
IDLE 5064 [(0,0)] HALF_D_PLUS_2 [5060] [] [] [] [] [5064,5065,5062,5063] CONDITIONAL_S
DISCARD 5065 [(0,1)] 0 [5060] [] [] [] [] [5064,5065,5062,5063] CONDITIONAL_S
IDLE 5066 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 5067 [(1,0)] D [] [] [] [] [] [] none
MERGE 5068 [(1,0),(0,0)] D [] [5072,5073,5070,5071] [] [] [((0,0),(1,0))] [] none
DISCARD 5069 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5070 [(1,0),(0,0)] D [5068] [] [] [] [((0,0),(1,0))] [5072,5073,5070,5071] CONDITIONAL_S
Y_MEAS 5071 [(1,0)] HALF_D_PLUS_2 [5068] [] [] [] [] [5072,5073,5070,5071] CONDITIONAL_S
IDLE 5072 [(0,0)] HALF_D_PLUS_2 [5068] [] [] [] [] [5072,5073,5070,5071] CONDITIONAL_S
DISCARD 5073 [(1,0)] 0 [5068] [] [] [] [] [5072,5073,5070,5071] CONDITIONAL_S
IDLE 5074 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 5075 [(0,1)] D [] [] [] [] [] [] none
MERGE 5076 [(0,1),(0,0)] D [] [5080,5081,5078,5079] [] [] [((0,0),(0,1))] [] none
DISCARD 5077 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5078 [(0,1),(0,0)] D [5076] [] [] [] [((0,0),(0,1))] [5080,5081,5078,5079] CONDITIONAL_S
Y_MEAS 5079 [(0,1)] HALF_D_PLUS_2 [5076] [] [] [] [] [5080,5081,5078,5079] CONDITIONAL_S
IDLE 5080 [(0,0)] HALF_D_PLUS_2 [5076] [] [] [] [] [5080,5081,5078,5079] CONDITIONAL_S
DISCARD 5081 [(0,1)] 0 [5076] [] [] [] [] [5080,5081,5078,5079] CONDITIONAL_S
IDLE 5082 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5083 [(1,0)] D [] [] [] [] [] [] none
MERGE 5084 [(1,0),(0,0)] D [] [5088,5089,5086,5087] [] [] [((0,0),(1,0))] [] none
DISCARD 5085 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5086 [(1,0),(0,0)] D [5084] [] [] [] [((0,0),(1,0))] [5088,5089,5086,5087] CONDITIONAL_S
Y_MEAS 5087 [(1,0)] HALF_D_PLUS_2 [5084] [] [] [] [] [5088,5089,5086,5087] CONDITIONAL_S
IDLE 5088 [(0,0)] HALF_D_PLUS_2 [5084] [] [] [] [] [5088,5089,5086,5087] CONDITIONAL_S
DISCARD 5089 [(1,0)] 0 [5084] [] [] [] [] [5088,5089,5086,5087] CONDITIONAL_S
IDLE 5090 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5091 [(0,1)] D [] [] [] [] [] [] none
MERGE 5092 [(0,1),(0,0)] D [] [5096,5097,5094,5095] [] [] [((0,0),(0,1))] [] none
DISCARD 5093 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5094 [(0,1),(0,0)] D [5092] [] [] [] [((0,0),(0,1))] [5096,5097,5094,5095] CONDITIONAL_S
Y_MEAS 5095 [(0,1)] HALF_D_PLUS_2 [5092] [] [] [] [] [5096,5097,5094,5095] CONDITIONAL_S
IDLE 5096 [(0,0)] HALF_D_PLUS_2 [5092] [] [] [] [] [5096,5097,5094,5095] CONDITIONAL_S
DISCARD 5097 [(0,1)] 0 [5092] [] [] [] [] [5096,5097,5094,5095] CONDITIONAL_S
IDLE 5098 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 5099 [(1,0)] D [] [] [] [] [] [] none
MERGE 5100 [(1,0),(0,0)] D [] [5104,5105,5102,5103] [] [] [((0,0),(1,0))] [] none
DISCARD 5101 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5102 [(1,0),(0,0)] D [5100] [] [] [] [((0,0),(1,0))] [5104,5105,5102,5103] CONDITIONAL_S
Y_MEAS 5103 [(1,0)] HALF_D_PLUS_2 [5100] [] [] [] [] [5104,5105,5102,5103] CONDITIONAL_S
IDLE 5104 [(0,0)] HALF_D_PLUS_2 [5100] [] [] [] [] [5104,5105,5102,5103] CONDITIONAL_S
DISCARD 5105 [(1,0)] 0 [5100] [] [] [] [] [5104,5105,5102,5103] CONDITIONAL_S
IDLE 5106 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 5107 [(0,1)] D [] [] [] [] [] [] none
MERGE 5108 [(0,1),(0,0)] D [] [5112,5113,5110,5111] [] [] [((0,0),(0,1))] [] none
DISCARD 5109 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5110 [(0,1),(0,0)] D [5108] [] [] [] [((0,0),(0,1))] [5112,5113,5110,5111] CONDITIONAL_S
Y_MEAS 5111 [(0,1)] HALF_D_PLUS_2 [5108] [] [] [] [] [5112,5113,5110,5111] CONDITIONAL_S
IDLE 5112 [(0,0)] HALF_D_PLUS_2 [5108] [] [] [] [] [5112,5113,5110,5111] CONDITIONAL_S
DISCARD 5113 [(0,1)] 0 [5108] [] [] [] [] [5112,5113,5110,5111] CONDITIONAL_S
IDLE 5114 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 5115 [(1,0)] D [] [] [] [] [] [] none
MERGE 5116 [(1,0),(0,0)] D [] [5120,5121,5118,5119] [] [] [((0,0),(1,0))] [] none
DISCARD 5117 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5118 [(1,0),(0,0)] D [5116] [] [] [] [((0,0),(1,0))] [5120,5121,5118,5119] CONDITIONAL_S
Y_MEAS 5119 [(1,0)] HALF_D_PLUS_2 [5116] [] [] [] [] [5120,5121,5118,5119] CONDITIONAL_S
IDLE 5120 [(0,0)] HALF_D_PLUS_2 [5116] [] [] [] [] [5120,5121,5118,5119] CONDITIONAL_S
DISCARD 5121 [(1,0)] 0 [5116] [] [] [] [] [5120,5121,5118,5119] CONDITIONAL_S
IDLE 5122 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5123 [(0,1)] D [] [] [] [] [] [] none
MERGE 5124 [(0,1),(0,0)] D [] [5128,5129,5126,5127] [] [] [((0,0),(0,1))] [] none
DISCARD 5125 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5126 [(0,1),(0,0)] D [5124] [] [] [] [((0,0),(0,1))] [5128,5129,5126,5127] CONDITIONAL_S
Y_MEAS 5127 [(0,1)] HALF_D_PLUS_2 [5124] [] [] [] [] [5128,5129,5126,5127] CONDITIONAL_S
IDLE 5128 [(0,0)] HALF_D_PLUS_2 [5124] [] [] [] [] [5128,5129,5126,5127] CONDITIONAL_S
DISCARD 5129 [(0,1)] 0 [5124] [] [] [] [] [5128,5129,5126,5127] CONDITIONAL_S
IDLE 5130 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 5131 [(1,0)] D [] [] [] [] [] [] none
MERGE 5132 [(1,0),(0,0)] D [] [5136,5137,5134,5135] [] [] [((0,0),(1,0))] [] none
DISCARD 5133 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5134 [(1,0),(0,0)] D [5132] [] [] [] [((0,0),(1,0))] [5136,5137,5134,5135] CONDITIONAL_S
Y_MEAS 5135 [(1,0)] HALF_D_PLUS_2 [5132] [] [] [] [] [5136,5137,5134,5135] CONDITIONAL_S
IDLE 5136 [(0,0)] HALF_D_PLUS_2 [5132] [] [] [] [] [5136,5137,5134,5135] CONDITIONAL_S
DISCARD 5137 [(1,0)] 0 [5132] [] [] [] [] [5136,5137,5134,5135] CONDITIONAL_S
IDLE 5138 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 5139 [(0,1)] D [] [] [] [] [] [] none
MERGE 5140 [(0,1),(0,0)] D [] [5144,5145,5142,5143] [] [] [((0,0),(0,1))] [] none
DISCARD 5141 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5142 [(0,1),(0,0)] D [5140] [] [] [] [((0,0),(0,1))] [5144,5145,5142,5143] CONDITIONAL_S
Y_MEAS 5143 [(0,1)] HALF_D_PLUS_2 [5140] [] [] [] [] [5144,5145,5142,5143] CONDITIONAL_S
IDLE 5144 [(0,0)] HALF_D_PLUS_2 [5140] [] [] [] [] [5144,5145,5142,5143] CONDITIONAL_S
DISCARD 5145 [(0,1)] 0 [5140] [] [] [] [] [5144,5145,5142,5143] CONDITIONAL_S
IDLE 5146 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 5147 [(1,0)] D [] [] [] [] [] [] none
MERGE 5148 [(1,0),(0,0)] D [] [5152,5153,5150,5151] [] [] [((0,0),(1,0))] [] none
DISCARD 5149 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5150 [(1,0),(0,0)] D [5148] [] [] [] [((0,0),(1,0))] [5152,5153,5150,5151] CONDITIONAL_S
Y_MEAS 5151 [(1,0)] HALF_D_PLUS_2 [5148] [] [] [] [] [5152,5153,5150,5151] CONDITIONAL_S
IDLE 5152 [(0,0)] HALF_D_PLUS_2 [5148] [] [] [] [] [5152,5153,5150,5151] CONDITIONAL_S
DISCARD 5153 [(1,0)] 0 [5148] [] [] [] [] [5152,5153,5150,5151] CONDITIONAL_S
IDLE 5154 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 5155 [(0,1)] D [] [] [] [] [] [] none
MERGE 5156 [(0,1),(0,0)] D [] [5160,5161,5158,5159] [] [] [((0,0),(0,1))] [] none
DISCARD 5157 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5158 [(0,1),(0,0)] D [5156] [] [] [] [((0,0),(0,1))] [5160,5161,5158,5159] CONDITIONAL_S
Y_MEAS 5159 [(0,1)] HALF_D_PLUS_2 [5156] [] [] [] [] [5160,5161,5158,5159] CONDITIONAL_S
IDLE 5160 [(0,0)] HALF_D_PLUS_2 [5156] [] [] [] [] [5160,5161,5158,5159] CONDITIONAL_S
DISCARD 5161 [(0,1)] 0 [5156] [] [] [] [] [5160,5161,5158,5159] CONDITIONAL_S
IDLE 5162 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 5163 [(1,0)] D [] [] [] [] [] [] none
MERGE 5164 [(1,0),(0,0)] D [] [5168,5169,5166,5167] [] [] [((0,0),(1,0))] [] none
DISCARD 5165 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5166 [(1,0),(0,0)] D [5164] [] [] [] [((0,0),(1,0))] [5168,5169,5166,5167] CONDITIONAL_S
Y_MEAS 5167 [(1,0)] HALF_D_PLUS_2 [5164] [] [] [] [] [5168,5169,5166,5167] CONDITIONAL_S
IDLE 5168 [(0,0)] HALF_D_PLUS_2 [5164] [] [] [] [] [5168,5169,5166,5167] CONDITIONAL_S
DISCARD 5169 [(1,0)] 0 [5164] [] [] [] [] [5168,5169,5166,5167] CONDITIONAL_S
IDLE 5170 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5171 [(0,1)] D [] [] [] [] [] [] none
MERGE 5172 [(0,1),(0,0)] D [] [5176,5177,5174,5175] [] [] [((0,0),(0,1))] [] none
DISCARD 5173 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5174 [(0,1),(0,0)] D [5172] [] [] [] [((0,0),(0,1))] [5176,5177,5174,5175] CONDITIONAL_S
Y_MEAS 5175 [(0,1)] HALF_D_PLUS_2 [5172] [] [] [] [] [5176,5177,5174,5175] CONDITIONAL_S
IDLE 5176 [(0,0)] HALF_D_PLUS_2 [5172] [] [] [] [] [5176,5177,5174,5175] CONDITIONAL_S
DISCARD 5177 [(0,1)] 0 [5172] [] [] [] [] [5176,5177,5174,5175] CONDITIONAL_S
IDLE 5178 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 5179 [(1,0)] D [] [] [] [] [] [] none
MERGE 5180 [(1,0),(0,0)] D [] [5184,5185,5182,5183] [] [] [((0,0),(1,0))] [] none
DISCARD 5181 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5182 [(1,0),(0,0)] D [5180] [] [] [] [((0,0),(1,0))] [5184,5185,5182,5183] CONDITIONAL_S
Y_MEAS 5183 [(1,0)] HALF_D_PLUS_2 [5180] [] [] [] [] [5184,5185,5182,5183] CONDITIONAL_S
IDLE 5184 [(0,0)] HALF_D_PLUS_2 [5180] [] [] [] [] [5184,5185,5182,5183] CONDITIONAL_S
DISCARD 5185 [(1,0)] 0 [5180] [] [] [] [] [5184,5185,5182,5183] CONDITIONAL_S
IDLE 5186 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 5187 [(0,1)] D [] [] [] [] [] [] none
MERGE 5188 [(0,1),(0,0)] D [] [5192,5193,5190,5191] [] [] [((0,0),(0,1))] [] none
DISCARD 5189 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5190 [(0,1),(0,0)] D [5188] [] [] [] [((0,0),(0,1))] [5192,5193,5190,5191] CONDITIONAL_S
Y_MEAS 5191 [(0,1)] HALF_D_PLUS_2 [5188] [] [] [] [] [5192,5193,5190,5191] CONDITIONAL_S
IDLE 5192 [(0,0)] HALF_D_PLUS_2 [5188] [] [] [] [] [5192,5193,5190,5191] CONDITIONAL_S
DISCARD 5193 [(0,1)] 0 [5188] [] [] [] [] [5192,5193,5190,5191] CONDITIONAL_S
IDLE 5194 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 5195 [(1,0)] D [] [] [] [] [] [] none
MERGE 5196 [(1,0),(0,0)] D [] [5200,5201,5198,5199] [] [] [((0,0),(1,0))] [] none
DISCARD 5197 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5198 [(1,0),(0,0)] D [5196] [] [] [] [((0,0),(1,0))] [5200,5201,5198,5199] CONDITIONAL_S
Y_MEAS 5199 [(1,0)] HALF_D_PLUS_2 [5196] [] [] [] [] [5200,5201,5198,5199] CONDITIONAL_S
IDLE 5200 [(0,0)] HALF_D_PLUS_2 [5196] [] [] [] [] [5200,5201,5198,5199] CONDITIONAL_S
DISCARD 5201 [(1,0)] 0 [5196] [] [] [] [] [5200,5201,5198,5199] CONDITIONAL_S
IDLE 5202 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 5203 [(0,1)] D [] [] [] [] [] [] none
MERGE 5204 [(0,1),(0,0)] D [] [5208,5209,5206,5207] [] [] [((0,0),(0,1))] [] none
DISCARD 5205 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5206 [(0,1),(0,0)] D [5204] [] [] [] [((0,0),(0,1))] [5208,5209,5206,5207] CONDITIONAL_S
Y_MEAS 5207 [(0,1)] HALF_D_PLUS_2 [5204] [] [] [] [] [5208,5209,5206,5207] CONDITIONAL_S
IDLE 5208 [(0,0)] HALF_D_PLUS_2 [5204] [] [] [] [] [5208,5209,5206,5207] CONDITIONAL_S
DISCARD 5209 [(0,1)] 0 [5204] [] [] [] [] [5208,5209,5206,5207] CONDITIONAL_S
IDLE 5210 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 5211 [(1,0)] D [] [] [] [] [] [] none
MERGE 5212 [(1,0),(0,0)] D [] [5216,5217,5214,5215] [] [] [((0,0),(1,0))] [] none
DISCARD 5213 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5214 [(1,0),(0,0)] D [5212] [] [] [] [((0,0),(1,0))] [5216,5217,5214,5215] CONDITIONAL_S
Y_MEAS 5215 [(1,0)] HALF_D_PLUS_2 [5212] [] [] [] [] [5216,5217,5214,5215] CONDITIONAL_S
IDLE 5216 [(0,0)] HALF_D_PLUS_2 [5212] [] [] [] [] [5216,5217,5214,5215] CONDITIONAL_S
DISCARD 5217 [(1,0)] 0 [5212] [] [] [] [] [5216,5217,5214,5215] CONDITIONAL_S
IDLE 5218 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 5219 [(0,1)] D [] [] [] [] [] [] none
MERGE 5220 [(0,1),(0,0)] D [] [5224,5225,5222,5223] [] [] [((0,0),(0,1))] [] none
DISCARD 5221 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5222 [(0,1),(0,0)] D [5220] [] [] [] [((0,0),(0,1))] [5224,5225,5222,5223] CONDITIONAL_S
Y_MEAS 5223 [(0,1)] HALF_D_PLUS_2 [5220] [] [] [] [] [5224,5225,5222,5223] CONDITIONAL_S
IDLE 5224 [(0,0)] HALF_D_PLUS_2 [5220] [] [] [] [] [5224,5225,5222,5223] CONDITIONAL_S
DISCARD 5225 [(0,1)] 0 [5220] [] [] [] [] [5224,5225,5222,5223] CONDITIONAL_S
IDLE 5226 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 5227 [(1,0)] D [] [] [] [] [] [] none
MERGE 5228 [(1,0),(0,0)] D [] [5232,5233,5230,5231] [] [] [((0,0),(1,0))] [] none
DISCARD 5229 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5230 [(1,0),(0,0)] D [5228] [] [] [] [((0,0),(1,0))] [5232,5233,5230,5231] CONDITIONAL_S
Y_MEAS 5231 [(1,0)] HALF_D_PLUS_2 [5228] [] [] [] [] [5232,5233,5230,5231] CONDITIONAL_S
IDLE 5232 [(0,0)] HALF_D_PLUS_2 [5228] [] [] [] [] [5232,5233,5230,5231] CONDITIONAL_S
DISCARD 5233 [(1,0)] 0 [5228] [] [] [] [] [5232,5233,5230,5231] CONDITIONAL_S
IDLE 5234 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5235 [(0,1)] D [] [] [] [] [] [] none
MERGE 5236 [(0,1),(0,0)] D [] [5240,5241,5238,5239] [] [] [((0,0),(0,1))] [] none
DISCARD 5237 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5238 [(0,1),(0,0)] D [5236] [] [] [] [((0,0),(0,1))] [5240,5241,5238,5239] CONDITIONAL_S
Y_MEAS 5239 [(0,1)] HALF_D_PLUS_2 [5236] [] [] [] [] [5240,5241,5238,5239] CONDITIONAL_S
IDLE 5240 [(0,0)] HALF_D_PLUS_2 [5236] [] [] [] [] [5240,5241,5238,5239] CONDITIONAL_S
DISCARD 5241 [(0,1)] 0 [5236] [] [] [] [] [5240,5241,5238,5239] CONDITIONAL_S
IDLE 5242 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 5243 [(1,0)] D [] [] [] [] [] [] none
MERGE 5244 [(1,0),(0,0)] D [] [5248,5249,5246,5247] [] [] [((0,0),(1,0))] [] none
DISCARD 5245 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5246 [(1,0),(0,0)] D [5244] [] [] [] [((0,0),(1,0))] [5248,5249,5246,5247] CONDITIONAL_S
Y_MEAS 5247 [(1,0)] HALF_D_PLUS_2 [5244] [] [] [] [] [5248,5249,5246,5247] CONDITIONAL_S
IDLE 5248 [(0,0)] HALF_D_PLUS_2 [5244] [] [] [] [] [5248,5249,5246,5247] CONDITIONAL_S
DISCARD 5249 [(1,0)] 0 [5244] [] [] [] [] [5248,5249,5246,5247] CONDITIONAL_S
IDLE 5250 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5251 [(0,1)] D [] [] [] [] [] [] none
MERGE 5252 [(0,1),(0,0)] D [] [5256,5257,5254,5255] [] [] [((0,0),(0,1))] [] none
DISCARD 5253 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5254 [(0,1),(0,0)] D [5252] [] [] [] [((0,0),(0,1))] [5256,5257,5254,5255] CONDITIONAL_S
Y_MEAS 5255 [(0,1)] HALF_D_PLUS_2 [5252] [] [] [] [] [5256,5257,5254,5255] CONDITIONAL_S
IDLE 5256 [(0,0)] HALF_D_PLUS_2 [5252] [] [] [] [] [5256,5257,5254,5255] CONDITIONAL_S
DISCARD 5257 [(0,1)] 0 [5252] [] [] [] [] [5256,5257,5254,5255] CONDITIONAL_S
IDLE 5258 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 5259 [(1,0)] D [] [] [] [] [] [] none
MERGE 5260 [(1,0),(0,0)] D [] [5264,5265,5262,5263] [] [] [((0,0),(1,0))] [] none
DISCARD 5261 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5262 [(1,0),(0,0)] D [5260] [] [] [] [((0,0),(1,0))] [5264,5265,5262,5263] CONDITIONAL_S
Y_MEAS 5263 [(1,0)] HALF_D_PLUS_2 [5260] [] [] [] [] [5264,5265,5262,5263] CONDITIONAL_S
IDLE 5264 [(0,0)] HALF_D_PLUS_2 [5260] [] [] [] [] [5264,5265,5262,5263] CONDITIONAL_S
DISCARD 5265 [(1,0)] 0 [5260] [] [] [] [] [5264,5265,5262,5263] CONDITIONAL_S
IDLE 5266 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5267 [(0,1)] D [] [] [] [] [] [] none
MERGE 5268 [(0,1),(0,0)] D [] [5272,5273,5270,5271] [] [] [((0,0),(0,1))] [] none
DISCARD 5269 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5270 [(0,1),(0,0)] D [5268] [] [] [] [((0,0),(0,1))] [5272,5273,5270,5271] CONDITIONAL_S
Y_MEAS 5271 [(0,1)] HALF_D_PLUS_2 [5268] [] [] [] [] [5272,5273,5270,5271] CONDITIONAL_S
IDLE 5272 [(0,0)] HALF_D_PLUS_2 [5268] [] [] [] [] [5272,5273,5270,5271] CONDITIONAL_S
DISCARD 5273 [(0,1)] 0 [5268] [] [] [] [] [5272,5273,5270,5271] CONDITIONAL_S
IDLE 5274 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 5275 [(1,0)] D [] [] [] [] [] [] none
MERGE 5276 [(1,0),(0,0)] D [] [5280,5281,5278,5279] [] [] [((0,0),(1,0))] [] none
DISCARD 5277 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5278 [(1,0),(0,0)] D [5276] [] [] [] [((0,0),(1,0))] [5280,5281,5278,5279] CONDITIONAL_S
Y_MEAS 5279 [(1,0)] HALF_D_PLUS_2 [5276] [] [] [] [] [5280,5281,5278,5279] CONDITIONAL_S
IDLE 5280 [(0,0)] HALF_D_PLUS_2 [5276] [] [] [] [] [5280,5281,5278,5279] CONDITIONAL_S
DISCARD 5281 [(1,0)] 0 [5276] [] [] [] [] [5280,5281,5278,5279] CONDITIONAL_S
IDLE 5282 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 5283 [(0,1)] D [] [] [] [] [] [] none
MERGE 5284 [(0,1),(0,0)] D [] [5288,5289,5286,5287] [] [] [((0,0),(0,1))] [] none
DISCARD 5285 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5286 [(0,1),(0,0)] D [5284] [] [] [] [((0,0),(0,1))] [5288,5289,5286,5287] CONDITIONAL_S
Y_MEAS 5287 [(0,1)] HALF_D_PLUS_2 [5284] [] [] [] [] [5288,5289,5286,5287] CONDITIONAL_S
IDLE 5288 [(0,0)] HALF_D_PLUS_2 [5284] [] [] [] [] [5288,5289,5286,5287] CONDITIONAL_S
DISCARD 5289 [(0,1)] 0 [5284] [] [] [] [] [5288,5289,5286,5287] CONDITIONAL_S
IDLE 5290 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 5291 [(1,0)] D [] [] [] [] [] [] none
MERGE 5292 [(1,0),(0,0)] D [] [5296,5297,5294,5295] [] [] [((0,0),(1,0))] [] none
DISCARD 5293 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5294 [(1,0),(0,0)] D [5292] [] [] [] [((0,0),(1,0))] [5296,5297,5294,5295] CONDITIONAL_S
Y_MEAS 5295 [(1,0)] HALF_D_PLUS_2 [5292] [] [] [] [] [5296,5297,5294,5295] CONDITIONAL_S
IDLE 5296 [(0,0)] HALF_D_PLUS_2 [5292] [] [] [] [] [5296,5297,5294,5295] CONDITIONAL_S
DISCARD 5297 [(1,0)] 0 [5292] [] [] [] [] [5296,5297,5294,5295] CONDITIONAL_S
IDLE 5298 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 5299 [(0,1)] D [] [] [] [] [] [] none
MERGE 5300 [(0,1),(0,0)] D [] [5304,5305,5302,5303] [] [] [((0,0),(0,1))] [] none
DISCARD 5301 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5302 [(0,1),(0,0)] D [5300] [] [] [] [((0,0),(0,1))] [5304,5305,5302,5303] CONDITIONAL_S
Y_MEAS 5303 [(0,1)] HALF_D_PLUS_2 [5300] [] [] [] [] [5304,5305,5302,5303] CONDITIONAL_S
IDLE 5304 [(0,0)] HALF_D_PLUS_2 [5300] [] [] [] [] [5304,5305,5302,5303] CONDITIONAL_S
DISCARD 5305 [(0,1)] 0 [5300] [] [] [] [] [5304,5305,5302,5303] CONDITIONAL_S
IDLE 5306 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5307 [(1,0)] D [] [] [] [] [] [] none
MERGE 5308 [(1,0),(0,0)] D [] [5312,5313,5310,5311] [] [] [((0,0),(1,0))] [] none
DISCARD 5309 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5310 [(1,0),(0,0)] D [5308] [] [] [] [((0,0),(1,0))] [5312,5313,5310,5311] CONDITIONAL_S
Y_MEAS 5311 [(1,0)] HALF_D_PLUS_2 [5308] [] [] [] [] [5312,5313,5310,5311] CONDITIONAL_S
IDLE 5312 [(0,0)] HALF_D_PLUS_2 [5308] [] [] [] [] [5312,5313,5310,5311] CONDITIONAL_S
DISCARD 5313 [(1,0)] 0 [5308] [] [] [] [] [5312,5313,5310,5311] CONDITIONAL_S
IDLE 5314 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 5315 [(0,1)] D [] [] [] [] [] [] none
MERGE 5316 [(0,1),(0,0)] D [] [5320,5321,5318,5319] [] [] [((0,0),(0,1))] [] none
DISCARD 5317 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5318 [(0,1),(0,0)] D [5316] [] [] [] [((0,0),(0,1))] [5320,5321,5318,5319] CONDITIONAL_S
Y_MEAS 5319 [(0,1)] HALF_D_PLUS_2 [5316] [] [] [] [] [5320,5321,5318,5319] CONDITIONAL_S
IDLE 5320 [(0,0)] HALF_D_PLUS_2 [5316] [] [] [] [] [5320,5321,5318,5319] CONDITIONAL_S
DISCARD 5321 [(0,1)] 0 [5316] [] [] [] [] [5320,5321,5318,5319] CONDITIONAL_S
IDLE 5322 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5323 [(1,0)] D [] [] [] [] [] [] none
MERGE 5324 [(1,0),(0,0)] D [] [5328,5329,5326,5327] [] [] [((0,0),(1,0))] [] none
DISCARD 5325 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5326 [(1,0),(0,0)] D [5324] [] [] [] [((0,0),(1,0))] [5328,5329,5326,5327] CONDITIONAL_S
Y_MEAS 5327 [(1,0)] HALF_D_PLUS_2 [5324] [] [] [] [] [5328,5329,5326,5327] CONDITIONAL_S
IDLE 5328 [(0,0)] HALF_D_PLUS_2 [5324] [] [] [] [] [5328,5329,5326,5327] CONDITIONAL_S
DISCARD 5329 [(1,0)] 0 [5324] [] [] [] [] [5328,5329,5326,5327] CONDITIONAL_S
IDLE 5330 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 5331 [(0,1)] D [] [] [] [] [] [] none
MERGE 5332 [(0,1),(0,0)] D [] [5336,5337,5334,5335] [] [] [((0,0),(0,1))] [] none
DISCARD 5333 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5334 [(0,1),(0,0)] D [5332] [] [] [] [((0,0),(0,1))] [5336,5337,5334,5335] CONDITIONAL_S
Y_MEAS 5335 [(0,1)] HALF_D_PLUS_2 [5332] [] [] [] [] [5336,5337,5334,5335] CONDITIONAL_S
IDLE 5336 [(0,0)] HALF_D_PLUS_2 [5332] [] [] [] [] [5336,5337,5334,5335] CONDITIONAL_S
DISCARD 5337 [(0,1)] 0 [5332] [] [] [] [] [5336,5337,5334,5335] CONDITIONAL_S
IDLE 5338 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 5339 [(1,0)] D [] [] [] [] [] [] none
MERGE 5340 [(1,0),(0,0)] D [] [5344,5345,5342,5343] [] [] [((0,0),(1,0))] [] none
DISCARD 5341 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5342 [(1,0),(0,0)] D [5340] [] [] [] [((0,0),(1,0))] [5344,5345,5342,5343] CONDITIONAL_S
Y_MEAS 5343 [(1,0)] HALF_D_PLUS_2 [5340] [] [] [] [] [5344,5345,5342,5343] CONDITIONAL_S
IDLE 5344 [(0,0)] HALF_D_PLUS_2 [5340] [] [] [] [] [5344,5345,5342,5343] CONDITIONAL_S
DISCARD 5345 [(1,0)] 0 [5340] [] [] [] [] [5344,5345,5342,5343] CONDITIONAL_S
INJECT_T 5346 [(0,1)] D [] [] [] [] [] [] none
MERGE 5347 [(0,1),(0,0)] D [] [5352,5349,5350,5351] [] [] [((0,0),(0,1))] [] none
DISCARD 5348 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5349 [(0,1),(0,0)] D [5347] [] [] [] [((0,0),(0,1))] [5352,5349,5350,5351] CONDITIONAL_S
Y_MEAS 5350 [(0,1)] HALF_D_PLUS_2 [5347] [] [] [] [] [5352,5349,5350,5351] CONDITIONAL_S
IDLE 5351 [(0,0)] HALF_D_PLUS_2 [5347] [] [] [] [] [5352,5349,5350,5351] CONDITIONAL_S
DISCARD 5352 [(0,1)] 0 [5347] [] [] [] [] [5352,5349,5350,5351] CONDITIONAL_S
IDLE 5353 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 5354 [(1,0)] D [] [] [] [] [] [] none
MERGE 5355 [(1,0),(0,0)] D [] [5360,5357,5358,5359] [] [] [((0,0),(1,0))] [] none
DISCARD 5356 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5357 [(1,0),(0,0)] D [5355] [] [] [] [((0,0),(1,0))] [5360,5357,5358,5359] CONDITIONAL_S
Y_MEAS 5358 [(1,0)] HALF_D_PLUS_2 [5355] [] [] [] [] [5360,5357,5358,5359] CONDITIONAL_S
IDLE 5359 [(0,0)] HALF_D_PLUS_2 [5355] [] [] [] [] [5360,5357,5358,5359] CONDITIONAL_S
DISCARD 5360 [(1,0)] 0 [5355] [] [] [] [] [5360,5357,5358,5359] CONDITIONAL_S
IDLE 5361 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 5362 [(0,1)] D [] [] [] [] [] [] none
MERGE 5363 [(0,1),(0,0)] D [] [5368,5365,5366,5367] [] [] [((0,0),(0,1))] [] none
DISCARD 5364 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5365 [(0,1),(0,0)] D [5363] [] [] [] [((0,0),(0,1))] [5368,5365,5366,5367] CONDITIONAL_S
Y_MEAS 5366 [(0,1)] HALF_D_PLUS_2 [5363] [] [] [] [] [5368,5365,5366,5367] CONDITIONAL_S
IDLE 5367 [(0,0)] HALF_D_PLUS_2 [5363] [] [] [] [] [5368,5365,5366,5367] CONDITIONAL_S
DISCARD 5368 [(0,1)] 0 [5363] [] [] [] [] [5368,5365,5366,5367] CONDITIONAL_S
IDLE 5369 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 5370 [(1,0)] D [] [] [] [] [] [] none
MERGE 5371 [(1,0),(0,0)] D [] [5376,5373,5374,5375] [] [] [((0,0),(1,0))] [] none
DISCARD 5372 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5373 [(1,0),(0,0)] D [5371] [] [] [] [((0,0),(1,0))] [5376,5373,5374,5375] CONDITIONAL_S
Y_MEAS 5374 [(1,0)] HALF_D_PLUS_2 [5371] [] [] [] [] [5376,5373,5374,5375] CONDITIONAL_S
IDLE 5375 [(0,0)] HALF_D_PLUS_2 [5371] [] [] [] [] [5376,5373,5374,5375] CONDITIONAL_S
DISCARD 5376 [(1,0)] 0 [5371] [] [] [] [] [5376,5373,5374,5375] CONDITIONAL_S
IDLE 5377 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 5378 [(0,1)] D [] [] [] [] [] [] none
MERGE 5379 [(0,1),(0,0)] D [] [5384,5381,5382,5383] [] [] [((0,0),(0,1))] [] none
DISCARD 5380 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5381 [(0,1),(0,0)] D [5379] [] [] [] [((0,0),(0,1))] [5384,5381,5382,5383] CONDITIONAL_S
Y_MEAS 5382 [(0,1)] HALF_D_PLUS_2 [5379] [] [] [] [] [5384,5381,5382,5383] CONDITIONAL_S
IDLE 5383 [(0,0)] HALF_D_PLUS_2 [5379] [] [] [] [] [5384,5381,5382,5383] CONDITIONAL_S
DISCARD 5384 [(0,1)] 0 [5379] [] [] [] [] [5384,5381,5382,5383] CONDITIONAL_S
IDLE 5385 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 5386 [(1,0)] D [] [] [] [] [] [] none
MERGE 5387 [(1,0),(0,0)] D [] [5392,5389,5390,5391] [] [] [((0,0),(1,0))] [] none
DISCARD 5388 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5389 [(1,0),(0,0)] D [5387] [] [] [] [((0,0),(1,0))] [5392,5389,5390,5391] CONDITIONAL_S
Y_MEAS 5390 [(1,0)] HALF_D_PLUS_2 [5387] [] [] [] [] [5392,5389,5390,5391] CONDITIONAL_S
IDLE 5391 [(0,0)] HALF_D_PLUS_2 [5387] [] [] [] [] [5392,5389,5390,5391] CONDITIONAL_S
DISCARD 5392 [(1,0)] 0 [5387] [] [] [] [] [5392,5389,5390,5391] CONDITIONAL_S
IDLE 5393 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5394 [(0,1)] D [] [] [] [] [] [] none
MERGE 5395 [(0,1),(0,0)] D [] [5400,5397,5398,5399] [] [] [((0,0),(0,1))] [] none
DISCARD 5396 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5397 [(0,1),(0,0)] D [5395] [] [] [] [((0,0),(0,1))] [5400,5397,5398,5399] CONDITIONAL_S
Y_MEAS 5398 [(0,1)] HALF_D_PLUS_2 [5395] [] [] [] [] [5400,5397,5398,5399] CONDITIONAL_S
IDLE 5399 [(0,0)] HALF_D_PLUS_2 [5395] [] [] [] [] [5400,5397,5398,5399] CONDITIONAL_S
DISCARD 5400 [(0,1)] 0 [5395] [] [] [] [] [5400,5397,5398,5399] CONDITIONAL_S
IDLE 5401 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 5402 [(1,0)] D [] [] [] [] [] [] none
MERGE 5403 [(1,0),(0,0)] D [] [5408,5405,5406,5407] [] [] [((0,0),(1,0))] [] none
DISCARD 5404 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5405 [(1,0),(0,0)] D [5403] [] [] [] [((0,0),(1,0))] [5408,5405,5406,5407] CONDITIONAL_S
Y_MEAS 5406 [(1,0)] HALF_D_PLUS_2 [5403] [] [] [] [] [5408,5405,5406,5407] CONDITIONAL_S
IDLE 5407 [(0,0)] HALF_D_PLUS_2 [5403] [] [] [] [] [5408,5405,5406,5407] CONDITIONAL_S
DISCARD 5408 [(1,0)] 0 [5403] [] [] [] [] [5408,5405,5406,5407] CONDITIONAL_S
IDLE 5409 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 5410 [(0,1)] D [] [] [] [] [] [] none
MERGE 5411 [(0,1),(0,0)] D [] [5416,5413,5414,5415] [] [] [((0,0),(0,1))] [] none
DISCARD 5412 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5413 [(0,1),(0,0)] D [5411] [] [] [] [((0,0),(0,1))] [5416,5413,5414,5415] CONDITIONAL_S
Y_MEAS 5414 [(0,1)] HALF_D_PLUS_2 [5411] [] [] [] [] [5416,5413,5414,5415] CONDITIONAL_S
IDLE 5415 [(0,0)] HALF_D_PLUS_2 [5411] [] [] [] [] [5416,5413,5414,5415] CONDITIONAL_S
DISCARD 5416 [(0,1)] 0 [5411] [] [] [] [] [5416,5413,5414,5415] CONDITIONAL_S
IDLE 5417 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 5418 [(1,0)] D [] [] [] [] [] [] none
MERGE 5419 [(1,0),(0,0)] D [] [5424,5421,5422,5423] [] [] [((0,0),(1,0))] [] none
DISCARD 5420 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5421 [(1,0),(0,0)] D [5419] [] [] [] [((0,0),(1,0))] [5424,5421,5422,5423] CONDITIONAL_S
Y_MEAS 5422 [(1,0)] HALF_D_PLUS_2 [5419] [] [] [] [] [5424,5421,5422,5423] CONDITIONAL_S
IDLE 5423 [(0,0)] HALF_D_PLUS_2 [5419] [] [] [] [] [5424,5421,5422,5423] CONDITIONAL_S
DISCARD 5424 [(1,0)] 0 [5419] [] [] [] [] [5424,5421,5422,5423] CONDITIONAL_S
IDLE 5425 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5426 [(0,1)] D [] [] [] [] [] [] none
MERGE 5427 [(0,1),(0,0)] D [] [5432,5429,5430,5431] [] [] [((0,0),(0,1))] [] none
DISCARD 5428 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5429 [(0,1),(0,0)] D [5427] [] [] [] [((0,0),(0,1))] [5432,5429,5430,5431] CONDITIONAL_S
Y_MEAS 5430 [(0,1)] HALF_D_PLUS_2 [5427] [] [] [] [] [5432,5429,5430,5431] CONDITIONAL_S
IDLE 5431 [(0,0)] HALF_D_PLUS_2 [5427] [] [] [] [] [5432,5429,5430,5431] CONDITIONAL_S
DISCARD 5432 [(0,1)] 0 [5427] [] [] [] [] [5432,5429,5430,5431] CONDITIONAL_S
IDLE 5433 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 5434 [(1,0)] D [] [] [] [] [] [] none
MERGE 5435 [(1,0),(0,0)] D [] [5440,5437,5438,5439] [] [] [((0,0),(1,0))] [] none
DISCARD 5436 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5437 [(1,0),(0,0)] D [5435] [] [] [] [((0,0),(1,0))] [5440,5437,5438,5439] CONDITIONAL_S
Y_MEAS 5438 [(1,0)] HALF_D_PLUS_2 [5435] [] [] [] [] [5440,5437,5438,5439] CONDITIONAL_S
IDLE 5439 [(0,0)] HALF_D_PLUS_2 [5435] [] [] [] [] [5440,5437,5438,5439] CONDITIONAL_S
DISCARD 5440 [(1,0)] 0 [5435] [] [] [] [] [5440,5437,5438,5439] CONDITIONAL_S
IDLE 5441 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 5442 [(0,1)] D [] [] [] [] [] [] none
MERGE 5443 [(0,1),(0,0)] D [] [5448,5445,5446,5447] [] [] [((0,0),(0,1))] [] none
DISCARD 5444 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5445 [(0,1),(0,0)] D [5443] [] [] [] [((0,0),(0,1))] [5448,5445,5446,5447] CONDITIONAL_S
Y_MEAS 5446 [(0,1)] HALF_D_PLUS_2 [5443] [] [] [] [] [5448,5445,5446,5447] CONDITIONAL_S
IDLE 5447 [(0,0)] HALF_D_PLUS_2 [5443] [] [] [] [] [5448,5445,5446,5447] CONDITIONAL_S
DISCARD 5448 [(0,1)] 0 [5443] [] [] [] [] [5448,5445,5446,5447] CONDITIONAL_S
IDLE 5449 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 5450 [(1,0)] D [] [] [] [] [] [] none
MERGE 5451 [(1,0),(0,0)] D [] [5456,5453,5454,5455] [] [] [((0,0),(1,0))] [] none
DISCARD 5452 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5453 [(1,0),(0,0)] D [5451] [] [] [] [((0,0),(1,0))] [5456,5453,5454,5455] CONDITIONAL_S
Y_MEAS 5454 [(1,0)] HALF_D_PLUS_2 [5451] [] [] [] [] [5456,5453,5454,5455] CONDITIONAL_S
IDLE 5455 [(0,0)] HALF_D_PLUS_2 [5451] [] [] [] [] [5456,5453,5454,5455] CONDITIONAL_S
DISCARD 5456 [(1,0)] 0 [5451] [] [] [] [] [5456,5453,5454,5455] CONDITIONAL_S
IDLE 5457 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5458 [(0,1)] D [] [] [] [] [] [] none
MERGE 5459 [(0,1),(0,0)] D [] [5464,5461,5462,5463] [] [] [((0,0),(0,1))] [] none
DISCARD 5460 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5461 [(0,1),(0,0)] D [5459] [] [] [] [((0,0),(0,1))] [5464,5461,5462,5463] CONDITIONAL_S
Y_MEAS 5462 [(0,1)] HALF_D_PLUS_2 [5459] [] [] [] [] [5464,5461,5462,5463] CONDITIONAL_S
IDLE 5463 [(0,0)] HALF_D_PLUS_2 [5459] [] [] [] [] [5464,5461,5462,5463] CONDITIONAL_S
DISCARD 5464 [(0,1)] 0 [5459] [] [] [] [] [5464,5461,5462,5463] CONDITIONAL_S
IDLE 5465 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 5466 [(1,0)] D [] [] [] [] [] [] none
MERGE 5467 [(1,0),(0,0)] D [] [5472,5469,5470,5471] [] [] [((0,0),(1,0))] [] none
DISCARD 5468 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5469 [(1,0),(0,0)] D [5467] [] [] [] [((0,0),(1,0))] [5472,5469,5470,5471] CONDITIONAL_S
Y_MEAS 5470 [(1,0)] HALF_D_PLUS_2 [5467] [] [] [] [] [5472,5469,5470,5471] CONDITIONAL_S
IDLE 5471 [(0,0)] HALF_D_PLUS_2 [5467] [] [] [] [] [5472,5469,5470,5471] CONDITIONAL_S
DISCARD 5472 [(1,0)] 0 [5467] [] [] [] [] [5472,5469,5470,5471] CONDITIONAL_S
IDLE 5473 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 5474 [(0,1)] D [] [] [] [] [] [] none
MERGE 5475 [(0,1),(0,0)] D [] [5480,5477,5478,5479] [] [] [((0,0),(0,1))] [] none
DISCARD 5476 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5477 [(0,1),(0,0)] D [5475] [] [] [] [((0,0),(0,1))] [5480,5477,5478,5479] CONDITIONAL_S
Y_MEAS 5478 [(0,1)] HALF_D_PLUS_2 [5475] [] [] [] [] [5480,5477,5478,5479] CONDITIONAL_S
IDLE 5479 [(0,0)] HALF_D_PLUS_2 [5475] [] [] [] [] [5480,5477,5478,5479] CONDITIONAL_S
DISCARD 5480 [(0,1)] 0 [5475] [] [] [] [] [5480,5477,5478,5479] CONDITIONAL_S
IDLE 5481 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 5482 [(1,0)] D [] [] [] [] [] [] none
MERGE 5483 [(1,0),(0,0)] D [] [5488,5485,5486,5487] [] [] [((0,0),(1,0))] [] none
DISCARD 5484 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5485 [(1,0),(0,0)] D [5483] [] [] [] [((0,0),(1,0))] [5488,5485,5486,5487] CONDITIONAL_S
Y_MEAS 5486 [(1,0)] HALF_D_PLUS_2 [5483] [] [] [] [] [5488,5485,5486,5487] CONDITIONAL_S
IDLE 5487 [(0,0)] HALF_D_PLUS_2 [5483] [] [] [] [] [5488,5485,5486,5487] CONDITIONAL_S
DISCARD 5488 [(1,0)] 0 [5483] [] [] [] [] [5488,5485,5486,5487] CONDITIONAL_S
IDLE 5489 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 5490 [(0,1)] D [] [] [] [] [] [] none
MERGE 5491 [(0,1),(0,0)] D [] [5496,5493,5494,5495] [] [] [((0,0),(0,1))] [] none
DISCARD 5492 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5493 [(0,1),(0,0)] D [5491] [] [] [] [((0,0),(0,1))] [5496,5493,5494,5495] CONDITIONAL_S
Y_MEAS 5494 [(0,1)] HALF_D_PLUS_2 [5491] [] [] [] [] [5496,5493,5494,5495] CONDITIONAL_S
IDLE 5495 [(0,0)] HALF_D_PLUS_2 [5491] [] [] [] [] [5496,5493,5494,5495] CONDITIONAL_S
DISCARD 5496 [(0,1)] 0 [5491] [] [] [] [] [5496,5493,5494,5495] CONDITIONAL_S
IDLE 5497 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5498 [(1,0)] D [] [] [] [] [] [] none
MERGE 5499 [(1,0),(0,0)] D [] [5504,5501,5502,5503] [] [] [((0,0),(1,0))] [] none
DISCARD 5500 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5501 [(1,0),(0,0)] D [5499] [] [] [] [((0,0),(1,0))] [5504,5501,5502,5503] CONDITIONAL_S
Y_MEAS 5502 [(1,0)] HALF_D_PLUS_2 [5499] [] [] [] [] [5504,5501,5502,5503] CONDITIONAL_S
IDLE 5503 [(0,0)] HALF_D_PLUS_2 [5499] [] [] [] [] [5504,5501,5502,5503] CONDITIONAL_S
DISCARD 5504 [(1,0)] 0 [5499] [] [] [] [] [5504,5501,5502,5503] CONDITIONAL_S
IDLE 5505 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5506 [(0,1)] D [] [] [] [] [] [] none
MERGE 5507 [(0,1),(0,0)] D [] [5512,5509,5510,5511] [] [] [((0,0),(0,1))] [] none
DISCARD 5508 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5509 [(0,1),(0,0)] D [5507] [] [] [] [((0,0),(0,1))] [5512,5509,5510,5511] CONDITIONAL_S
Y_MEAS 5510 [(0,1)] HALF_D_PLUS_2 [5507] [] [] [] [] [5512,5509,5510,5511] CONDITIONAL_S
IDLE 5511 [(0,0)] HALF_D_PLUS_2 [5507] [] [] [] [] [5512,5509,5510,5511] CONDITIONAL_S
DISCARD 5512 [(0,1)] 0 [5507] [] [] [] [] [5512,5509,5510,5511] CONDITIONAL_S
IDLE 5513 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5514 [(1,0)] D [] [] [] [] [] [] none
MERGE 5515 [(1,0),(0,0)] D [] [5520,5517,5518,5519] [] [] [((0,0),(1,0))] [] none
DISCARD 5516 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5517 [(1,0),(0,0)] D [5515] [] [] [] [((0,0),(1,0))] [5520,5517,5518,5519] CONDITIONAL_S
Y_MEAS 5518 [(1,0)] HALF_D_PLUS_2 [5515] [] [] [] [] [5520,5517,5518,5519] CONDITIONAL_S
IDLE 5519 [(0,0)] HALF_D_PLUS_2 [5515] [] [] [] [] [5520,5517,5518,5519] CONDITIONAL_S
DISCARD 5520 [(1,0)] 0 [5515] [] [] [] [] [5520,5517,5518,5519] CONDITIONAL_S
IDLE 5521 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 5522 [(0,1)] D [] [] [] [] [] [] none
MERGE 5523 [(0,1),(0,0)] D [] [5528,5525,5526,5527] [] [] [((0,0),(0,1))] [] none
DISCARD 5524 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5525 [(0,1),(0,0)] D [5523] [] [] [] [((0,0),(0,1))] [5528,5525,5526,5527] CONDITIONAL_S
Y_MEAS 5526 [(0,1)] HALF_D_PLUS_2 [5523] [] [] [] [] [5528,5525,5526,5527] CONDITIONAL_S
IDLE 5527 [(0,0)] HALF_D_PLUS_2 [5523] [] [] [] [] [5528,5525,5526,5527] CONDITIONAL_S
DISCARD 5528 [(0,1)] 0 [5523] [] [] [] [] [5528,5525,5526,5527] CONDITIONAL_S
IDLE 5529 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5530 [(1,0)] D [] [] [] [] [] [] none
MERGE 5531 [(1,0),(0,0)] D [] [5536,5533,5534,5535] [] [] [((0,0),(1,0))] [] none
DISCARD 5532 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5533 [(1,0),(0,0)] D [5531] [] [] [] [((0,0),(1,0))] [5536,5533,5534,5535] CONDITIONAL_S
Y_MEAS 5534 [(1,0)] HALF_D_PLUS_2 [5531] [] [] [] [] [5536,5533,5534,5535] CONDITIONAL_S
IDLE 5535 [(0,0)] HALF_D_PLUS_2 [5531] [] [] [] [] [5536,5533,5534,5535] CONDITIONAL_S
DISCARD 5536 [(1,0)] 0 [5531] [] [] [] [] [5536,5533,5534,5535] CONDITIONAL_S
IDLE 5537 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 5538 [(0,1)] D [] [] [] [] [] [] none
MERGE 5539 [(0,1),(0,0)] D [] [5544,5541,5542,5543] [] [] [((0,0),(0,1))] [] none
DISCARD 5540 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5541 [(0,1),(0,0)] D [5539] [] [] [] [((0,0),(0,1))] [5544,5541,5542,5543] CONDITIONAL_S
Y_MEAS 5542 [(0,1)] HALF_D_PLUS_2 [5539] [] [] [] [] [5544,5541,5542,5543] CONDITIONAL_S
IDLE 5543 [(0,0)] HALF_D_PLUS_2 [5539] [] [] [] [] [5544,5541,5542,5543] CONDITIONAL_S
DISCARD 5544 [(0,1)] 0 [5539] [] [] [] [] [5544,5541,5542,5543] CONDITIONAL_S
IDLE 5545 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 5546 [(1,0)] D [] [] [] [] [] [] none
MERGE 5547 [(1,0),(0,0)] D [] [5552,5549,5550,5551] [] [] [((0,0),(1,0))] [] none
DISCARD 5548 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5549 [(1,0),(0,0)] D [5547] [] [] [] [((0,0),(1,0))] [5552,5549,5550,5551] CONDITIONAL_S
Y_MEAS 5550 [(1,0)] HALF_D_PLUS_2 [5547] [] [] [] [] [5552,5549,5550,5551] CONDITIONAL_S
IDLE 5551 [(0,0)] HALF_D_PLUS_2 [5547] [] [] [] [] [5552,5549,5550,5551] CONDITIONAL_S
DISCARD 5552 [(1,0)] 0 [5547] [] [] [] [] [5552,5549,5550,5551] CONDITIONAL_S
IDLE 5553 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5554 [(0,1)] D [] [] [] [] [] [] none
MERGE 5555 [(0,1),(0,0)] D [] [5560,5557,5558,5559] [] [] [((0,0),(0,1))] [] none
DISCARD 5556 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5557 [(0,1),(0,0)] D [5555] [] [] [] [((0,0),(0,1))] [5560,5557,5558,5559] CONDITIONAL_S
Y_MEAS 5558 [(0,1)] HALF_D_PLUS_2 [5555] [] [] [] [] [5560,5557,5558,5559] CONDITIONAL_S
IDLE 5559 [(0,0)] HALF_D_PLUS_2 [5555] [] [] [] [] [5560,5557,5558,5559] CONDITIONAL_S
DISCARD 5560 [(0,1)] 0 [5555] [] [] [] [] [5560,5557,5558,5559] CONDITIONAL_S
IDLE 5561 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5562 [(1,0)] D [] [] [] [] [] [] none
MERGE 5563 [(1,0),(0,0)] D [] [5568,5565,5566,5567] [] [] [((0,0),(1,0))] [] none
DISCARD 5564 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5565 [(1,0),(0,0)] D [5563] [] [] [] [((0,0),(1,0))] [5568,5565,5566,5567] CONDITIONAL_S
Y_MEAS 5566 [(1,0)] HALF_D_PLUS_2 [5563] [] [] [] [] [5568,5565,5566,5567] CONDITIONAL_S
IDLE 5567 [(0,0)] HALF_D_PLUS_2 [5563] [] [] [] [] [5568,5565,5566,5567] CONDITIONAL_S
DISCARD 5568 [(1,0)] 0 [5563] [] [] [] [] [5568,5565,5566,5567] CONDITIONAL_S
IDLE 5569 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 5570 [(0,1)] D [] [] [] [] [] [] none
MERGE 5571 [(0,1),(0,0)] D [] [5576,5573,5574,5575] [] [] [((0,0),(0,1))] [] none
DISCARD 5572 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5573 [(0,1),(0,0)] D [5571] [] [] [] [((0,0),(0,1))] [5576,5573,5574,5575] CONDITIONAL_S
Y_MEAS 5574 [(0,1)] HALF_D_PLUS_2 [5571] [] [] [] [] [5576,5573,5574,5575] CONDITIONAL_S
IDLE 5575 [(0,0)] HALF_D_PLUS_2 [5571] [] [] [] [] [5576,5573,5574,5575] CONDITIONAL_S
DISCARD 5576 [(0,1)] 0 [5571] [] [] [] [] [5576,5573,5574,5575] CONDITIONAL_S
IDLE 5577 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 5578 [(1,0)] D [] [] [] [] [] [] none
MERGE 5579 [(1,0),(0,0)] D [] [5584,5581,5582,5583] [] [] [((0,0),(1,0))] [] none
DISCARD 5580 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5581 [(1,0),(0,0)] D [5579] [] [] [] [((0,0),(1,0))] [5584,5581,5582,5583] CONDITIONAL_S
Y_MEAS 5582 [(1,0)] HALF_D_PLUS_2 [5579] [] [] [] [] [5584,5581,5582,5583] CONDITIONAL_S
IDLE 5583 [(0,0)] HALF_D_PLUS_2 [5579] [] [] [] [] [5584,5581,5582,5583] CONDITIONAL_S
DISCARD 5584 [(1,0)] 0 [5579] [] [] [] [] [5584,5581,5582,5583] CONDITIONAL_S
IDLE 5585 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 5586 [(0,1)] D [] [] [] [] [] [] none
MERGE 5587 [(0,1),(0,0)] D [] [5592,5589,5590,5591] [] [] [((0,0),(0,1))] [] none
DISCARD 5588 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5589 [(0,1),(0,0)] D [5587] [] [] [] [((0,0),(0,1))] [5592,5589,5590,5591] CONDITIONAL_S
Y_MEAS 5590 [(0,1)] HALF_D_PLUS_2 [5587] [] [] [] [] [5592,5589,5590,5591] CONDITIONAL_S
IDLE 5591 [(0,0)] HALF_D_PLUS_2 [5587] [] [] [] [] [5592,5589,5590,5591] CONDITIONAL_S
DISCARD 5592 [(0,1)] 0 [5587] [] [] [] [] [5592,5589,5590,5591] CONDITIONAL_S
IDLE 5593 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 5594 [(1,0)] D [] [] [] [] [] [] none
MERGE 5595 [(1,0),(0,0)] D [] [5600,5597,5598,5599] [] [] [((0,0),(1,0))] [] none
DISCARD 5596 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5597 [(1,0),(0,0)] D [5595] [] [] [] [((0,0),(1,0))] [5600,5597,5598,5599] CONDITIONAL_S
Y_MEAS 5598 [(1,0)] HALF_D_PLUS_2 [5595] [] [] [] [] [5600,5597,5598,5599] CONDITIONAL_S
IDLE 5599 [(0,0)] HALF_D_PLUS_2 [5595] [] [] [] [] [5600,5597,5598,5599] CONDITIONAL_S
DISCARD 5600 [(1,0)] 0 [5595] [] [] [] [] [5600,5597,5598,5599] CONDITIONAL_S
IDLE 5601 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 5602 [(0,1)] D [] [] [] [] [] [] none
MERGE 5603 [(0,1),(0,0)] D [] [5608,5605,5606,5607] [] [] [((0,0),(0,1))] [] none
DISCARD 5604 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5605 [(0,1),(0,0)] D [5603] [] [] [] [((0,0),(0,1))] [5608,5605,5606,5607] CONDITIONAL_S
Y_MEAS 5606 [(0,1)] HALF_D_PLUS_2 [5603] [] [] [] [] [5608,5605,5606,5607] CONDITIONAL_S
IDLE 5607 [(0,0)] HALF_D_PLUS_2 [5603] [] [] [] [] [5608,5605,5606,5607] CONDITIONAL_S
DISCARD 5608 [(0,1)] 0 [5603] [] [] [] [] [5608,5605,5606,5607] CONDITIONAL_S
IDLE 5609 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 5610 [(1,0)] D [] [] [] [] [] [] none
MERGE 5611 [(1,0),(0,0)] D [] [5616,5613,5614,5615] [] [] [((0,0),(1,0))] [] none
DISCARD 5612 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5613 [(1,0),(0,0)] D [5611] [] [] [] [((0,0),(1,0))] [5616,5613,5614,5615] CONDITIONAL_S
Y_MEAS 5614 [(1,0)] HALF_D_PLUS_2 [5611] [] [] [] [] [5616,5613,5614,5615] CONDITIONAL_S
IDLE 5615 [(0,0)] HALF_D_PLUS_2 [5611] [] [] [] [] [5616,5613,5614,5615] CONDITIONAL_S
DISCARD 5616 [(1,0)] 0 [5611] [] [] [] [] [5616,5613,5614,5615] CONDITIONAL_S
IDLE 5617 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 5618 [(0,1)] D [] [] [] [] [] [] none
MERGE 5619 [(0,1),(0,0)] D [] [5624,5621,5622,5623] [] [] [((0,0),(0,1))] [] none
DISCARD 5620 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5621 [(0,1),(0,0)] D [5619] [] [] [] [((0,0),(0,1))] [5624,5621,5622,5623] CONDITIONAL_S
Y_MEAS 5622 [(0,1)] HALF_D_PLUS_2 [5619] [] [] [] [] [5624,5621,5622,5623] CONDITIONAL_S
IDLE 5623 [(0,0)] HALF_D_PLUS_2 [5619] [] [] [] [] [5624,5621,5622,5623] CONDITIONAL_S
DISCARD 5624 [(0,1)] 0 [5619] [] [] [] [] [5624,5621,5622,5623] CONDITIONAL_S
IDLE 5625 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5626 [(1,0)] D [] [] [] [] [] [] none
MERGE 5627 [(1,0),(0,0)] D [] [5632,5629,5630,5631] [] [] [((0,0),(1,0))] [] none
DISCARD 5628 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5629 [(1,0),(0,0)] D [5627] [] [] [] [((0,0),(1,0))] [5632,5629,5630,5631] CONDITIONAL_S
Y_MEAS 5630 [(1,0)] HALF_D_PLUS_2 [5627] [] [] [] [] [5632,5629,5630,5631] CONDITIONAL_S
IDLE 5631 [(0,0)] HALF_D_PLUS_2 [5627] [] [] [] [] [5632,5629,5630,5631] CONDITIONAL_S
DISCARD 5632 [(1,0)] 0 [5627] [] [] [] [] [5632,5629,5630,5631] CONDITIONAL_S
IDLE 5633 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5634 [(0,1)] D [] [] [] [] [] [] none
MERGE 5635 [(0,1),(0,0)] D [] [5640,5637,5638,5639] [] [] [((0,0),(0,1))] [] none
DISCARD 5636 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5637 [(0,1),(0,0)] D [5635] [] [] [] [((0,0),(0,1))] [5640,5637,5638,5639] CONDITIONAL_S
Y_MEAS 5638 [(0,1)] HALF_D_PLUS_2 [5635] [] [] [] [] [5640,5637,5638,5639] CONDITIONAL_S
IDLE 5639 [(0,0)] HALF_D_PLUS_2 [5635] [] [] [] [] [5640,5637,5638,5639] CONDITIONAL_S
DISCARD 5640 [(0,1)] 0 [5635] [] [] [] [] [5640,5637,5638,5639] CONDITIONAL_S
IDLE 5641 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 5642 [(1,0)] D [] [] [] [] [] [] none
MERGE 5643 [(1,0),(0,0)] D [] [5648,5645,5646,5647] [] [] [((0,0),(1,0))] [] none
DISCARD 5644 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5645 [(1,0),(0,0)] D [5643] [] [] [] [((0,0),(1,0))] [5648,5645,5646,5647] CONDITIONAL_S
Y_MEAS 5646 [(1,0)] HALF_D_PLUS_2 [5643] [] [] [] [] [5648,5645,5646,5647] CONDITIONAL_S
IDLE 5647 [(0,0)] HALF_D_PLUS_2 [5643] [] [] [] [] [5648,5645,5646,5647] CONDITIONAL_S
DISCARD 5648 [(1,0)] 0 [5643] [] [] [] [] [5648,5645,5646,5647] CONDITIONAL_S
IDLE 5649 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 5650 [(0,1)] D [] [] [] [] [] [] none
MERGE 5651 [(0,1),(0,0)] D [] [5656,5653,5654,5655] [] [] [((0,0),(0,1))] [] none
DISCARD 5652 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5653 [(0,1),(0,0)] D [5651] [] [] [] [((0,0),(0,1))] [5656,5653,5654,5655] CONDITIONAL_S
Y_MEAS 5654 [(0,1)] HALF_D_PLUS_2 [5651] [] [] [] [] [5656,5653,5654,5655] CONDITIONAL_S
IDLE 5655 [(0,0)] HALF_D_PLUS_2 [5651] [] [] [] [] [5656,5653,5654,5655] CONDITIONAL_S
DISCARD 5656 [(0,1)] 0 [5651] [] [] [] [] [5656,5653,5654,5655] CONDITIONAL_S
IDLE 5657 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 5658 [(1,0)] D [] [] [] [] [] [] none
MERGE 5659 [(1,0),(0,0)] D [] [5664,5661,5662,5663] [] [] [((0,0),(1,0))] [] none
DISCARD 5660 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5661 [(1,0),(0,0)] D [5659] [] [] [] [((0,0),(1,0))] [5664,5661,5662,5663] CONDITIONAL_S
Y_MEAS 5662 [(1,0)] HALF_D_PLUS_2 [5659] [] [] [] [] [5664,5661,5662,5663] CONDITIONAL_S
IDLE 5663 [(0,0)] HALF_D_PLUS_2 [5659] [] [] [] [] [5664,5661,5662,5663] CONDITIONAL_S
DISCARD 5664 [(1,0)] 0 [5659] [] [] [] [] [5664,5661,5662,5663] CONDITIONAL_S
IDLE 5665 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 5666 [(0,1)] D [] [] [] [] [] [] none
MERGE 5667 [(0,1),(0,0)] D [] [5672,5669,5670,5671] [] [] [((0,0),(0,1))] [] none
DISCARD 5668 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5669 [(0,1),(0,0)] D [5667] [] [] [] [((0,0),(0,1))] [5672,5669,5670,5671] CONDITIONAL_S
Y_MEAS 5670 [(0,1)] HALF_D_PLUS_2 [5667] [] [] [] [] [5672,5669,5670,5671] CONDITIONAL_S
IDLE 5671 [(0,0)] HALF_D_PLUS_2 [5667] [] [] [] [] [5672,5669,5670,5671] CONDITIONAL_S
DISCARD 5672 [(0,1)] 0 [5667] [] [] [] [] [5672,5669,5670,5671] CONDITIONAL_S
IDLE 5673 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 5674 [(1,0)] D [] [] [] [] [] [] none
MERGE 5675 [(1,0),(0,0)] D [] [5680,5677,5678,5679] [] [] [((0,0),(1,0))] [] none
DISCARD 5676 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5677 [(1,0),(0,0)] D [5675] [] [] [] [((0,0),(1,0))] [5680,5677,5678,5679] CONDITIONAL_S
Y_MEAS 5678 [(1,0)] HALF_D_PLUS_2 [5675] [] [] [] [] [5680,5677,5678,5679] CONDITIONAL_S
IDLE 5679 [(0,0)] HALF_D_PLUS_2 [5675] [] [] [] [] [5680,5677,5678,5679] CONDITIONAL_S
DISCARD 5680 [(1,0)] 0 [5675] [] [] [] [] [5680,5677,5678,5679] CONDITIONAL_S
IDLE 5681 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 5682 [(0,1)] D [] [] [] [] [] [] none
MERGE 5683 [(0,1),(0,0)] D [] [5688,5685,5686,5687] [] [] [((0,0),(0,1))] [] none
DISCARD 5684 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5685 [(0,1),(0,0)] D [5683] [] [] [] [((0,0),(0,1))] [5688,5685,5686,5687] CONDITIONAL_S
Y_MEAS 5686 [(0,1)] HALF_D_PLUS_2 [5683] [] [] [] [] [5688,5685,5686,5687] CONDITIONAL_S
IDLE 5687 [(0,0)] HALF_D_PLUS_2 [5683] [] [] [] [] [5688,5685,5686,5687] CONDITIONAL_S
DISCARD 5688 [(0,1)] 0 [5683] [] [] [] [] [5688,5685,5686,5687] CONDITIONAL_S
INJECT_T 5689 [(1,0)] D [] [] [] [] [] [] none
MERGE 5690 [(1,0),(0,0)] D [] [5692,5693,5694,5695] [] [] [((0,0),(1,0))] [] none
DISCARD 5691 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5692 [(1,0),(0,0)] D [5690] [] [] [] [((0,0),(1,0))] [5692,5693,5694,5695] CONDITIONAL_S
Y_MEAS 5693 [(1,0)] HALF_D_PLUS_2 [5690] [] [] [] [] [5692,5693,5694,5695] CONDITIONAL_S
IDLE 5694 [(0,0)] HALF_D_PLUS_2 [5690] [] [] [] [] [5692,5693,5694,5695] CONDITIONAL_S
DISCARD 5695 [(1,0)] 0 [5690] [] [] [] [] [5692,5693,5694,5695] CONDITIONAL_S
IDLE 5696 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5697 [(0,1)] D [] [] [] [] [] [] none
MERGE 5698 [(0,1),(0,0)] D [] [5700,5701,5702,5703] [] [] [((0,0),(0,1))] [] none
DISCARD 5699 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5700 [(0,1),(0,0)] D [5698] [] [] [] [((0,0),(0,1))] [5700,5701,5702,5703] CONDITIONAL_S
Y_MEAS 5701 [(0,1)] HALF_D_PLUS_2 [5698] [] [] [] [] [5700,5701,5702,5703] CONDITIONAL_S
IDLE 5702 [(0,0)] HALF_D_PLUS_2 [5698] [] [] [] [] [5700,5701,5702,5703] CONDITIONAL_S
DISCARD 5703 [(0,1)] 0 [5698] [] [] [] [] [5700,5701,5702,5703] CONDITIONAL_S
IDLE 5704 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 5705 [(1,0)] D [] [] [] [] [] [] none
MERGE 5706 [(1,0),(0,0)] D [] [5708,5709,5710,5711] [] [] [((0,0),(1,0))] [] none
DISCARD 5707 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5708 [(1,0),(0,0)] D [5706] [] [] [] [((0,0),(1,0))] [5708,5709,5710,5711] CONDITIONAL_S
Y_MEAS 5709 [(1,0)] HALF_D_PLUS_2 [5706] [] [] [] [] [5708,5709,5710,5711] CONDITIONAL_S
IDLE 5710 [(0,0)] HALF_D_PLUS_2 [5706] [] [] [] [] [5708,5709,5710,5711] CONDITIONAL_S
DISCARD 5711 [(1,0)] 0 [5706] [] [] [] [] [5708,5709,5710,5711] CONDITIONAL_S
IDLE 5712 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 5713 [(0,1)] D [] [] [] [] [] [] none
MERGE 5714 [(0,1),(0,0)] D [] [5716,5717,5718,5719] [] [] [((0,0),(0,1))] [] none
DISCARD 5715 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5716 [(0,1),(0,0)] D [5714] [] [] [] [((0,0),(0,1))] [5716,5717,5718,5719] CONDITIONAL_S
Y_MEAS 5717 [(0,1)] HALF_D_PLUS_2 [5714] [] [] [] [] [5716,5717,5718,5719] CONDITIONAL_S
IDLE 5718 [(0,0)] HALF_D_PLUS_2 [5714] [] [] [] [] [5716,5717,5718,5719] CONDITIONAL_S
DISCARD 5719 [(0,1)] 0 [5714] [] [] [] [] [5716,5717,5718,5719] CONDITIONAL_S
IDLE 5720 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 5721 [(1,0)] D [] [] [] [] [] [] none
MERGE 5722 [(1,0),(0,0)] D [] [5724,5725,5726,5727] [] [] [((0,0),(1,0))] [] none
DISCARD 5723 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5724 [(1,0),(0,0)] D [5722] [] [] [] [((0,0),(1,0))] [5724,5725,5726,5727] CONDITIONAL_S
Y_MEAS 5725 [(1,0)] HALF_D_PLUS_2 [5722] [] [] [] [] [5724,5725,5726,5727] CONDITIONAL_S
IDLE 5726 [(0,0)] HALF_D_PLUS_2 [5722] [] [] [] [] [5724,5725,5726,5727] CONDITIONAL_S
DISCARD 5727 [(1,0)] 0 [5722] [] [] [] [] [5724,5725,5726,5727] CONDITIONAL_S
IDLE 5728 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5729 [(0,1)] D [] [] [] [] [] [] none
MERGE 5730 [(0,1),(0,0)] D [] [5732,5733,5734,5735] [] [] [((0,0),(0,1))] [] none
DISCARD 5731 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5732 [(0,1),(0,0)] D [5730] [] [] [] [((0,0),(0,1))] [5732,5733,5734,5735] CONDITIONAL_S
Y_MEAS 5733 [(0,1)] HALF_D_PLUS_2 [5730] [] [] [] [] [5732,5733,5734,5735] CONDITIONAL_S
IDLE 5734 [(0,0)] HALF_D_PLUS_2 [5730] [] [] [] [] [5732,5733,5734,5735] CONDITIONAL_S
DISCARD 5735 [(0,1)] 0 [5730] [] [] [] [] [5732,5733,5734,5735] CONDITIONAL_S
IDLE 5736 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 5737 [(1,0)] D [] [] [] [] [] [] none
MERGE 5738 [(1,0),(0,0)] D [] [5740,5741,5742,5743] [] [] [((0,0),(1,0))] [] none
DISCARD 5739 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5740 [(1,0),(0,0)] D [5738] [] [] [] [((0,0),(1,0))] [5740,5741,5742,5743] CONDITIONAL_S
Y_MEAS 5741 [(1,0)] HALF_D_PLUS_2 [5738] [] [] [] [] [5740,5741,5742,5743] CONDITIONAL_S
IDLE 5742 [(0,0)] HALF_D_PLUS_2 [5738] [] [] [] [] [5740,5741,5742,5743] CONDITIONAL_S
DISCARD 5743 [(1,0)] 0 [5738] [] [] [] [] [5740,5741,5742,5743] CONDITIONAL_S
IDLE 5744 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 5745 [(0,1)] D [] [] [] [] [] [] none
MERGE 5746 [(0,1),(0,0)] D [] [5748,5749,5750,5751] [] [] [((0,0),(0,1))] [] none
DISCARD 5747 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5748 [(0,1),(0,0)] D [5746] [] [] [] [((0,0),(0,1))] [5748,5749,5750,5751] CONDITIONAL_S
Y_MEAS 5749 [(0,1)] HALF_D_PLUS_2 [5746] [] [] [] [] [5748,5749,5750,5751] CONDITIONAL_S
IDLE 5750 [(0,0)] HALF_D_PLUS_2 [5746] [] [] [] [] [5748,5749,5750,5751] CONDITIONAL_S
DISCARD 5751 [(0,1)] 0 [5746] [] [] [] [] [5748,5749,5750,5751] CONDITIONAL_S
IDLE 5752 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5753 [(1,0)] D [] [] [] [] [] [] none
MERGE 5754 [(1,0),(0,0)] D [] [5756,5757,5758,5759] [] [] [((0,0),(1,0))] [] none
DISCARD 5755 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5756 [(1,0),(0,0)] D [5754] [] [] [] [((0,0),(1,0))] [5756,5757,5758,5759] CONDITIONAL_S
Y_MEAS 5757 [(1,0)] HALF_D_PLUS_2 [5754] [] [] [] [] [5756,5757,5758,5759] CONDITIONAL_S
IDLE 5758 [(0,0)] HALF_D_PLUS_2 [5754] [] [] [] [] [5756,5757,5758,5759] CONDITIONAL_S
DISCARD 5759 [(1,0)] 0 [5754] [] [] [] [] [5756,5757,5758,5759] CONDITIONAL_S
IDLE 5760 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 5761 [(0,1)] D [] [] [] [] [] [] none
MERGE 5762 [(0,1),(0,0)] D [] [5764,5765,5766,5767] [] [] [((0,0),(0,1))] [] none
DISCARD 5763 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5764 [(0,1),(0,0)] D [5762] [] [] [] [((0,0),(0,1))] [5764,5765,5766,5767] CONDITIONAL_S
Y_MEAS 5765 [(0,1)] HALF_D_PLUS_2 [5762] [] [] [] [] [5764,5765,5766,5767] CONDITIONAL_S
IDLE 5766 [(0,0)] HALF_D_PLUS_2 [5762] [] [] [] [] [5764,5765,5766,5767] CONDITIONAL_S
DISCARD 5767 [(0,1)] 0 [5762] [] [] [] [] [5764,5765,5766,5767] CONDITIONAL_S
IDLE 5768 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 5769 [(1,0)] D [] [] [] [] [] [] none
MERGE 5770 [(1,0),(0,0)] D [] [5772,5773,5774,5775] [] [] [((0,0),(1,0))] [] none
DISCARD 5771 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5772 [(1,0),(0,0)] D [5770] [] [] [] [((0,0),(1,0))] [5772,5773,5774,5775] CONDITIONAL_S
Y_MEAS 5773 [(1,0)] HALF_D_PLUS_2 [5770] [] [] [] [] [5772,5773,5774,5775] CONDITIONAL_S
IDLE 5774 [(0,0)] HALF_D_PLUS_2 [5770] [] [] [] [] [5772,5773,5774,5775] CONDITIONAL_S
DISCARD 5775 [(1,0)] 0 [5770] [] [] [] [] [5772,5773,5774,5775] CONDITIONAL_S
IDLE 5776 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5777 [(0,1)] D [] [] [] [] [] [] none
MERGE 5778 [(0,1),(0,0)] D [] [5780,5781,5782,5783] [] [] [((0,0),(0,1))] [] none
DISCARD 5779 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5780 [(0,1),(0,0)] D [5778] [] [] [] [((0,0),(0,1))] [5780,5781,5782,5783] CONDITIONAL_S
Y_MEAS 5781 [(0,1)] HALF_D_PLUS_2 [5778] [] [] [] [] [5780,5781,5782,5783] CONDITIONAL_S
IDLE 5782 [(0,0)] HALF_D_PLUS_2 [5778] [] [] [] [] [5780,5781,5782,5783] CONDITIONAL_S
DISCARD 5783 [(0,1)] 0 [5778] [] [] [] [] [5780,5781,5782,5783] CONDITIONAL_S
IDLE 5784 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 5785 [(1,0)] D [] [] [] [] [] [] none
MERGE 5786 [(1,0),(0,0)] D [] [5788,5789,5790,5791] [] [] [((0,0),(1,0))] [] none
DISCARD 5787 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5788 [(1,0),(0,0)] D [5786] [] [] [] [((0,0),(1,0))] [5788,5789,5790,5791] CONDITIONAL_S
Y_MEAS 5789 [(1,0)] HALF_D_PLUS_2 [5786] [] [] [] [] [5788,5789,5790,5791] CONDITIONAL_S
IDLE 5790 [(0,0)] HALF_D_PLUS_2 [5786] [] [] [] [] [5788,5789,5790,5791] CONDITIONAL_S
DISCARD 5791 [(1,0)] 0 [5786] [] [] [] [] [5788,5789,5790,5791] CONDITIONAL_S
IDLE 5792 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 5793 [(0,1)] D [] [] [] [] [] [] none
MERGE 5794 [(0,1),(0,0)] D [] [5796,5797,5798,5799] [] [] [((0,0),(0,1))] [] none
DISCARD 5795 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5796 [(0,1),(0,0)] D [5794] [] [] [] [((0,0),(0,1))] [5796,5797,5798,5799] CONDITIONAL_S
Y_MEAS 5797 [(0,1)] HALF_D_PLUS_2 [5794] [] [] [] [] [5796,5797,5798,5799] CONDITIONAL_S
IDLE 5798 [(0,0)] HALF_D_PLUS_2 [5794] [] [] [] [] [5796,5797,5798,5799] CONDITIONAL_S
DISCARD 5799 [(0,1)] 0 [5794] [] [] [] [] [5796,5797,5798,5799] CONDITIONAL_S
IDLE 5800 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 5801 [(1,0)] D [] [] [] [] [] [] none
MERGE 5802 [(1,0),(0,0)] D [] [5804,5805,5806,5807] [] [] [((0,0),(1,0))] [] none
DISCARD 5803 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5804 [(1,0),(0,0)] D [5802] [] [] [] [((0,0),(1,0))] [5804,5805,5806,5807] CONDITIONAL_S
Y_MEAS 5805 [(1,0)] HALF_D_PLUS_2 [5802] [] [] [] [] [5804,5805,5806,5807] CONDITIONAL_S
IDLE 5806 [(0,0)] HALF_D_PLUS_2 [5802] [] [] [] [] [5804,5805,5806,5807] CONDITIONAL_S
DISCARD 5807 [(1,0)] 0 [5802] [] [] [] [] [5804,5805,5806,5807] CONDITIONAL_S
IDLE 5808 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 5809 [(0,1)] D [] [] [] [] [] [] none
MERGE 5810 [(0,1),(0,0)] D [] [5812,5813,5814,5815] [] [] [((0,0),(0,1))] [] none
DISCARD 5811 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5812 [(0,1),(0,0)] D [5810] [] [] [] [((0,0),(0,1))] [5812,5813,5814,5815] CONDITIONAL_S
Y_MEAS 5813 [(0,1)] HALF_D_PLUS_2 [5810] [] [] [] [] [5812,5813,5814,5815] CONDITIONAL_S
IDLE 5814 [(0,0)] HALF_D_PLUS_2 [5810] [] [] [] [] [5812,5813,5814,5815] CONDITIONAL_S
DISCARD 5815 [(0,1)] 0 [5810] [] [] [] [] [5812,5813,5814,5815] CONDITIONAL_S
IDLE 5816 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5817 [(1,0)] D [] [] [] [] [] [] none
MERGE 5818 [(1,0),(0,0)] D [] [5820,5821,5822,5823] [] [] [((0,0),(1,0))] [] none
DISCARD 5819 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5820 [(1,0),(0,0)] D [5818] [] [] [] [((0,0),(1,0))] [5820,5821,5822,5823] CONDITIONAL_S
Y_MEAS 5821 [(1,0)] HALF_D_PLUS_2 [5818] [] [] [] [] [5820,5821,5822,5823] CONDITIONAL_S
IDLE 5822 [(0,0)] HALF_D_PLUS_2 [5818] [] [] [] [] [5820,5821,5822,5823] CONDITIONAL_S
DISCARD 5823 [(1,0)] 0 [5818] [] [] [] [] [5820,5821,5822,5823] CONDITIONAL_S
IDLE 5824 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5825 [(0,1)] D [] [] [] [] [] [] none
MERGE 5826 [(0,1),(0,0)] D [] [5828,5829,5830,5831] [] [] [((0,0),(0,1))] [] none
DISCARD 5827 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5828 [(0,1),(0,0)] D [5826] [] [] [] [((0,0),(0,1))] [5828,5829,5830,5831] CONDITIONAL_S
Y_MEAS 5829 [(0,1)] HALF_D_PLUS_2 [5826] [] [] [] [] [5828,5829,5830,5831] CONDITIONAL_S
IDLE 5830 [(0,0)] HALF_D_PLUS_2 [5826] [] [] [] [] [5828,5829,5830,5831] CONDITIONAL_S
DISCARD 5831 [(0,1)] 0 [5826] [] [] [] [] [5828,5829,5830,5831] CONDITIONAL_S
IDLE 5832 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 5833 [(1,0)] D [] [] [] [] [] [] none
MERGE 5834 [(1,0),(0,0)] D [] [5836,5837,5838,5839] [] [] [((0,0),(1,0))] [] none
DISCARD 5835 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5836 [(1,0),(0,0)] D [5834] [] [] [] [((0,0),(1,0))] [5836,5837,5838,5839] CONDITIONAL_S
Y_MEAS 5837 [(1,0)] HALF_D_PLUS_2 [5834] [] [] [] [] [5836,5837,5838,5839] CONDITIONAL_S
IDLE 5838 [(0,0)] HALF_D_PLUS_2 [5834] [] [] [] [] [5836,5837,5838,5839] CONDITIONAL_S
DISCARD 5839 [(1,0)] 0 [5834] [] [] [] [] [5836,5837,5838,5839] CONDITIONAL_S
IDLE 5840 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 5841 [(0,1)] D [] [] [] [] [] [] none
MERGE 5842 [(0,1),(0,0)] D [] [5844,5845,5846,5847] [] [] [((0,0),(0,1))] [] none
DISCARD 5843 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5844 [(0,1),(0,0)] D [5842] [] [] [] [((0,0),(0,1))] [5844,5845,5846,5847] CONDITIONAL_S
Y_MEAS 5845 [(0,1)] HALF_D_PLUS_2 [5842] [] [] [] [] [5844,5845,5846,5847] CONDITIONAL_S
IDLE 5846 [(0,0)] HALF_D_PLUS_2 [5842] [] [] [] [] [5844,5845,5846,5847] CONDITIONAL_S
DISCARD 5847 [(0,1)] 0 [5842] [] [] [] [] [5844,5845,5846,5847] CONDITIONAL_S
IDLE 5848 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 5849 [(1,0)] D [] [] [] [] [] [] none
MERGE 5850 [(1,0),(0,0)] D [] [5852,5853,5854,5855] [] [] [((0,0),(1,0))] [] none
DISCARD 5851 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5852 [(1,0),(0,0)] D [5850] [] [] [] [((0,0),(1,0))] [5852,5853,5854,5855] CONDITIONAL_S
Y_MEAS 5853 [(1,0)] HALF_D_PLUS_2 [5850] [] [] [] [] [5852,5853,5854,5855] CONDITIONAL_S
IDLE 5854 [(0,0)] HALF_D_PLUS_2 [5850] [] [] [] [] [5852,5853,5854,5855] CONDITIONAL_S
DISCARD 5855 [(1,0)] 0 [5850] [] [] [] [] [5852,5853,5854,5855] CONDITIONAL_S
IDLE 5856 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 5857 [(0,1)] D [] [] [] [] [] [] none
MERGE 5858 [(0,1),(0,0)] D [] [5860,5861,5862,5863] [] [] [((0,0),(0,1))] [] none
DISCARD 5859 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5860 [(0,1),(0,0)] D [5858] [] [] [] [((0,0),(0,1))] [5860,5861,5862,5863] CONDITIONAL_S
Y_MEAS 5861 [(0,1)] HALF_D_PLUS_2 [5858] [] [] [] [] [5860,5861,5862,5863] CONDITIONAL_S
IDLE 5862 [(0,0)] HALF_D_PLUS_2 [5858] [] [] [] [] [5860,5861,5862,5863] CONDITIONAL_S
DISCARD 5863 [(0,1)] 0 [5858] [] [] [] [] [5860,5861,5862,5863] CONDITIONAL_S
IDLE 5864 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5865 [(1,0)] D [] [] [] [] [] [] none
MERGE 5866 [(1,0),(0,0)] D [] [5868,5869,5870,5871] [] [] [((0,0),(1,0))] [] none
DISCARD 5867 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5868 [(1,0),(0,0)] D [5866] [] [] [] [((0,0),(1,0))] [5868,5869,5870,5871] CONDITIONAL_S
Y_MEAS 5869 [(1,0)] HALF_D_PLUS_2 [5866] [] [] [] [] [5868,5869,5870,5871] CONDITIONAL_S
IDLE 5870 [(0,0)] HALF_D_PLUS_2 [5866] [] [] [] [] [5868,5869,5870,5871] CONDITIONAL_S
DISCARD 5871 [(1,0)] 0 [5866] [] [] [] [] [5868,5869,5870,5871] CONDITIONAL_S
IDLE 5872 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 5873 [(0,1)] D [] [] [] [] [] [] none
MERGE 5874 [(0,1),(0,0)] D [] [5876,5877,5878,5879] [] [] [((0,0),(0,1))] [] none
DISCARD 5875 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5876 [(0,1),(0,0)] D [5874] [] [] [] [((0,0),(0,1))] [5876,5877,5878,5879] CONDITIONAL_S
Y_MEAS 5877 [(0,1)] HALF_D_PLUS_2 [5874] [] [] [] [] [5876,5877,5878,5879] CONDITIONAL_S
IDLE 5878 [(0,0)] HALF_D_PLUS_2 [5874] [] [] [] [] [5876,5877,5878,5879] CONDITIONAL_S
DISCARD 5879 [(0,1)] 0 [5874] [] [] [] [] [5876,5877,5878,5879] CONDITIONAL_S
IDLE 5880 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 5881 [(1,0)] D [] [] [] [] [] [] none
MERGE 5882 [(1,0),(0,0)] D [] [5884,5885,5886,5887] [] [] [((0,0),(1,0))] [] none
DISCARD 5883 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5884 [(1,0),(0,0)] D [5882] [] [] [] [((0,0),(1,0))] [5884,5885,5886,5887] CONDITIONAL_S
Y_MEAS 5885 [(1,0)] HALF_D_PLUS_2 [5882] [] [] [] [] [5884,5885,5886,5887] CONDITIONAL_S
IDLE 5886 [(0,0)] HALF_D_PLUS_2 [5882] [] [] [] [] [5884,5885,5886,5887] CONDITIONAL_S
DISCARD 5887 [(1,0)] 0 [5882] [] [] [] [] [5884,5885,5886,5887] CONDITIONAL_S
IDLE 5888 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 5889 [(0,1)] D [] [] [] [] [] [] none
MERGE 5890 [(0,1),(0,0)] D [] [5892,5893,5894,5895] [] [] [((0,0),(0,1))] [] none
DISCARD 5891 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5892 [(0,1),(0,0)] D [5890] [] [] [] [((0,0),(0,1))] [5892,5893,5894,5895] CONDITIONAL_S
Y_MEAS 5893 [(0,1)] HALF_D_PLUS_2 [5890] [] [] [] [] [5892,5893,5894,5895] CONDITIONAL_S
IDLE 5894 [(0,0)] HALF_D_PLUS_2 [5890] [] [] [] [] [5892,5893,5894,5895] CONDITIONAL_S
DISCARD 5895 [(0,1)] 0 [5890] [] [] [] [] [5892,5893,5894,5895] CONDITIONAL_S
IDLE 5896 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 5897 [(1,0)] D [] [] [] [] [] [] none
MERGE 5898 [(1,0),(0,0)] D [] [5900,5901,5902,5903] [] [] [((0,0),(1,0))] [] none
DISCARD 5899 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5900 [(1,0),(0,0)] D [5898] [] [] [] [((0,0),(1,0))] [5900,5901,5902,5903] CONDITIONAL_S
Y_MEAS 5901 [(1,0)] HALF_D_PLUS_2 [5898] [] [] [] [] [5900,5901,5902,5903] CONDITIONAL_S
IDLE 5902 [(0,0)] HALF_D_PLUS_2 [5898] [] [] [] [] [5900,5901,5902,5903] CONDITIONAL_S
DISCARD 5903 [(1,0)] 0 [5898] [] [] [] [] [5900,5901,5902,5903] CONDITIONAL_S
IDLE 5904 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 5905 [(0,1)] D [] [] [] [] [] [] none
MERGE 5906 [(0,1),(0,0)] D [] [5908,5909,5910,5911] [] [] [((0,0),(0,1))] [] none
DISCARD 5907 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5908 [(0,1),(0,0)] D [5906] [] [] [] [((0,0),(0,1))] [5908,5909,5910,5911] CONDITIONAL_S
Y_MEAS 5909 [(0,1)] HALF_D_PLUS_2 [5906] [] [] [] [] [5908,5909,5910,5911] CONDITIONAL_S
IDLE 5910 [(0,0)] HALF_D_PLUS_2 [5906] [] [] [] [] [5908,5909,5910,5911] CONDITIONAL_S
DISCARD 5911 [(0,1)] 0 [5906] [] [] [] [] [5908,5909,5910,5911] CONDITIONAL_S
IDLE 5912 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 5913 [(1,0)] D [] [] [] [] [] [] none
MERGE 5914 [(1,0),(0,0)] D [] [5916,5917,5918,5919] [] [] [((0,0),(1,0))] [] none
DISCARD 5915 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5916 [(1,0),(0,0)] D [5914] [] [] [] [((0,0),(1,0))] [5916,5917,5918,5919] CONDITIONAL_S
Y_MEAS 5917 [(1,0)] HALF_D_PLUS_2 [5914] [] [] [] [] [5916,5917,5918,5919] CONDITIONAL_S
IDLE 5918 [(0,0)] HALF_D_PLUS_2 [5914] [] [] [] [] [5916,5917,5918,5919] CONDITIONAL_S
DISCARD 5919 [(1,0)] 0 [5914] [] [] [] [] [5916,5917,5918,5919] CONDITIONAL_S
IDLE 5920 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5921 [(0,1)] D [] [] [] [] [] [] none
MERGE 5922 [(0,1),(0,0)] D [] [5924,5925,5926,5927] [] [] [((0,0),(0,1))] [] none
DISCARD 5923 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5924 [(0,1),(0,0)] D [5922] [] [] [] [((0,0),(0,1))] [5924,5925,5926,5927] CONDITIONAL_S
Y_MEAS 5925 [(0,1)] HALF_D_PLUS_2 [5922] [] [] [] [] [5924,5925,5926,5927] CONDITIONAL_S
IDLE 5926 [(0,0)] HALF_D_PLUS_2 [5922] [] [] [] [] [5924,5925,5926,5927] CONDITIONAL_S
DISCARD 5927 [(0,1)] 0 [5922] [] [] [] [] [5924,5925,5926,5927] CONDITIONAL_S
IDLE 5928 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 5929 [(1,0)] D [] [] [] [] [] [] none
MERGE 5930 [(1,0),(0,0)] D [] [5932,5933,5934,5935] [] [] [((0,0),(1,0))] [] none
DISCARD 5931 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5932 [(1,0),(0,0)] D [5930] [] [] [] [((0,0),(1,0))] [5932,5933,5934,5935] CONDITIONAL_S
Y_MEAS 5933 [(1,0)] HALF_D_PLUS_2 [5930] [] [] [] [] [5932,5933,5934,5935] CONDITIONAL_S
IDLE 5934 [(0,0)] HALF_D_PLUS_2 [5930] [] [] [] [] [5932,5933,5934,5935] CONDITIONAL_S
DISCARD 5935 [(1,0)] 0 [5930] [] [] [] [] [5932,5933,5934,5935] CONDITIONAL_S
IDLE 5936 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 5937 [(0,1)] D [] [] [] [] [] [] none
MERGE 5938 [(0,1),(0,0)] D [] [5940,5941,5942,5943] [] [] [((0,0),(0,1))] [] none
DISCARD 5939 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5940 [(0,1),(0,0)] D [5938] [] [] [] [((0,0),(0,1))] [5940,5941,5942,5943] CONDITIONAL_S
Y_MEAS 5941 [(0,1)] HALF_D_PLUS_2 [5938] [] [] [] [] [5940,5941,5942,5943] CONDITIONAL_S
IDLE 5942 [(0,0)] HALF_D_PLUS_2 [5938] [] [] [] [] [5940,5941,5942,5943] CONDITIONAL_S
DISCARD 5943 [(0,1)] 0 [5938] [] [] [] [] [5940,5941,5942,5943] CONDITIONAL_S
IDLE 5944 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5945 [(1,0)] D [] [] [] [] [] [] none
MERGE 5946 [(1,0),(0,0)] D [] [5948,5949,5950,5951] [] [] [((0,0),(1,0))] [] none
DISCARD 5947 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5948 [(1,0),(0,0)] D [5946] [] [] [] [((0,0),(1,0))] [5948,5949,5950,5951] CONDITIONAL_S
Y_MEAS 5949 [(1,0)] HALF_D_PLUS_2 [5946] [] [] [] [] [5948,5949,5950,5951] CONDITIONAL_S
IDLE 5950 [(0,0)] HALF_D_PLUS_2 [5946] [] [] [] [] [5948,5949,5950,5951] CONDITIONAL_S
DISCARD 5951 [(1,0)] 0 [5946] [] [] [] [] [5948,5949,5950,5951] CONDITIONAL_S
IDLE 5952 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 5953 [(0,1)] D [] [] [] [] [] [] none
MERGE 5954 [(0,1),(0,0)] D [] [5956,5957,5958,5959] [] [] [((0,0),(0,1))] [] none
DISCARD 5955 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5956 [(0,1),(0,0)] D [5954] [] [] [] [((0,0),(0,1))] [5956,5957,5958,5959] CONDITIONAL_S
Y_MEAS 5957 [(0,1)] HALF_D_PLUS_2 [5954] [] [] [] [] [5956,5957,5958,5959] CONDITIONAL_S
IDLE 5958 [(0,0)] HALF_D_PLUS_2 [5954] [] [] [] [] [5956,5957,5958,5959] CONDITIONAL_S
DISCARD 5959 [(0,1)] 0 [5954] [] [] [] [] [5956,5957,5958,5959] CONDITIONAL_S
IDLE 5960 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5961 [(1,0)] D [] [] [] [] [] [] none
MERGE 5962 [(1,0),(0,0)] D [] [5964,5965,5966,5967] [] [] [((0,0),(1,0))] [] none
DISCARD 5963 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5964 [(1,0),(0,0)] D [5962] [] [] [] [((0,0),(1,0))] [5964,5965,5966,5967] CONDITIONAL_S
Y_MEAS 5965 [(1,0)] HALF_D_PLUS_2 [5962] [] [] [] [] [5964,5965,5966,5967] CONDITIONAL_S
IDLE 5966 [(0,0)] HALF_D_PLUS_2 [5962] [] [] [] [] [5964,5965,5966,5967] CONDITIONAL_S
DISCARD 5967 [(1,0)] 0 [5962] [] [] [] [] [5964,5965,5966,5967] CONDITIONAL_S
IDLE 5968 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5969 [(0,1)] D [] [] [] [] [] [] none
MERGE 5970 [(0,1),(0,0)] D [] [5972,5973,5974,5975] [] [] [((0,0),(0,1))] [] none
DISCARD 5971 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5972 [(0,1),(0,0)] D [5970] [] [] [] [((0,0),(0,1))] [5972,5973,5974,5975] CONDITIONAL_S
Y_MEAS 5973 [(0,1)] HALF_D_PLUS_2 [5970] [] [] [] [] [5972,5973,5974,5975] CONDITIONAL_S
IDLE 5974 [(0,0)] HALF_D_PLUS_2 [5970] [] [] [] [] [5972,5973,5974,5975] CONDITIONAL_S
DISCARD 5975 [(0,1)] 0 [5970] [] [] [] [] [5972,5973,5974,5975] CONDITIONAL_S
IDLE 5976 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 5977 [(1,0)] D [] [] [] [] [] [] none
MERGE 5978 [(1,0),(0,0)] D [] [5980,5981,5982,5983] [] [] [((0,0),(1,0))] [] none
DISCARD 5979 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5980 [(1,0),(0,0)] D [5978] [] [] [] [((0,0),(1,0))] [5980,5981,5982,5983] CONDITIONAL_S
Y_MEAS 5981 [(1,0)] HALF_D_PLUS_2 [5978] [] [] [] [] [5980,5981,5982,5983] CONDITIONAL_S
IDLE 5982 [(0,0)] HALF_D_PLUS_2 [5978] [] [] [] [] [5980,5981,5982,5983] CONDITIONAL_S
DISCARD 5983 [(1,0)] 0 [5978] [] [] [] [] [5980,5981,5982,5983] CONDITIONAL_S
IDLE 5984 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 5985 [(0,1)] D [] [] [] [] [] [] none
MERGE 5986 [(0,1),(0,0)] D [] [5988,5989,5990,5991] [] [] [((0,0),(0,1))] [] none
DISCARD 5987 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5988 [(0,1),(0,0)] D [5986] [] [] [] [((0,0),(0,1))] [5988,5989,5990,5991] CONDITIONAL_S
Y_MEAS 5989 [(0,1)] HALF_D_PLUS_2 [5986] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
IDLE 5990 [(0,0)] HALF_D_PLUS_2 [5986] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
DISCARD 5991 [(0,1)] 0 [5986] [] [] [] [] [5988,5989,5990,5991] CONDITIONAL_S
IDLE 5992 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 5993 [(1,0)] D [] [] [] [] [] [] none
MERGE 5994 [(1,0),(0,0)] D [] [5996,5997,5998,5999] [] [] [((0,0),(1,0))] [] none
DISCARD 5995 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5996 [(1,0),(0,0)] D [5994] [] [] [] [((0,0),(1,0))] [5996,5997,5998,5999] CONDITIONAL_S
Y_MEAS 5997 [(1,0)] HALF_D_PLUS_2 [5994] [] [] [] [] [5996,5997,5998,5999] CONDITIONAL_S
IDLE 5998 [(0,0)] HALF_D_PLUS_2 [5994] [] [] [] [] [5996,5997,5998,5999] CONDITIONAL_S
DISCARD 5999 [(1,0)] 0 [5994] [] [] [] [] [5996,5997,5998,5999] CONDITIONAL_S
IDLE 6000 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6001 [(0,1)] D [] [] [] [] [] [] none
MERGE 6002 [(0,1),(0,0)] D [] [6004,6005,6006,6007] [] [] [((0,0),(0,1))] [] none
DISCARD 6003 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6004 [(0,1),(0,0)] D [6002] [] [] [] [((0,0),(0,1))] [6004,6005,6006,6007] CONDITIONAL_S
Y_MEAS 6005 [(0,1)] HALF_D_PLUS_2 [6002] [] [] [] [] [6004,6005,6006,6007] CONDITIONAL_S
IDLE 6006 [(0,0)] HALF_D_PLUS_2 [6002] [] [] [] [] [6004,6005,6006,6007] CONDITIONAL_S
DISCARD 6007 [(0,1)] 0 [6002] [] [] [] [] [6004,6005,6006,6007] CONDITIONAL_S
IDLE 6008 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6009 [(1,0)] D [] [] [] [] [] [] none
MERGE 6010 [(1,0),(0,0)] D [] [6012,6013,6014,6015] [] [] [((0,0),(1,0))] [] none
DISCARD 6011 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6012 [(1,0),(0,0)] D [6010] [] [] [] [((0,0),(1,0))] [6012,6013,6014,6015] CONDITIONAL_S
Y_MEAS 6013 [(1,0)] HALF_D_PLUS_2 [6010] [] [] [] [] [6012,6013,6014,6015] CONDITIONAL_S
IDLE 6014 [(0,0)] HALF_D_PLUS_2 [6010] [] [] [] [] [6012,6013,6014,6015] CONDITIONAL_S
DISCARD 6015 [(1,0)] 0 [6010] [] [] [] [] [6012,6013,6014,6015] CONDITIONAL_S
IDLE 6016 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 6017 [(0,1)] D [] [] [] [] [] [] none
MERGE 6018 [(0,1),(0,0)] D [] [6020,6021,6022,6023] [] [] [((0,0),(0,1))] [] none
DISCARD 6019 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6020 [(0,1),(0,0)] D [6018] [] [] [] [((0,0),(0,1))] [6020,6021,6022,6023] CONDITIONAL_S
Y_MEAS 6021 [(0,1)] HALF_D_PLUS_2 [6018] [] [] [] [] [6020,6021,6022,6023] CONDITIONAL_S
IDLE 6022 [(0,0)] HALF_D_PLUS_2 [6018] [] [] [] [] [6020,6021,6022,6023] CONDITIONAL_S
DISCARD 6023 [(0,1)] 0 [6018] [] [] [] [] [6020,6021,6022,6023] CONDITIONAL_S
IDLE 6024 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 6025 [(1,0)] D [] [] [] [] [] [] none
MERGE 6026 [(1,0),(0,0)] D [] [6028,6029,6030,6031] [] [] [((0,0),(1,0))] [] none
DISCARD 6027 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6028 [(1,0),(0,0)] D [6026] [] [] [] [((0,0),(1,0))] [6028,6029,6030,6031] CONDITIONAL_S
Y_MEAS 6029 [(1,0)] HALF_D_PLUS_2 [6026] [] [] [] [] [6028,6029,6030,6031] CONDITIONAL_S
IDLE 6030 [(0,0)] HALF_D_PLUS_2 [6026] [] [] [] [] [6028,6029,6030,6031] CONDITIONAL_S
DISCARD 6031 [(1,0)] 0 [6026] [] [] [] [] [6028,6029,6030,6031] CONDITIONAL_S
IDLE 6032 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6033 [(0,1)] D [] [] [] [] [] [] none
MERGE 6034 [(0,1),(0,0)] D [] [6036,6037,6038,6039] [] [] [((0,0),(0,1))] [] none
DISCARD 6035 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6036 [(0,1),(0,0)] D [6034] [] [] [] [((0,0),(0,1))] [6036,6037,6038,6039] CONDITIONAL_S
Y_MEAS 6037 [(0,1)] HALF_D_PLUS_2 [6034] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
IDLE 6038 [(0,0)] HALF_D_PLUS_2 [6034] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
DISCARD 6039 [(0,1)] 0 [6034] [] [] [] [] [6036,6037,6038,6039] CONDITIONAL_S
IDLE 6040 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 6041 [(1,0)] D [] [] [] [] [] [] none
MERGE 6042 [(1,0),(0,0)] D [] [6044,6045,6046,6047] [] [] [((0,0),(1,0))] [] none
DISCARD 6043 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6044 [(1,0),(0,0)] D [6042] [] [] [] [((0,0),(1,0))] [6044,6045,6046,6047] CONDITIONAL_S
Y_MEAS 6045 [(1,0)] HALF_D_PLUS_2 [6042] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
IDLE 6046 [(0,0)] HALF_D_PLUS_2 [6042] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
DISCARD 6047 [(1,0)] 0 [6042] [] [] [] [] [6044,6045,6046,6047] CONDITIONAL_S
IDLE 6048 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6049 [(0,1)] D [] [] [] [] [] [] none
MERGE 6050 [(0,1),(0,0)] D [] [6052,6053,6054,6055] [] [] [((0,0),(0,1))] [] none
DISCARD 6051 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6052 [(0,1),(0,0)] D [6050] [] [] [] [((0,0),(0,1))] [6052,6053,6054,6055] CONDITIONAL_S
Y_MEAS 6053 [(0,1)] HALF_D_PLUS_2 [6050] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
IDLE 6054 [(0,0)] HALF_D_PLUS_2 [6050] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
DISCARD 6055 [(0,1)] 0 [6050] [] [] [] [] [6052,6053,6054,6055] CONDITIONAL_S
IDLE 6056 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 6057 [(1,0)] D [] [] [] [] [] [] none
MERGE 6058 [(1,0),(0,0)] D [] [6060,6061,6062,6063] [] [] [((0,0),(1,0))] [] none
DISCARD 6059 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6060 [(1,0),(0,0)] D [6058] [] [] [] [((0,0),(1,0))] [6060,6061,6062,6063] CONDITIONAL_S
Y_MEAS 6061 [(1,0)] HALF_D_PLUS_2 [6058] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
IDLE 6062 [(0,0)] HALF_D_PLUS_2 [6058] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
DISCARD 6063 [(1,0)] 0 [6058] [] [] [] [] [6060,6061,6062,6063] CONDITIONAL_S
IDLE 6064 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6065 [(0,1)] D [] [] [] [] [] [] none
MERGE 6066 [(0,1),(0,0)] D [] [6068,6069,6070,6071] [] [] [((0,0),(0,1))] [] none
DISCARD 6067 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6068 [(0,1),(0,0)] D [6066] [] [] [] [((0,0),(0,1))] [6068,6069,6070,6071] CONDITIONAL_S
Y_MEAS 6069 [(0,1)] HALF_D_PLUS_2 [6066] [] [] [] [] [6068,6069,6070,6071] CONDITIONAL_S
IDLE 6070 [(0,0)] HALF_D_PLUS_2 [6066] [] [] [] [] [6068,6069,6070,6071] CONDITIONAL_S
DISCARD 6071 [(0,1)] 0 [6066] [] [] [] [] [6068,6069,6070,6071] CONDITIONAL_S
IDLE 6072 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 6073 [(1,0)] D [] [] [] [] [] [] none
MERGE 6074 [(1,0),(0,0)] D [] [6076,6077,6078,6079] [] [] [((0,0),(1,0))] [] none
DISCARD 6075 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6076 [(1,0),(0,0)] D [6074] [] [] [] [((0,0),(1,0))] [6076,6077,6078,6079] CONDITIONAL_S
Y_MEAS 6077 [(1,0)] HALF_D_PLUS_2 [6074] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
IDLE 6078 [(0,0)] HALF_D_PLUS_2 [6074] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
DISCARD 6079 [(1,0)] 0 [6074] [] [] [] [] [6076,6077,6078,6079] CONDITIONAL_S
IDLE 6080 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6081 [(0,1)] D [] [] [] [] [] [] none
MERGE 6082 [(0,1),(0,0)] D [] [6084,6085,6086,6087] [] [] [((0,0),(0,1))] [] none
DISCARD 6083 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6084 [(0,1),(0,0)] D [6082] [] [] [] [((0,0),(0,1))] [6084,6085,6086,6087] CONDITIONAL_S
Y_MEAS 6085 [(0,1)] HALF_D_PLUS_2 [6082] [] [] [] [] [6084,6085,6086,6087] CONDITIONAL_S
IDLE 6086 [(0,0)] HALF_D_PLUS_2 [6082] [] [] [] [] [6084,6085,6086,6087] CONDITIONAL_S
DISCARD 6087 [(0,1)] 0 [6082] [] [] [] [] [6084,6085,6086,6087] CONDITIONAL_S
IDLE 6088 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6089 [(1,0)] D [] [] [] [] [] [] none
MERGE 6090 [(1,0),(0,0)] D [] [6092,6093,6094,6095] [] [] [((0,0),(1,0))] [] none
DISCARD 6091 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6092 [(1,0),(0,0)] D [6090] [] [] [] [((0,0),(1,0))] [6092,6093,6094,6095] CONDITIONAL_S
Y_MEAS 6093 [(1,0)] HALF_D_PLUS_2 [6090] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
IDLE 6094 [(0,0)] HALF_D_PLUS_2 [6090] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
DISCARD 6095 [(1,0)] 0 [6090] [] [] [] [] [6092,6093,6094,6095] CONDITIONAL_S
INJECT_T 6096 [(0,1)] D [] [] [] [] [] [] none
MERGE 6097 [(0,1),(0,0)] D [] [6099,6100,6101,6102] [] [] [((0,0),(0,1))] [] none
DISCARD 6098 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6099 [(0,1),(0,0)] D [6097] [] [] [] [((0,0),(0,1))] [6099,6100,6101,6102] CONDITIONAL_S
Y_MEAS 6100 [(0,1)] HALF_D_PLUS_2 [6097] [] [] [] [] [6099,6100,6101,6102] CONDITIONAL_S
IDLE 6101 [(0,0)] HALF_D_PLUS_2 [6097] [] [] [] [] [6099,6100,6101,6102] CONDITIONAL_S
DISCARD 6102 [(0,1)] 0 [6097] [] [] [] [] [6099,6100,6101,6102] CONDITIONAL_S
IDLE 6103 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 6104 [(1,0)] D [] [] [] [] [] [] none
MERGE 6105 [(1,0),(0,0)] D [] [6107,6108,6109,6110] [] [] [((0,0),(1,0))] [] none
DISCARD 6106 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6107 [(1,0),(0,0)] D [6105] [] [] [] [((0,0),(1,0))] [6107,6108,6109,6110] CONDITIONAL_S
Y_MEAS 6108 [(1,0)] HALF_D_PLUS_2 [6105] [] [] [] [] [6107,6108,6109,6110] CONDITIONAL_S
IDLE 6109 [(0,0)] HALF_D_PLUS_2 [6105] [] [] [] [] [6107,6108,6109,6110] CONDITIONAL_S
DISCARD 6110 [(1,0)] 0 [6105] [] [] [] [] [6107,6108,6109,6110] CONDITIONAL_S
IDLE 6111 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 6112 [(0,1)] D [] [] [] [] [] [] none
MERGE 6113 [(0,1),(0,0)] D [] [6115,6116,6117,6118] [] [] [((0,0),(0,1))] [] none
DISCARD 6114 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6115 [(0,1),(0,0)] D [6113] [] [] [] [((0,0),(0,1))] [6115,6116,6117,6118] CONDITIONAL_S
Y_MEAS 6116 [(0,1)] HALF_D_PLUS_2 [6113] [] [] [] [] [6115,6116,6117,6118] CONDITIONAL_S
IDLE 6117 [(0,0)] HALF_D_PLUS_2 [6113] [] [] [] [] [6115,6116,6117,6118] CONDITIONAL_S
DISCARD 6118 [(0,1)] 0 [6113] [] [] [] [] [6115,6116,6117,6118] CONDITIONAL_S
IDLE 6119 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 6120 [(1,0)] D [] [] [] [] [] [] none
MERGE 6121 [(1,0),(0,0)] D [] [6123,6124,6125,6126] [] [] [((0,0),(1,0))] [] none
DISCARD 6122 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6123 [(1,0),(0,0)] D [6121] [] [] [] [((0,0),(1,0))] [6123,6124,6125,6126] CONDITIONAL_S
Y_MEAS 6124 [(1,0)] HALF_D_PLUS_2 [6121] [] [] [] [] [6123,6124,6125,6126] CONDITIONAL_S
IDLE 6125 [(0,0)] HALF_D_PLUS_2 [6121] [] [] [] [] [6123,6124,6125,6126] CONDITIONAL_S
DISCARD 6126 [(1,0)] 0 [6121] [] [] [] [] [6123,6124,6125,6126] CONDITIONAL_S
IDLE 6127 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 6128 [(0,1)] D [] [] [] [] [] [] none
MERGE 6129 [(0,1),(0,0)] D [] [6131,6132,6133,6134] [] [] [((0,0),(0,1))] [] none
DISCARD 6130 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6131 [(0,1),(0,0)] D [6129] [] [] [] [((0,0),(0,1))] [6131,6132,6133,6134] CONDITIONAL_S
Y_MEAS 6132 [(0,1)] HALF_D_PLUS_2 [6129] [] [] [] [] [6131,6132,6133,6134] CONDITIONAL_S
IDLE 6133 [(0,0)] HALF_D_PLUS_2 [6129] [] [] [] [] [6131,6132,6133,6134] CONDITIONAL_S
DISCARD 6134 [(0,1)] 0 [6129] [] [] [] [] [6131,6132,6133,6134] CONDITIONAL_S
IDLE 6135 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 6136 [(1,0)] D [] [] [] [] [] [] none
MERGE 6137 [(1,0),(0,0)] D [] [6139,6140,6141,6142] [] [] [((0,0),(1,0))] [] none
DISCARD 6138 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6139 [(1,0),(0,0)] D [6137] [] [] [] [((0,0),(1,0))] [6139,6140,6141,6142] CONDITIONAL_S
Y_MEAS 6140 [(1,0)] HALF_D_PLUS_2 [6137] [] [] [] [] [6139,6140,6141,6142] CONDITIONAL_S
IDLE 6141 [(0,0)] HALF_D_PLUS_2 [6137] [] [] [] [] [6139,6140,6141,6142] CONDITIONAL_S
DISCARD 6142 [(1,0)] 0 [6137] [] [] [] [] [6139,6140,6141,6142] CONDITIONAL_S
IDLE 6143 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 6144 [(0,1)] D [] [] [] [] [] [] none
MERGE 6145 [(0,1),(0,0)] D [] [6147,6148,6149,6150] [] [] [((0,0),(0,1))] [] none
DISCARD 6146 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6147 [(0,1),(0,0)] D [6145] [] [] [] [((0,0),(0,1))] [6147,6148,6149,6150] CONDITIONAL_S
Y_MEAS 6148 [(0,1)] HALF_D_PLUS_2 [6145] [] [] [] [] [6147,6148,6149,6150] CONDITIONAL_S
IDLE 6149 [(0,0)] HALF_D_PLUS_2 [6145] [] [] [] [] [6147,6148,6149,6150] CONDITIONAL_S
DISCARD 6150 [(0,1)] 0 [6145] [] [] [] [] [6147,6148,6149,6150] CONDITIONAL_S
IDLE 6151 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6152 [(1,0)] D [] [] [] [] [] [] none
MERGE 6153 [(1,0),(0,0)] D [] [6155,6156,6157,6158] [] [] [((0,0),(1,0))] [] none
DISCARD 6154 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6155 [(1,0),(0,0)] D [6153] [] [] [] [((0,0),(1,0))] [6155,6156,6157,6158] CONDITIONAL_S
Y_MEAS 6156 [(1,0)] HALF_D_PLUS_2 [6153] [] [] [] [] [6155,6156,6157,6158] CONDITIONAL_S
IDLE 6157 [(0,0)] HALF_D_PLUS_2 [6153] [] [] [] [] [6155,6156,6157,6158] CONDITIONAL_S
DISCARD 6158 [(1,0)] 0 [6153] [] [] [] [] [6155,6156,6157,6158] CONDITIONAL_S
IDLE 6159 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 6160 [(0,1)] D [] [] [] [] [] [] none
MERGE 6161 [(0,1),(0,0)] D [] [6163,6164,6165,6166] [] [] [((0,0),(0,1))] [] none
DISCARD 6162 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6163 [(0,1),(0,0)] D [6161] [] [] [] [((0,0),(0,1))] [6163,6164,6165,6166] CONDITIONAL_S
Y_MEAS 6164 [(0,1)] HALF_D_PLUS_2 [6161] [] [] [] [] [6163,6164,6165,6166] CONDITIONAL_S
IDLE 6165 [(0,0)] HALF_D_PLUS_2 [6161] [] [] [] [] [6163,6164,6165,6166] CONDITIONAL_S
DISCARD 6166 [(0,1)] 0 [6161] [] [] [] [] [6163,6164,6165,6166] CONDITIONAL_S
IDLE 6167 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 6168 [(1,0)] D [] [] [] [] [] [] none
MERGE 6169 [(1,0),(0,0)] D [] [6171,6172,6173,6174] [] [] [((0,0),(1,0))] [] none
DISCARD 6170 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6171 [(1,0),(0,0)] D [6169] [] [] [] [((0,0),(1,0))] [6171,6172,6173,6174] CONDITIONAL_S
Y_MEAS 6172 [(1,0)] HALF_D_PLUS_2 [6169] [] [] [] [] [6171,6172,6173,6174] CONDITIONAL_S
IDLE 6173 [(0,0)] HALF_D_PLUS_2 [6169] [] [] [] [] [6171,6172,6173,6174] CONDITIONAL_S
DISCARD 6174 [(1,0)] 0 [6169] [] [] [] [] [6171,6172,6173,6174] CONDITIONAL_S
IDLE 6175 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 6176 [(0,1)] D [] [] [] [] [] [] none
MERGE 6177 [(0,1),(0,0)] D [] [6179,6180,6181,6182] [] [] [((0,0),(0,1))] [] none
DISCARD 6178 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6179 [(0,1),(0,0)] D [6177] [] [] [] [((0,0),(0,1))] [6179,6180,6181,6182] CONDITIONAL_S
Y_MEAS 6180 [(0,1)] HALF_D_PLUS_2 [6177] [] [] [] [] [6179,6180,6181,6182] CONDITIONAL_S
IDLE 6181 [(0,0)] HALF_D_PLUS_2 [6177] [] [] [] [] [6179,6180,6181,6182] CONDITIONAL_S
DISCARD 6182 [(0,1)] 0 [6177] [] [] [] [] [6179,6180,6181,6182] CONDITIONAL_S
IDLE 6183 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 6184 [(1,0)] D [] [] [] [] [] [] none
MERGE 6185 [(1,0),(0,0)] D [] [6187,6188,6189,6190] [] [] [((0,0),(1,0))] [] none
DISCARD 6186 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6187 [(1,0),(0,0)] D [6185] [] [] [] [((0,0),(1,0))] [6187,6188,6189,6190] CONDITIONAL_S
Y_MEAS 6188 [(1,0)] HALF_D_PLUS_2 [6185] [] [] [] [] [6187,6188,6189,6190] CONDITIONAL_S
IDLE 6189 [(0,0)] HALF_D_PLUS_2 [6185] [] [] [] [] [6187,6188,6189,6190] CONDITIONAL_S
DISCARD 6190 [(1,0)] 0 [6185] [] [] [] [] [6187,6188,6189,6190] CONDITIONAL_S
IDLE 6191 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 6192 [(0,1)] D [] [] [] [] [] [] none
MERGE 6193 [(0,1),(0,0)] D [] [6195,6196,6197,6198] [] [] [((0,0),(0,1))] [] none
DISCARD 6194 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6195 [(0,1),(0,0)] D [6193] [] [] [] [((0,0),(0,1))] [6195,6196,6197,6198] CONDITIONAL_S
Y_MEAS 6196 [(0,1)] HALF_D_PLUS_2 [6193] [] [] [] [] [6195,6196,6197,6198] CONDITIONAL_S
IDLE 6197 [(0,0)] HALF_D_PLUS_2 [6193] [] [] [] [] [6195,6196,6197,6198] CONDITIONAL_S
DISCARD 6198 [(0,1)] 0 [6193] [] [] [] [] [6195,6196,6197,6198] CONDITIONAL_S
IDLE 6199 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 6200 [(1,0)] D [] [] [] [] [] [] none
MERGE 6201 [(1,0),(0,0)] D [] [6203,6204,6205,6206] [] [] [((0,0),(1,0))] [] none
DISCARD 6202 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6203 [(1,0),(0,0)] D [6201] [] [] [] [((0,0),(1,0))] [6203,6204,6205,6206] CONDITIONAL_S
Y_MEAS 6204 [(1,0)] HALF_D_PLUS_2 [6201] [] [] [] [] [6203,6204,6205,6206] CONDITIONAL_S
IDLE 6205 [(0,0)] HALF_D_PLUS_2 [6201] [] [] [] [] [6203,6204,6205,6206] CONDITIONAL_S
DISCARD 6206 [(1,0)] 0 [6201] [] [] [] [] [6203,6204,6205,6206] CONDITIONAL_S
IDLE 6207 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 6208 [(0,1)] D [] [] [] [] [] [] none
MERGE 6209 [(0,1),(0,0)] D [] [6211,6212,6213,6214] [] [] [((0,0),(0,1))] [] none
DISCARD 6210 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6211 [(0,1),(0,0)] D [6209] [] [] [] [((0,0),(0,1))] [6211,6212,6213,6214] CONDITIONAL_S
Y_MEAS 6212 [(0,1)] HALF_D_PLUS_2 [6209] [] [] [] [] [6211,6212,6213,6214] CONDITIONAL_S
IDLE 6213 [(0,0)] HALF_D_PLUS_2 [6209] [] [] [] [] [6211,6212,6213,6214] CONDITIONAL_S
DISCARD 6214 [(0,1)] 0 [6209] [] [] [] [] [6211,6212,6213,6214] CONDITIONAL_S
IDLE 6215 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 6216 [(1,0)] D [] [] [] [] [] [] none
MERGE 6217 [(1,0),(0,0)] D [] [6219,6220,6221,6222] [] [] [((0,0),(1,0))] [] none
DISCARD 6218 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6219 [(1,0),(0,0)] D [6217] [] [] [] [((0,0),(1,0))] [6219,6220,6221,6222] CONDITIONAL_S
Y_MEAS 6220 [(1,0)] HALF_D_PLUS_2 [6217] [] [] [] [] [6219,6220,6221,6222] CONDITIONAL_S
IDLE 6221 [(0,0)] HALF_D_PLUS_2 [6217] [] [] [] [] [6219,6220,6221,6222] CONDITIONAL_S
DISCARD 6222 [(1,0)] 0 [6217] [] [] [] [] [6219,6220,6221,6222] CONDITIONAL_S
IDLE 6223 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 6224 [(0,1)] D [] [] [] [] [] [] none
MERGE 6225 [(0,1),(0,0)] D [] [6227,6228,6229,6230] [] [] [((0,0),(0,1))] [] none
DISCARD 6226 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6227 [(0,1),(0,0)] D [6225] [] [] [] [((0,0),(0,1))] [6227,6228,6229,6230] CONDITIONAL_S
Y_MEAS 6228 [(0,1)] HALF_D_PLUS_2 [6225] [] [] [] [] [6227,6228,6229,6230] CONDITIONAL_S
IDLE 6229 [(0,0)] HALF_D_PLUS_2 [6225] [] [] [] [] [6227,6228,6229,6230] CONDITIONAL_S
DISCARD 6230 [(0,1)] 0 [6225] [] [] [] [] [6227,6228,6229,6230] CONDITIONAL_S
IDLE 6231 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 6232 [(1,0)] D [] [] [] [] [] [] none
MERGE 6233 [(1,0),(0,0)] D [] [6235,6236,6237,6238] [] [] [((0,0),(1,0))] [] none
DISCARD 6234 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6235 [(1,0),(0,0)] D [6233] [] [] [] [((0,0),(1,0))] [6235,6236,6237,6238] CONDITIONAL_S
Y_MEAS 6236 [(1,0)] HALF_D_PLUS_2 [6233] [] [] [] [] [6235,6236,6237,6238] CONDITIONAL_S
IDLE 6237 [(0,0)] HALF_D_PLUS_2 [6233] [] [] [] [] [6235,6236,6237,6238] CONDITIONAL_S
DISCARD 6238 [(1,0)] 0 [6233] [] [] [] [] [6235,6236,6237,6238] CONDITIONAL_S
IDLE 6239 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 6240 [(0,1)] D [] [] [] [] [] [] none
MERGE 6241 [(0,1),(0,0)] D [] [6243,6244,6245,6246] [] [] [((0,0),(0,1))] [] none
DISCARD 6242 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6243 [(0,1),(0,0)] D [6241] [] [] [] [((0,0),(0,1))] [6243,6244,6245,6246] CONDITIONAL_S
Y_MEAS 6244 [(0,1)] HALF_D_PLUS_2 [6241] [] [] [] [] [6243,6244,6245,6246] CONDITIONAL_S
IDLE 6245 [(0,0)] HALF_D_PLUS_2 [6241] [] [] [] [] [6243,6244,6245,6246] CONDITIONAL_S
DISCARD 6246 [(0,1)] 0 [6241] [] [] [] [] [6243,6244,6245,6246] CONDITIONAL_S
IDLE 6247 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 6248 [(1,0)] D [] [] [] [] [] [] none
MERGE 6249 [(1,0),(0,0)] D [] [6251,6252,6253,6254] [] [] [((0,0),(1,0))] [] none
DISCARD 6250 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6251 [(1,0),(0,0)] D [6249] [] [] [] [((0,0),(1,0))] [6251,6252,6253,6254] CONDITIONAL_S
Y_MEAS 6252 [(1,0)] HALF_D_PLUS_2 [6249] [] [] [] [] [6251,6252,6253,6254] CONDITIONAL_S
IDLE 6253 [(0,0)] HALF_D_PLUS_2 [6249] [] [] [] [] [6251,6252,6253,6254] CONDITIONAL_S
DISCARD 6254 [(1,0)] 0 [6249] [] [] [] [] [6251,6252,6253,6254] CONDITIONAL_S
IDLE 6255 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 6256 [(0,1)] D [] [] [] [] [] [] none
MERGE 6257 [(0,1),(0,0)] D [] [6259,6260,6261,6262] [] [] [((0,0),(0,1))] [] none
DISCARD 6258 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6259 [(0,1),(0,0)] D [6257] [] [] [] [((0,0),(0,1))] [6259,6260,6261,6262] CONDITIONAL_S
Y_MEAS 6260 [(0,1)] HALF_D_PLUS_2 [6257] [] [] [] [] [6259,6260,6261,6262] CONDITIONAL_S
IDLE 6261 [(0,0)] HALF_D_PLUS_2 [6257] [] [] [] [] [6259,6260,6261,6262] CONDITIONAL_S
DISCARD 6262 [(0,1)] 0 [6257] [] [] [] [] [6259,6260,6261,6262] CONDITIONAL_S
IDLE 6263 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6264 [(1,0)] D [] [] [] [] [] [] none
MERGE 6265 [(1,0),(0,0)] D [] [6267,6268,6269,6270] [] [] [((0,0),(1,0))] [] none
DISCARD 6266 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6267 [(1,0),(0,0)] D [6265] [] [] [] [((0,0),(1,0))] [6267,6268,6269,6270] CONDITIONAL_S
Y_MEAS 6268 [(1,0)] HALF_D_PLUS_2 [6265] [] [] [] [] [6267,6268,6269,6270] CONDITIONAL_S
IDLE 6269 [(0,0)] HALF_D_PLUS_2 [6265] [] [] [] [] [6267,6268,6269,6270] CONDITIONAL_S
DISCARD 6270 [(1,0)] 0 [6265] [] [] [] [] [6267,6268,6269,6270] CONDITIONAL_S
IDLE 6271 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 6272 [(0,1)] D [] [] [] [] [] [] none
MERGE 6273 [(0,1),(0,0)] D [] [6275,6276,6277,6278] [] [] [((0,0),(0,1))] [] none
DISCARD 6274 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6275 [(0,1),(0,0)] D [6273] [] [] [] [((0,0),(0,1))] [6275,6276,6277,6278] CONDITIONAL_S
Y_MEAS 6276 [(0,1)] HALF_D_PLUS_2 [6273] [] [] [] [] [6275,6276,6277,6278] CONDITIONAL_S
IDLE 6277 [(0,0)] HALF_D_PLUS_2 [6273] [] [] [] [] [6275,6276,6277,6278] CONDITIONAL_S
DISCARD 6278 [(0,1)] 0 [6273] [] [] [] [] [6275,6276,6277,6278] CONDITIONAL_S
IDLE 6279 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6280 [(1,0)] D [] [] [] [] [] [] none
MERGE 6281 [(1,0),(0,0)] D [] [6283,6284,6285,6286] [] [] [((0,0),(1,0))] [] none
DISCARD 6282 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6283 [(1,0),(0,0)] D [6281] [] [] [] [((0,0),(1,0))] [6283,6284,6285,6286] CONDITIONAL_S
Y_MEAS 6284 [(1,0)] HALF_D_PLUS_2 [6281] [] [] [] [] [6283,6284,6285,6286] CONDITIONAL_S
IDLE 6285 [(0,0)] HALF_D_PLUS_2 [6281] [] [] [] [] [6283,6284,6285,6286] CONDITIONAL_S
DISCARD 6286 [(1,0)] 0 [6281] [] [] [] [] [6283,6284,6285,6286] CONDITIONAL_S
IDLE 6287 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 6288 [(0,1)] D [] [] [] [] [] [] none
MERGE 6289 [(0,1),(0,0)] D [] [6291,6292,6293,6294] [] [] [((0,0),(0,1))] [] none
DISCARD 6290 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6291 [(0,1),(0,0)] D [6289] [] [] [] [((0,0),(0,1))] [6291,6292,6293,6294] CONDITIONAL_S
Y_MEAS 6292 [(0,1)] HALF_D_PLUS_2 [6289] [] [] [] [] [6291,6292,6293,6294] CONDITIONAL_S
IDLE 6293 [(0,0)] HALF_D_PLUS_2 [6289] [] [] [] [] [6291,6292,6293,6294] CONDITIONAL_S
DISCARD 6294 [(0,1)] 0 [6289] [] [] [] [] [6291,6292,6293,6294] CONDITIONAL_S
IDLE 6295 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 6296 [(1,0)] D [] [] [] [] [] [] none
MERGE 6297 [(1,0),(0,0)] D [] [6299,6300,6301,6302] [] [] [((0,0),(1,0))] [] none
DISCARD 6298 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6299 [(1,0),(0,0)] D [6297] [] [] [] [((0,0),(1,0))] [6299,6300,6301,6302] CONDITIONAL_S
Y_MEAS 6300 [(1,0)] HALF_D_PLUS_2 [6297] [] [] [] [] [6299,6300,6301,6302] CONDITIONAL_S
IDLE 6301 [(0,0)] HALF_D_PLUS_2 [6297] [] [] [] [] [6299,6300,6301,6302] CONDITIONAL_S
DISCARD 6302 [(1,0)] 0 [6297] [] [] [] [] [6299,6300,6301,6302] CONDITIONAL_S
IDLE 6303 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 6304 [(0,1)] D [] [] [] [] [] [] none
MERGE 6305 [(0,1),(0,0)] D [] [6307,6308,6309,6310] [] [] [((0,0),(0,1))] [] none
DISCARD 6306 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6307 [(0,1),(0,0)] D [6305] [] [] [] [((0,0),(0,1))] [6307,6308,6309,6310] CONDITIONAL_S
Y_MEAS 6308 [(0,1)] HALF_D_PLUS_2 [6305] [] [] [] [] [6307,6308,6309,6310] CONDITIONAL_S
IDLE 6309 [(0,0)] HALF_D_PLUS_2 [6305] [] [] [] [] [6307,6308,6309,6310] CONDITIONAL_S
DISCARD 6310 [(0,1)] 0 [6305] [] [] [] [] [6307,6308,6309,6310] CONDITIONAL_S
IDLE 6311 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 6312 [(1,0)] D [] [] [] [] [] [] none
MERGE 6313 [(1,0),(0,0)] D [] [6315,6316,6317,6318] [] [] [((0,0),(1,0))] [] none
DISCARD 6314 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6315 [(1,0),(0,0)] D [6313] [] [] [] [((0,0),(1,0))] [6315,6316,6317,6318] CONDITIONAL_S
Y_MEAS 6316 [(1,0)] HALF_D_PLUS_2 [6313] [] [] [] [] [6315,6316,6317,6318] CONDITIONAL_S
IDLE 6317 [(0,0)] HALF_D_PLUS_2 [6313] [] [] [] [] [6315,6316,6317,6318] CONDITIONAL_S
DISCARD 6318 [(1,0)] 0 [6313] [] [] [] [] [6315,6316,6317,6318] CONDITIONAL_S
IDLE 6319 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6320 [(0,1)] D [] [] [] [] [] [] none
MERGE 6321 [(0,1),(0,0)] D [] [6323,6324,6325,6326] [] [] [((0,0),(0,1))] [] none
DISCARD 6322 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6323 [(0,1),(0,0)] D [6321] [] [] [] [((0,0),(0,1))] [6323,6324,6325,6326] CONDITIONAL_S
Y_MEAS 6324 [(0,1)] HALF_D_PLUS_2 [6321] [] [] [] [] [6323,6324,6325,6326] CONDITIONAL_S
IDLE 6325 [(0,0)] HALF_D_PLUS_2 [6321] [] [] [] [] [6323,6324,6325,6326] CONDITIONAL_S
DISCARD 6326 [(0,1)] 0 [6321] [] [] [] [] [6323,6324,6325,6326] CONDITIONAL_S
IDLE 6327 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 6328 [(1,0)] D [] [] [] [] [] [] none
MERGE 6329 [(1,0),(0,0)] D [] [6331,6332,6333,6334] [] [] [((0,0),(1,0))] [] none
DISCARD 6330 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6331 [(1,0),(0,0)] D [6329] [] [] [] [((0,0),(1,0))] [6331,6332,6333,6334] CONDITIONAL_S
Y_MEAS 6332 [(1,0)] HALF_D_PLUS_2 [6329] [] [] [] [] [6331,6332,6333,6334] CONDITIONAL_S
IDLE 6333 [(0,0)] HALF_D_PLUS_2 [6329] [] [] [] [] [6331,6332,6333,6334] CONDITIONAL_S
DISCARD 6334 [(1,0)] 0 [6329] [] [] [] [] [6331,6332,6333,6334] CONDITIONAL_S
IDLE 6335 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6336 [(0,1)] D [] [] [] [] [] [] none
MERGE 6337 [(0,1),(0,0)] D [] [6339,6340,6341,6342] [] [] [((0,0),(0,1))] [] none
DISCARD 6338 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6339 [(0,1),(0,0)] D [6337] [] [] [] [((0,0),(0,1))] [6339,6340,6341,6342] CONDITIONAL_S
Y_MEAS 6340 [(0,1)] HALF_D_PLUS_2 [6337] [] [] [] [] [6339,6340,6341,6342] CONDITIONAL_S
IDLE 6341 [(0,0)] HALF_D_PLUS_2 [6337] [] [] [] [] [6339,6340,6341,6342] CONDITIONAL_S
DISCARD 6342 [(0,1)] 0 [6337] [] [] [] [] [6339,6340,6341,6342] CONDITIONAL_S
IDLE 6343 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 6344 [(1,0)] D [] [] [] [] [] [] none
MERGE 6345 [(1,0),(0,0)] D [] [6347,6348,6349,6350] [] [] [((0,0),(1,0))] [] none
DISCARD 6346 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6347 [(1,0),(0,0)] D [6345] [] [] [] [((0,0),(1,0))] [6347,6348,6349,6350] CONDITIONAL_S
Y_MEAS 6348 [(1,0)] HALF_D_PLUS_2 [6345] [] [] [] [] [6347,6348,6349,6350] CONDITIONAL_S
IDLE 6349 [(0,0)] HALF_D_PLUS_2 [6345] [] [] [] [] [6347,6348,6349,6350] CONDITIONAL_S
DISCARD 6350 [(1,0)] 0 [6345] [] [] [] [] [6347,6348,6349,6350] CONDITIONAL_S
IDLE 6351 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 6352 [(0,1)] D [] [] [] [] [] [] none
MERGE 6353 [(0,1),(0,0)] D [] [6355,6356,6357,6358] [] [] [((0,0),(0,1))] [] none
DISCARD 6354 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6355 [(0,1),(0,0)] D [6353] [] [] [] [((0,0),(0,1))] [6355,6356,6357,6358] CONDITIONAL_S
Y_MEAS 6356 [(0,1)] HALF_D_PLUS_2 [6353] [] [] [] [] [6355,6356,6357,6358] CONDITIONAL_S
IDLE 6357 [(0,0)] HALF_D_PLUS_2 [6353] [] [] [] [] [6355,6356,6357,6358] CONDITIONAL_S
DISCARD 6358 [(0,1)] 0 [6353] [] [] [] [] [6355,6356,6357,6358] CONDITIONAL_S
IDLE 6359 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 6360 [(1,0)] D [] [] [] [] [] [] none
MERGE 6361 [(1,0),(0,0)] D [] [6363,6364,6365,6366] [] [] [((0,0),(1,0))] [] none
DISCARD 6362 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6363 [(1,0),(0,0)] D [6361] [] [] [] [((0,0),(1,0))] [6363,6364,6365,6366] CONDITIONAL_S
Y_MEAS 6364 [(1,0)] HALF_D_PLUS_2 [6361] [] [] [] [] [6363,6364,6365,6366] CONDITIONAL_S
IDLE 6365 [(0,0)] HALF_D_PLUS_2 [6361] [] [] [] [] [6363,6364,6365,6366] CONDITIONAL_S
DISCARD 6366 [(1,0)] 0 [6361] [] [] [] [] [6363,6364,6365,6366] CONDITIONAL_S
IDLE 6367 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6368 [(0,1)] D [] [] [] [] [] [] none
MERGE 6369 [(0,1),(0,0)] D [] [6371,6372,6373,6374] [] [] [((0,0),(0,1))] [] none
DISCARD 6370 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6371 [(0,1),(0,0)] D [6369] [] [] [] [((0,0),(0,1))] [6371,6372,6373,6374] CONDITIONAL_S
Y_MEAS 6372 [(0,1)] HALF_D_PLUS_2 [6369] [] [] [] [] [6371,6372,6373,6374] CONDITIONAL_S
IDLE 6373 [(0,0)] HALF_D_PLUS_2 [6369] [] [] [] [] [6371,6372,6373,6374] CONDITIONAL_S
DISCARD 6374 [(0,1)] 0 [6369] [] [] [] [] [6371,6372,6373,6374] CONDITIONAL_S
IDLE 6375 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 6376 [(1,0)] D [] [] [] [] [] [] none
MERGE 6377 [(1,0),(0,0)] D [] [6379,6380,6381,6382] [] [] [((0,0),(1,0))] [] none
DISCARD 6378 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6379 [(1,0),(0,0)] D [6377] [] [] [] [((0,0),(1,0))] [6379,6380,6381,6382] CONDITIONAL_S
Y_MEAS 6380 [(1,0)] HALF_D_PLUS_2 [6377] [] [] [] [] [6379,6380,6381,6382] CONDITIONAL_S
IDLE 6381 [(0,0)] HALF_D_PLUS_2 [6377] [] [] [] [] [6379,6380,6381,6382] CONDITIONAL_S
DISCARD 6382 [(1,0)] 0 [6377] [] [] [] [] [6379,6380,6381,6382] CONDITIONAL_S
IDLE 6383 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6384 [(0,1)] D [] [] [] [] [] [] none
MERGE 6385 [(0,1),(0,0)] D [] [6387,6388,6389,6390] [] [] [((0,0),(0,1))] [] none
DISCARD 6386 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6387 [(0,1),(0,0)] D [6385] [] [] [] [((0,0),(0,1))] [6387,6388,6389,6390] CONDITIONAL_S
Y_MEAS 6388 [(0,1)] HALF_D_PLUS_2 [6385] [] [] [] [] [6387,6388,6389,6390] CONDITIONAL_S
IDLE 6389 [(0,0)] HALF_D_PLUS_2 [6385] [] [] [] [] [6387,6388,6389,6390] CONDITIONAL_S
DISCARD 6390 [(0,1)] 0 [6385] [] [] [] [] [6387,6388,6389,6390] CONDITIONAL_S
IDLE 6391 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 6392 [(1,0)] D [] [] [] [] [] [] none
MERGE 6393 [(1,0),(0,0)] D [] [6395,6396,6397,6398] [] [] [((0,0),(1,0))] [] none
DISCARD 6394 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6395 [(1,0),(0,0)] D [6393] [] [] [] [((0,0),(1,0))] [6395,6396,6397,6398] CONDITIONAL_S
Y_MEAS 6396 [(1,0)] HALF_D_PLUS_2 [6393] [] [] [] [] [6395,6396,6397,6398] CONDITIONAL_S
IDLE 6397 [(0,0)] HALF_D_PLUS_2 [6393] [] [] [] [] [6395,6396,6397,6398] CONDITIONAL_S
DISCARD 6398 [(1,0)] 0 [6393] [] [] [] [] [6395,6396,6397,6398] CONDITIONAL_S
IDLE 6399 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 6400 [(0,1)] D [] [] [] [] [] [] none
MERGE 6401 [(0,1),(0,0)] D [] [6403,6404,6405,6406] [] [] [((0,0),(0,1))] [] none
DISCARD 6402 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6403 [(0,1),(0,0)] D [6401] [] [] [] [((0,0),(0,1))] [6403,6404,6405,6406] CONDITIONAL_S
Y_MEAS 6404 [(0,1)] HALF_D_PLUS_2 [6401] [] [] [] [] [6403,6404,6405,6406] CONDITIONAL_S
IDLE 6405 [(0,0)] HALF_D_PLUS_2 [6401] [] [] [] [] [6403,6404,6405,6406] CONDITIONAL_S
DISCARD 6406 [(0,1)] 0 [6401] [] [] [] [] [6403,6404,6405,6406] CONDITIONAL_S
IDLE 6407 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 6408 [(1,0)] D [] [] [] [] [] [] none
MERGE 6409 [(1,0),(0,0)] D [] [6411,6412,6413,6414] [] [] [((0,0),(1,0))] [] none
DISCARD 6410 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6411 [(1,0),(0,0)] D [6409] [] [] [] [((0,0),(1,0))] [6411,6412,6413,6414] CONDITIONAL_S
Y_MEAS 6412 [(1,0)] HALF_D_PLUS_2 [6409] [] [] [] [] [6411,6412,6413,6414] CONDITIONAL_S
IDLE 6413 [(0,0)] HALF_D_PLUS_2 [6409] [] [] [] [] [6411,6412,6413,6414] CONDITIONAL_S
DISCARD 6414 [(1,0)] 0 [6409] [] [] [] [] [6411,6412,6413,6414] CONDITIONAL_S
IDLE 6415 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 6416 [(0,1)] D [] [] [] [] [] [] none
MERGE 6417 [(0,1),(0,0)] D [] [6419,6420,6421,6422] [] [] [((0,0),(0,1))] [] none
DISCARD 6418 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6419 [(0,1),(0,0)] D [6417] [] [] [] [((0,0),(0,1))] [6419,6420,6421,6422] CONDITIONAL_S
Y_MEAS 6420 [(0,1)] HALF_D_PLUS_2 [6417] [] [] [] [] [6419,6420,6421,6422] CONDITIONAL_S
IDLE 6421 [(0,0)] HALF_D_PLUS_2 [6417] [] [] [] [] [6419,6420,6421,6422] CONDITIONAL_S
DISCARD 6422 [(0,1)] 0 [6417] [] [] [] [] [6419,6420,6421,6422] CONDITIONAL_S
IDLE 6423 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 6424 [(1,0)] D [] [] [] [] [] [] none
MERGE 6425 [(1,0),(0,0)] D [] [6427,6428,6429,6430] [] [] [((0,0),(1,0))] [] none
DISCARD 6426 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6427 [(1,0),(0,0)] D [6425] [] [] [] [((0,0),(1,0))] [6427,6428,6429,6430] CONDITIONAL_S
Y_MEAS 6428 [(1,0)] HALF_D_PLUS_2 [6425] [] [] [] [] [6427,6428,6429,6430] CONDITIONAL_S
IDLE 6429 [(0,0)] HALF_D_PLUS_2 [6425] [] [] [] [] [6427,6428,6429,6430] CONDITIONAL_S
DISCARD 6430 [(1,0)] 0 [6425] [] [] [] [] [6427,6428,6429,6430] CONDITIONAL_S
IDLE 6431 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6432 [(0,1)] D [] [] [] [] [] [] none
MERGE 6433 [(0,1),(0,0)] D [] [6435,6436,6437,6438] [] [] [((0,0),(0,1))] [] none
DISCARD 6434 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6435 [(0,1),(0,0)] D [6433] [] [] [] [((0,0),(0,1))] [6435,6436,6437,6438] CONDITIONAL_S
Y_MEAS 6436 [(0,1)] HALF_D_PLUS_2 [6433] [] [] [] [] [6435,6436,6437,6438] CONDITIONAL_S
IDLE 6437 [(0,0)] HALF_D_PLUS_2 [6433] [] [] [] [] [6435,6436,6437,6438] CONDITIONAL_S
DISCARD 6438 [(0,1)] 0 [6433] [] [] [] [] [6435,6436,6437,6438] CONDITIONAL_S
IDLE 6439 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 6440 [(1,0)] D [] [] [] [] [] [] none
MERGE 6441 [(1,0),(0,0)] D [] [6443,6444,6445,6446] [] [] [((0,0),(1,0))] [] none
DISCARD 6442 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6443 [(1,0),(0,0)] D [6441] [] [] [] [((0,0),(1,0))] [6443,6444,6445,6446] CONDITIONAL_S
Y_MEAS 6444 [(1,0)] HALF_D_PLUS_2 [6441] [] [] [] [] [6443,6444,6445,6446] CONDITIONAL_S
IDLE 6445 [(0,0)] HALF_D_PLUS_2 [6441] [] [] [] [] [6443,6444,6445,6446] CONDITIONAL_S
DISCARD 6446 [(1,0)] 0 [6441] [] [] [] [] [6443,6444,6445,6446] CONDITIONAL_S
IDLE 6447 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 6448 [(0,1)] D [] [] [] [] [] [] none
MERGE 6449 [(0,1),(0,0)] D [] [6451,6452,6453,6454] [] [] [((0,0),(0,1))] [] none
DISCARD 6450 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6451 [(0,1),(0,0)] D [6449] [] [] [] [((0,0),(0,1))] [6451,6452,6453,6454] CONDITIONAL_S
Y_MEAS 6452 [(0,1)] HALF_D_PLUS_2 [6449] [] [] [] [] [6451,6452,6453,6454] CONDITIONAL_S
IDLE 6453 [(0,0)] HALF_D_PLUS_2 [6449] [] [] [] [] [6451,6452,6453,6454] CONDITIONAL_S
DISCARD 6454 [(0,1)] 0 [6449] [] [] [] [] [6451,6452,6453,6454] CONDITIONAL_S
IDLE 6455 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 6456 [(1,0)] D [] [] [] [] [] [] none
MERGE 6457 [(1,0),(0,0)] D [] [6459,6460,6461,6462] [] [] [((0,0),(1,0))] [] none
DISCARD 6458 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6459 [(1,0),(0,0)] D [6457] [] [] [] [((0,0),(1,0))] [6459,6460,6461,6462] CONDITIONAL_S
Y_MEAS 6460 [(1,0)] HALF_D_PLUS_2 [6457] [] [] [] [] [6459,6460,6461,6462] CONDITIONAL_S
IDLE 6461 [(0,0)] HALF_D_PLUS_2 [6457] [] [] [] [] [6459,6460,6461,6462] CONDITIONAL_S
DISCARD 6462 [(1,0)] 0 [6457] [] [] [] [] [6459,6460,6461,6462] CONDITIONAL_S
IDLE 6463 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 6464 [(0,1)] D [] [] [] [] [] [] none
MERGE 6465 [(0,1),(0,0)] D [] [6467,6468,6469,6470] [] [] [((0,0),(0,1))] [] none
DISCARD 6466 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6467 [(0,1),(0,0)] D [6465] [] [] [] [((0,0),(0,1))] [6467,6468,6469,6470] CONDITIONAL_S
Y_MEAS 6468 [(0,1)] HALF_D_PLUS_2 [6465] [] [] [] [] [6467,6468,6469,6470] CONDITIONAL_S
IDLE 6469 [(0,0)] HALF_D_PLUS_2 [6465] [] [] [] [] [6467,6468,6469,6470] CONDITIONAL_S
DISCARD 6470 [(0,1)] 0 [6465] [] [] [] [] [6467,6468,6469,6470] CONDITIONAL_S
IDLE 6471 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 6472 [(1,0)] D [] [] [] [] [] [] none
MERGE 6473 [(1,0),(0,0)] D [] [6475,6476,6477,6478] [] [] [((0,0),(1,0))] [] none
DISCARD 6474 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6475 [(1,0),(0,0)] D [6473] [] [] [] [((0,0),(1,0))] [6475,6476,6477,6478] CONDITIONAL_S
Y_MEAS 6476 [(1,0)] HALF_D_PLUS_2 [6473] [] [] [] [] [6475,6476,6477,6478] CONDITIONAL_S
IDLE 6477 [(0,0)] HALF_D_PLUS_2 [6473] [] [] [] [] [6475,6476,6477,6478] CONDITIONAL_S
DISCARD 6478 [(1,0)] 0 [6473] [] [] [] [] [6475,6476,6477,6478] CONDITIONAL_S
IDLE 6479 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 6480 [(0,1)] D [] [] [] [] [] [] none
MERGE 6481 [(0,1),(0,0)] D [] [6483,6484,6485,6486] [] [] [((0,0),(0,1))] [] none
DISCARD 6482 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6483 [(0,1),(0,0)] D [6481] [] [] [] [((0,0),(0,1))] [6483,6484,6485,6486] CONDITIONAL_S
Y_MEAS 6484 [(0,1)] HALF_D_PLUS_2 [6481] [] [] [] [] [6483,6484,6485,6486] CONDITIONAL_S
IDLE 6485 [(0,0)] HALF_D_PLUS_2 [6481] [] [] [] [] [6483,6484,6485,6486] CONDITIONAL_S
DISCARD 6486 [(0,1)] 0 [6481] [] [] [] [] [6483,6484,6485,6486] CONDITIONAL_S
IDLE 6487 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6488 [(1,0)] D [] [] [] [] [] [] none
MERGE 6489 [(1,0),(0,0)] D [] [6491,6492,6493,6494] [] [] [((0,0),(1,0))] [] none
DISCARD 6490 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6491 [(1,0),(0,0)] D [6489] [] [] [] [((0,0),(1,0))] [6491,6492,6493,6494] CONDITIONAL_S
Y_MEAS 6492 [(1,0)] HALF_D_PLUS_2 [6489] [] [] [] [] [6491,6492,6493,6494] CONDITIONAL_S
IDLE 6493 [(0,0)] HALF_D_PLUS_2 [6489] [] [] [] [] [6491,6492,6493,6494] CONDITIONAL_S
DISCARD 6494 [(1,0)] 0 [6489] [] [] [] [] [6491,6492,6493,6494] CONDITIONAL_S
IDLE 6495 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 6496 [(0,1)] D [] [] [] [] [] [] none
MERGE 6497 [(0,1),(0,0)] D [] [6499,6500,6501,6502] [] [] [((0,0),(0,1))] [] none
DISCARD 6498 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6499 [(0,1),(0,0)] D [6497] [] [] [] [((0,0),(0,1))] [6499,6500,6501,6502] CONDITIONAL_S
Y_MEAS 6500 [(0,1)] HALF_D_PLUS_2 [6497] [] [] [] [] [6499,6500,6501,6502] CONDITIONAL_S
IDLE 6501 [(0,0)] HALF_D_PLUS_2 [6497] [] [] [] [] [6499,6500,6501,6502] CONDITIONAL_S
DISCARD 6502 [(0,1)] 0 [6497] [] [] [] [] [6499,6500,6501,6502] CONDITIONAL_S
IDLE 6503 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 6504 [(1,0)] D [] [] [] [] [] [] none
MERGE 6505 [(1,0),(0,0)] D [] [6507,6508,6509,6510] [] [] [((0,0),(1,0))] [] none
DISCARD 6506 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6507 [(1,0),(0,0)] D [6505] [] [] [] [((0,0),(1,0))] [6507,6508,6509,6510] CONDITIONAL_S
Y_MEAS 6508 [(1,0)] HALF_D_PLUS_2 [6505] [] [] [] [] [6507,6508,6509,6510] CONDITIONAL_S
IDLE 6509 [(0,0)] HALF_D_PLUS_2 [6505] [] [] [] [] [6507,6508,6509,6510] CONDITIONAL_S
DISCARD 6510 [(1,0)] 0 [6505] [] [] [] [] [6507,6508,6509,6510] CONDITIONAL_S
IDLE 6511 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6512 [(0,1)] D [] [] [] [] [] [] none
MERGE 6513 [(0,1),(0,0)] D [] [6515,6516,6517,6518] [] [] [((0,0),(0,1))] [] none
DISCARD 6514 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6515 [(0,1),(0,0)] D [6513] [] [] [] [((0,0),(0,1))] [6515,6516,6517,6518] CONDITIONAL_S
Y_MEAS 6516 [(0,1)] HALF_D_PLUS_2 [6513] [] [] [] [] [6515,6516,6517,6518] CONDITIONAL_S
IDLE 6517 [(0,0)] HALF_D_PLUS_2 [6513] [] [] [] [] [6515,6516,6517,6518] CONDITIONAL_S
DISCARD 6518 [(0,1)] 0 [6513] [] [] [] [] [6515,6516,6517,6518] CONDITIONAL_S
INJECT_T 6519 [(1,0)] D [] [] [] [] [] [] none
MERGE 6520 [(1,0),(0,0)] D [] [6522,6523,6524,6525] [] [] [((0,0),(1,0))] [] none
DISCARD 6521 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6522 [(1,0),(0,0)] D [6520] [] [] [] [((0,0),(1,0))] [6522,6523,6524,6525] CONDITIONAL_S
Y_MEAS 6523 [(1,0)] HALF_D_PLUS_2 [6520] [] [] [] [] [6522,6523,6524,6525] CONDITIONAL_S
IDLE 6524 [(0,0)] HALF_D_PLUS_2 [6520] [] [] [] [] [6522,6523,6524,6525] CONDITIONAL_S
DISCARD 6525 [(1,0)] 0 [6520] [] [] [] [] [6522,6523,6524,6525] CONDITIONAL_S
IDLE 6526 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 6527 [(0,1)] D [] [] [] [] [] [] none
MERGE 6528 [(0,1),(0,0)] D [] [6530,6531,6532,6533] [] [] [((0,0),(0,1))] [] none
DISCARD 6529 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6530 [(0,1),(0,0)] D [6528] [] [] [] [((0,0),(0,1))] [6530,6531,6532,6533] CONDITIONAL_S
Y_MEAS 6531 [(0,1)] HALF_D_PLUS_2 [6528] [] [] [] [] [6530,6531,6532,6533] CONDITIONAL_S
IDLE 6532 [(0,0)] HALF_D_PLUS_2 [6528] [] [] [] [] [6530,6531,6532,6533] CONDITIONAL_S
DISCARD 6533 [(0,1)] 0 [6528] [] [] [] [] [6530,6531,6532,6533] CONDITIONAL_S
IDLE 6534 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 6535 [(1,0)] D [] [] [] [] [] [] none
MERGE 6536 [(1,0),(0,0)] D [] [6538,6539,6540,6541] [] [] [((0,0),(1,0))] [] none
DISCARD 6537 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6538 [(1,0),(0,0)] D [6536] [] [] [] [((0,0),(1,0))] [6538,6539,6540,6541] CONDITIONAL_S
Y_MEAS 6539 [(1,0)] HALF_D_PLUS_2 [6536] [] [] [] [] [6538,6539,6540,6541] CONDITIONAL_S
IDLE 6540 [(0,0)] HALF_D_PLUS_2 [6536] [] [] [] [] [6538,6539,6540,6541] CONDITIONAL_S
DISCARD 6541 [(1,0)] 0 [6536] [] [] [] [] [6538,6539,6540,6541] CONDITIONAL_S
IDLE 6542 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 6543 [(0,1)] D [] [] [] [] [] [] none
MERGE 6544 [(0,1),(0,0)] D [] [6546,6547,6548,6549] [] [] [((0,0),(0,1))] [] none
DISCARD 6545 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6546 [(0,1),(0,0)] D [6544] [] [] [] [((0,0),(0,1))] [6546,6547,6548,6549] CONDITIONAL_S
Y_MEAS 6547 [(0,1)] HALF_D_PLUS_2 [6544] [] [] [] [] [6546,6547,6548,6549] CONDITIONAL_S
IDLE 6548 [(0,0)] HALF_D_PLUS_2 [6544] [] [] [] [] [6546,6547,6548,6549] CONDITIONAL_S
DISCARD 6549 [(0,1)] 0 [6544] [] [] [] [] [6546,6547,6548,6549] CONDITIONAL_S
IDLE 6550 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 6551 [(1,0)] D [] [] [] [] [] [] none
MERGE 6552 [(1,0),(0,0)] D [] [6554,6555,6556,6557] [] [] [((0,0),(1,0))] [] none
DISCARD 6553 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6554 [(1,0),(0,0)] D [6552] [] [] [] [((0,0),(1,0))] [6554,6555,6556,6557] CONDITIONAL_S
Y_MEAS 6555 [(1,0)] HALF_D_PLUS_2 [6552] [] [] [] [] [6554,6555,6556,6557] CONDITIONAL_S
IDLE 6556 [(0,0)] HALF_D_PLUS_2 [6552] [] [] [] [] [6554,6555,6556,6557] CONDITIONAL_S
DISCARD 6557 [(1,0)] 0 [6552] [] [] [] [] [6554,6555,6556,6557] CONDITIONAL_S
IDLE 6558 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 6559 [(0,1)] D [] [] [] [] [] [] none
MERGE 6560 [(0,1),(0,0)] D [] [6562,6563,6564,6565] [] [] [((0,0),(0,1))] [] none
DISCARD 6561 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6562 [(0,1),(0,0)] D [6560] [] [] [] [((0,0),(0,1))] [6562,6563,6564,6565] CONDITIONAL_S
Y_MEAS 6563 [(0,1)] HALF_D_PLUS_2 [6560] [] [] [] [] [6562,6563,6564,6565] CONDITIONAL_S
IDLE 6564 [(0,0)] HALF_D_PLUS_2 [6560] [] [] [] [] [6562,6563,6564,6565] CONDITIONAL_S
DISCARD 6565 [(0,1)] 0 [6560] [] [] [] [] [6562,6563,6564,6565] CONDITIONAL_S
IDLE 6566 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 6567 [(1,0)] D [] [] [] [] [] [] none
MERGE 6568 [(1,0),(0,0)] D [] [6570,6571,6572,6573] [] [] [((0,0),(1,0))] [] none
DISCARD 6569 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6570 [(1,0),(0,0)] D [6568] [] [] [] [((0,0),(1,0))] [6570,6571,6572,6573] CONDITIONAL_S
Y_MEAS 6571 [(1,0)] HALF_D_PLUS_2 [6568] [] [] [] [] [6570,6571,6572,6573] CONDITIONAL_S
IDLE 6572 [(0,0)] HALF_D_PLUS_2 [6568] [] [] [] [] [6570,6571,6572,6573] CONDITIONAL_S
DISCARD 6573 [(1,0)] 0 [6568] [] [] [] [] [6570,6571,6572,6573] CONDITIONAL_S
IDLE 6574 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 6575 [(0,1)] D [] [] [] [] [] [] none
MERGE 6576 [(0,1),(0,0)] D [] [6578,6579,6580,6581] [] [] [((0,0),(0,1))] [] none
DISCARD 6577 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6578 [(0,1),(0,0)] D [6576] [] [] [] [((0,0),(0,1))] [6578,6579,6580,6581] CONDITIONAL_S
Y_MEAS 6579 [(0,1)] HALF_D_PLUS_2 [6576] [] [] [] [] [6578,6579,6580,6581] CONDITIONAL_S
IDLE 6580 [(0,0)] HALF_D_PLUS_2 [6576] [] [] [] [] [6578,6579,6580,6581] CONDITIONAL_S
DISCARD 6581 [(0,1)] 0 [6576] [] [] [] [] [6578,6579,6580,6581] CONDITIONAL_S
IDLE 6582 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 6583 [(1,0)] D [] [] [] [] [] [] none
MERGE 6584 [(1,0),(0,0)] D [] [6586,6587,6588,6589] [] [] [((0,0),(1,0))] [] none
DISCARD 6585 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6586 [(1,0),(0,0)] D [6584] [] [] [] [((0,0),(1,0))] [6586,6587,6588,6589] CONDITIONAL_S
Y_MEAS 6587 [(1,0)] HALF_D_PLUS_2 [6584] [] [] [] [] [6586,6587,6588,6589] CONDITIONAL_S
IDLE 6588 [(0,0)] HALF_D_PLUS_2 [6584] [] [] [] [] [6586,6587,6588,6589] CONDITIONAL_S
DISCARD 6589 [(1,0)] 0 [6584] [] [] [] [] [6586,6587,6588,6589] CONDITIONAL_S
IDLE 6590 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6591 [(0,1)] D [] [] [] [] [] [] none
MERGE 6592 [(0,1),(0,0)] D [] [6594,6595,6596,6597] [] [] [((0,0),(0,1))] [] none
DISCARD 6593 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6594 [(0,1),(0,0)] D [6592] [] [] [] [((0,0),(0,1))] [6594,6595,6596,6597] CONDITIONAL_S
Y_MEAS 6595 [(0,1)] HALF_D_PLUS_2 [6592] [] [] [] [] [6594,6595,6596,6597] CONDITIONAL_S
IDLE 6596 [(0,0)] HALF_D_PLUS_2 [6592] [] [] [] [] [6594,6595,6596,6597] CONDITIONAL_S
DISCARD 6597 [(0,1)] 0 [6592] [] [] [] [] [6594,6595,6596,6597] CONDITIONAL_S
IDLE 6598 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 6599 [(1,0)] D [] [] [] [] [] [] none
MERGE 6600 [(1,0),(0,0)] D [] [6602,6603,6604,6605] [] [] [((0,0),(1,0))] [] none
DISCARD 6601 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6602 [(1,0),(0,0)] D [6600] [] [] [] [((0,0),(1,0))] [6602,6603,6604,6605] CONDITIONAL_S
Y_MEAS 6603 [(1,0)] HALF_D_PLUS_2 [6600] [] [] [] [] [6602,6603,6604,6605] CONDITIONAL_S
IDLE 6604 [(0,0)] HALF_D_PLUS_2 [6600] [] [] [] [] [6602,6603,6604,6605] CONDITIONAL_S
DISCARD 6605 [(1,0)] 0 [6600] [] [] [] [] [6602,6603,6604,6605] CONDITIONAL_S
IDLE 6606 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 6607 [(0,1)] D [] [] [] [] [] [] none
MERGE 6608 [(0,1),(0,0)] D [] [6610,6611,6612,6613] [] [] [((0,0),(0,1))] [] none
DISCARD 6609 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6610 [(0,1),(0,0)] D [6608] [] [] [] [((0,0),(0,1))] [6610,6611,6612,6613] CONDITIONAL_S
Y_MEAS 6611 [(0,1)] HALF_D_PLUS_2 [6608] [] [] [] [] [6610,6611,6612,6613] CONDITIONAL_S
IDLE 6612 [(0,0)] HALF_D_PLUS_2 [6608] [] [] [] [] [6610,6611,6612,6613] CONDITIONAL_S
DISCARD 6613 [(0,1)] 0 [6608] [] [] [] [] [6610,6611,6612,6613] CONDITIONAL_S
IDLE 6614 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6615 [(1,0)] D [] [] [] [] [] [] none
MERGE 6616 [(1,0),(0,0)] D [] [6618,6619,6620,6621] [] [] [((0,0),(1,0))] [] none
DISCARD 6617 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6618 [(1,0),(0,0)] D [6616] [] [] [] [((0,0),(1,0))] [6618,6619,6620,6621] CONDITIONAL_S
Y_MEAS 6619 [(1,0)] HALF_D_PLUS_2 [6616] [] [] [] [] [6618,6619,6620,6621] CONDITIONAL_S
IDLE 6620 [(0,0)] HALF_D_PLUS_2 [6616] [] [] [] [] [6618,6619,6620,6621] CONDITIONAL_S
DISCARD 6621 [(1,0)] 0 [6616] [] [] [] [] [6618,6619,6620,6621] CONDITIONAL_S
IDLE 6622 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6623 [(0,1)] D [] [] [] [] [] [] none
MERGE 6624 [(0,1),(0,0)] D [] [6626,6627,6628,6629] [] [] [((0,0),(0,1))] [] none
DISCARD 6625 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6626 [(0,1),(0,0)] D [6624] [] [] [] [((0,0),(0,1))] [6626,6627,6628,6629] CONDITIONAL_S
Y_MEAS 6627 [(0,1)] HALF_D_PLUS_2 [6624] [] [] [] [] [6626,6627,6628,6629] CONDITIONAL_S
IDLE 6628 [(0,0)] HALF_D_PLUS_2 [6624] [] [] [] [] [6626,6627,6628,6629] CONDITIONAL_S
DISCARD 6629 [(0,1)] 0 [6624] [] [] [] [] [6626,6627,6628,6629] CONDITIONAL_S
IDLE 6630 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 6631 [(1,0)] D [] [] [] [] [] [] none
MERGE 6632 [(1,0),(0,0)] D [] [6634,6635,6636,6637] [] [] [((0,0),(1,0))] [] none
DISCARD 6633 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6634 [(1,0),(0,0)] D [6632] [] [] [] [((0,0),(1,0))] [6634,6635,6636,6637] CONDITIONAL_S
Y_MEAS 6635 [(1,0)] HALF_D_PLUS_2 [6632] [] [] [] [] [6634,6635,6636,6637] CONDITIONAL_S
IDLE 6636 [(0,0)] HALF_D_PLUS_2 [6632] [] [] [] [] [6634,6635,6636,6637] CONDITIONAL_S
DISCARD 6637 [(1,0)] 0 [6632] [] [] [] [] [6634,6635,6636,6637] CONDITIONAL_S
IDLE 6638 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 6639 [(0,1)] D [] [] [] [] [] [] none
MERGE 6640 [(0,1),(0,0)] D [] [6642,6643,6644,6645] [] [] [((0,0),(0,1))] [] none
DISCARD 6641 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6642 [(0,1),(0,0)] D [6640] [] [] [] [((0,0),(0,1))] [6642,6643,6644,6645] CONDITIONAL_S
Y_MEAS 6643 [(0,1)] HALF_D_PLUS_2 [6640] [] [] [] [] [6642,6643,6644,6645] CONDITIONAL_S
IDLE 6644 [(0,0)] HALF_D_PLUS_2 [6640] [] [] [] [] [6642,6643,6644,6645] CONDITIONAL_S
DISCARD 6645 [(0,1)] 0 [6640] [] [] [] [] [6642,6643,6644,6645] CONDITIONAL_S
IDLE 6646 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6647 [(1,0)] D [] [] [] [] [] [] none
MERGE 6648 [(1,0),(0,0)] D [] [6650,6651,6652,6653] [] [] [((0,0),(1,0))] [] none
DISCARD 6649 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6650 [(1,0),(0,0)] D [6648] [] [] [] [((0,0),(1,0))] [6650,6651,6652,6653] CONDITIONAL_S
Y_MEAS 6651 [(1,0)] HALF_D_PLUS_2 [6648] [] [] [] [] [6650,6651,6652,6653] CONDITIONAL_S
IDLE 6652 [(0,0)] HALF_D_PLUS_2 [6648] [] [] [] [] [6650,6651,6652,6653] CONDITIONAL_S
DISCARD 6653 [(1,0)] 0 [6648] [] [] [] [] [6650,6651,6652,6653] CONDITIONAL_S
IDLE 6654 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6655 [(0,1)] D [] [] [] [] [] [] none
MERGE 6656 [(0,1),(0,0)] D [] [6658,6659,6660,6661] [] [] [((0,0),(0,1))] [] none
DISCARD 6657 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6658 [(0,1),(0,0)] D [6656] [] [] [] [((0,0),(0,1))] [6658,6659,6660,6661] CONDITIONAL_S
Y_MEAS 6659 [(0,1)] HALF_D_PLUS_2 [6656] [] [] [] [] [6658,6659,6660,6661] CONDITIONAL_S
IDLE 6660 [(0,0)] HALF_D_PLUS_2 [6656] [] [] [] [] [6658,6659,6660,6661] CONDITIONAL_S
DISCARD 6661 [(0,1)] 0 [6656] [] [] [] [] [6658,6659,6660,6661] CONDITIONAL_S
IDLE 6662 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 6663 [(1,0)] D [] [] [] [] [] [] none
MERGE 6664 [(1,0),(0,0)] D [] [6666,6667,6668,6669] [] [] [((0,0),(1,0))] [] none
DISCARD 6665 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6666 [(1,0),(0,0)] D [6664] [] [] [] [((0,0),(1,0))] [6666,6667,6668,6669] CONDITIONAL_S
Y_MEAS 6667 [(1,0)] HALF_D_PLUS_2 [6664] [] [] [] [] [6666,6667,6668,6669] CONDITIONAL_S
IDLE 6668 [(0,0)] HALF_D_PLUS_2 [6664] [] [] [] [] [6666,6667,6668,6669] CONDITIONAL_S
DISCARD 6669 [(1,0)] 0 [6664] [] [] [] [] [6666,6667,6668,6669] CONDITIONAL_S
IDLE 6670 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 6671 [(0,1)] D [] [] [] [] [] [] none
MERGE 6672 [(0,1),(0,0)] D [] [6674,6675,6676,6677] [] [] [((0,0),(0,1))] [] none
DISCARD 6673 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6674 [(0,1),(0,0)] D [6672] [] [] [] [((0,0),(0,1))] [6674,6675,6676,6677] CONDITIONAL_S
Y_MEAS 6675 [(0,1)] HALF_D_PLUS_2 [6672] [] [] [] [] [6674,6675,6676,6677] CONDITIONAL_S
IDLE 6676 [(0,0)] HALF_D_PLUS_2 [6672] [] [] [] [] [6674,6675,6676,6677] CONDITIONAL_S
DISCARD 6677 [(0,1)] 0 [6672] [] [] [] [] [6674,6675,6676,6677] CONDITIONAL_S
IDLE 6678 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 6679 [(1,0)] D [] [] [] [] [] [] none
MERGE 6680 [(1,0),(0,0)] D [] [6682,6683,6684,6685] [] [] [((0,0),(1,0))] [] none
DISCARD 6681 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6682 [(1,0),(0,0)] D [6680] [] [] [] [((0,0),(1,0))] [6682,6683,6684,6685] CONDITIONAL_S
Y_MEAS 6683 [(1,0)] HALF_D_PLUS_2 [6680] [] [] [] [] [6682,6683,6684,6685] CONDITIONAL_S
IDLE 6684 [(0,0)] HALF_D_PLUS_2 [6680] [] [] [] [] [6682,6683,6684,6685] CONDITIONAL_S
DISCARD 6685 [(1,0)] 0 [6680] [] [] [] [] [6682,6683,6684,6685] CONDITIONAL_S
IDLE 6686 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 6687 [(0,1)] D [] [] [] [] [] [] none
MERGE 6688 [(0,1),(0,0)] D [] [6690,6691,6692,6693] [] [] [((0,0),(0,1))] [] none
DISCARD 6689 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6690 [(0,1),(0,0)] D [6688] [] [] [] [((0,0),(0,1))] [6690,6691,6692,6693] CONDITIONAL_S
Y_MEAS 6691 [(0,1)] HALF_D_PLUS_2 [6688] [] [] [] [] [6690,6691,6692,6693] CONDITIONAL_S
IDLE 6692 [(0,0)] HALF_D_PLUS_2 [6688] [] [] [] [] [6690,6691,6692,6693] CONDITIONAL_S
DISCARD 6693 [(0,1)] 0 [6688] [] [] [] [] [6690,6691,6692,6693] CONDITIONAL_S
IDLE 6694 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 6695 [(1,0)] D [] [] [] [] [] [] none
MERGE 6696 [(1,0),(0,0)] D [] [6698,6699,6700,6701] [] [] [((0,0),(1,0))] [] none
DISCARD 6697 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6698 [(1,0),(0,0)] D [6696] [] [] [] [((0,0),(1,0))] [6698,6699,6700,6701] CONDITIONAL_S
Y_MEAS 6699 [(1,0)] HALF_D_PLUS_2 [6696] [] [] [] [] [6698,6699,6700,6701] CONDITIONAL_S
IDLE 6700 [(0,0)] HALF_D_PLUS_2 [6696] [] [] [] [] [6698,6699,6700,6701] CONDITIONAL_S
DISCARD 6701 [(1,0)] 0 [6696] [] [] [] [] [6698,6699,6700,6701] CONDITIONAL_S
IDLE 6702 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6703 [(0,1)] D [] [] [] [] [] [] none
MERGE 6704 [(0,1),(0,0)] D [] [6706,6707,6708,6709] [] [] [((0,0),(0,1))] [] none
DISCARD 6705 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6706 [(0,1),(0,0)] D [6704] [] [] [] [((0,0),(0,1))] [6706,6707,6708,6709] CONDITIONAL_S
Y_MEAS 6707 [(0,1)] HALF_D_PLUS_2 [6704] [] [] [] [] [6706,6707,6708,6709] CONDITIONAL_S
IDLE 6708 [(0,0)] HALF_D_PLUS_2 [6704] [] [] [] [] [6706,6707,6708,6709] CONDITIONAL_S
DISCARD 6709 [(0,1)] 0 [6704] [] [] [] [] [6706,6707,6708,6709] CONDITIONAL_S
IDLE 6710 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6711 [(1,0)] D [] [] [] [] [] [] none
MERGE 6712 [(1,0),(0,0)] D [] [6714,6715,6716,6717] [] [] [((0,0),(1,0))] [] none
DISCARD 6713 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6714 [(1,0),(0,0)] D [6712] [] [] [] [((0,0),(1,0))] [6714,6715,6716,6717] CONDITIONAL_S
Y_MEAS 6715 [(1,0)] HALF_D_PLUS_2 [6712] [] [] [] [] [6714,6715,6716,6717] CONDITIONAL_S
IDLE 6716 [(0,0)] HALF_D_PLUS_2 [6712] [] [] [] [] [6714,6715,6716,6717] CONDITIONAL_S
DISCARD 6717 [(1,0)] 0 [6712] [] [] [] [] [6714,6715,6716,6717] CONDITIONAL_S
IDLE 6718 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 6719 [(0,1)] D [] [] [] [] [] [] none
MERGE 6720 [(0,1),(0,0)] D [] [6722,6723,6724,6725] [] [] [((0,0),(0,1))] [] none
DISCARD 6721 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6722 [(0,1),(0,0)] D [6720] [] [] [] [((0,0),(0,1))] [6722,6723,6724,6725] CONDITIONAL_S
Y_MEAS 6723 [(0,1)] HALF_D_PLUS_2 [6720] [] [] [] [] [6722,6723,6724,6725] CONDITIONAL_S
IDLE 6724 [(0,0)] HALF_D_PLUS_2 [6720] [] [] [] [] [6722,6723,6724,6725] CONDITIONAL_S
DISCARD 6725 [(0,1)] 0 [6720] [] [] [] [] [6722,6723,6724,6725] CONDITIONAL_S
IDLE 6726 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6727 [(1,0)] D [] [] [] [] [] [] none
MERGE 6728 [(1,0),(0,0)] D [] [6730,6731,6732,6733] [] [] [((0,0),(1,0))] [] none
DISCARD 6729 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6730 [(1,0),(0,0)] D [6728] [] [] [] [((0,0),(1,0))] [6730,6731,6732,6733] CONDITIONAL_S
Y_MEAS 6731 [(1,0)] HALF_D_PLUS_2 [6728] [] [] [] [] [6730,6731,6732,6733] CONDITIONAL_S
IDLE 6732 [(0,0)] HALF_D_PLUS_2 [6728] [] [] [] [] [6730,6731,6732,6733] CONDITIONAL_S
DISCARD 6733 [(1,0)] 0 [6728] [] [] [] [] [6730,6731,6732,6733] CONDITIONAL_S
IDLE 6734 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 6735 [(0,1)] D [] [] [] [] [] [] none
MERGE 6736 [(0,1),(0,0)] D [] [6738,6739,6740,6741] [] [] [((0,0),(0,1))] [] none
DISCARD 6737 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6738 [(0,1),(0,0)] D [6736] [] [] [] [((0,0),(0,1))] [6738,6739,6740,6741] CONDITIONAL_S
Y_MEAS 6739 [(0,1)] HALF_D_PLUS_2 [6736] [] [] [] [] [6738,6739,6740,6741] CONDITIONAL_S
IDLE 6740 [(0,0)] HALF_D_PLUS_2 [6736] [] [] [] [] [6738,6739,6740,6741] CONDITIONAL_S
DISCARD 6741 [(0,1)] 0 [6736] [] [] [] [] [6738,6739,6740,6741] CONDITIONAL_S
IDLE 6742 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6743 [(1,0)] D [] [] [] [] [] [] none
MERGE 6744 [(1,0),(0,0)] D [] [6746,6747,6748,6749] [] [] [((0,0),(1,0))] [] none
DISCARD 6745 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6746 [(1,0),(0,0)] D [6744] [] [] [] [((0,0),(1,0))] [6746,6747,6748,6749] CONDITIONAL_S
Y_MEAS 6747 [(1,0)] HALF_D_PLUS_2 [6744] [] [] [] [] [6746,6747,6748,6749] CONDITIONAL_S
IDLE 6748 [(0,0)] HALF_D_PLUS_2 [6744] [] [] [] [] [6746,6747,6748,6749] CONDITIONAL_S
DISCARD 6749 [(1,0)] 0 [6744] [] [] [] [] [6746,6747,6748,6749] CONDITIONAL_S
IDLE 6750 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 6751 [(0,1)] D [] [] [] [] [] [] none
MERGE 6752 [(0,1),(0,0)] D [] [6754,6755,6756,6757] [] [] [((0,0),(0,1))] [] none
DISCARD 6753 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6754 [(0,1),(0,0)] D [6752] [] [] [] [((0,0),(0,1))] [6754,6755,6756,6757] CONDITIONAL_S
Y_MEAS 6755 [(0,1)] HALF_D_PLUS_2 [6752] [] [] [] [] [6754,6755,6756,6757] CONDITIONAL_S
IDLE 6756 [(0,0)] HALF_D_PLUS_2 [6752] [] [] [] [] [6754,6755,6756,6757] CONDITIONAL_S
DISCARD 6757 [(0,1)] 0 [6752] [] [] [] [] [6754,6755,6756,6757] CONDITIONAL_S
IDLE 6758 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6759 [(1,0)] D [] [] [] [] [] [] none
MERGE 6760 [(1,0),(0,0)] D [] [6762,6763,6764,6765] [] [] [((0,0),(1,0))] [] none
DISCARD 6761 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6762 [(1,0),(0,0)] D [6760] [] [] [] [((0,0),(1,0))] [6762,6763,6764,6765] CONDITIONAL_S
Y_MEAS 6763 [(1,0)] HALF_D_PLUS_2 [6760] [] [] [] [] [6762,6763,6764,6765] CONDITIONAL_S
IDLE 6764 [(0,0)] HALF_D_PLUS_2 [6760] [] [] [] [] [6762,6763,6764,6765] CONDITIONAL_S
DISCARD 6765 [(1,0)] 0 [6760] [] [] [] [] [6762,6763,6764,6765] CONDITIONAL_S
IDLE 6766 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 6767 [(0,1)] D [] [] [] [] [] [] none
MERGE 6768 [(0,1),(0,0)] D [] [6770,6771,6772,6773] [] [] [((0,0),(0,1))] [] none
DISCARD 6769 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6770 [(0,1),(0,0)] D [6768] [] [] [] [((0,0),(0,1))] [6770,6771,6772,6773] CONDITIONAL_S
Y_MEAS 6771 [(0,1)] HALF_D_PLUS_2 [6768] [] [] [] [] [6770,6771,6772,6773] CONDITIONAL_S
IDLE 6772 [(0,0)] HALF_D_PLUS_2 [6768] [] [] [] [] [6770,6771,6772,6773] CONDITIONAL_S
DISCARD 6773 [(0,1)] 0 [6768] [] [] [] [] [6770,6771,6772,6773] CONDITIONAL_S
IDLE 6774 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6775 [(1,0)] D [] [] [] [] [] [] none
MERGE 6776 [(1,0),(0,0)] D [] [6778,6779,6780,6781] [] [] [((0,0),(1,0))] [] none
DISCARD 6777 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6778 [(1,0),(0,0)] D [6776] [] [] [] [((0,0),(1,0))] [6778,6779,6780,6781] CONDITIONAL_S
Y_MEAS 6779 [(1,0)] HALF_D_PLUS_2 [6776] [] [] [] [] [6778,6779,6780,6781] CONDITIONAL_S
IDLE 6780 [(0,0)] HALF_D_PLUS_2 [6776] [] [] [] [] [6778,6779,6780,6781] CONDITIONAL_S
DISCARD 6781 [(1,0)] 0 [6776] [] [] [] [] [6778,6779,6780,6781] CONDITIONAL_S
IDLE 6782 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 6783 [(0,1)] D [] [] [] [] [] [] none
MERGE 6784 [(0,1),(0,0)] D [] [6786,6787,6788,6789] [] [] [((0,0),(0,1))] [] none
DISCARD 6785 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6786 [(0,1),(0,0)] D [6784] [] [] [] [((0,0),(0,1))] [6786,6787,6788,6789] CONDITIONAL_S
Y_MEAS 6787 [(0,1)] HALF_D_PLUS_2 [6784] [] [] [] [] [6786,6787,6788,6789] CONDITIONAL_S
IDLE 6788 [(0,0)] HALF_D_PLUS_2 [6784] [] [] [] [] [6786,6787,6788,6789] CONDITIONAL_S
DISCARD 6789 [(0,1)] 0 [6784] [] [] [] [] [6786,6787,6788,6789] CONDITIONAL_S
IDLE 6790 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6791 [(1,0)] D [] [] [] [] [] [] none
MERGE 6792 [(1,0),(0,0)] D [] [6794,6795,6796,6797] [] [] [((0,0),(1,0))] [] none
DISCARD 6793 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6794 [(1,0),(0,0)] D [6792] [] [] [] [((0,0),(1,0))] [6794,6795,6796,6797] CONDITIONAL_S
Y_MEAS 6795 [(1,0)] HALF_D_PLUS_2 [6792] [] [] [] [] [6794,6795,6796,6797] CONDITIONAL_S
IDLE 6796 [(0,0)] HALF_D_PLUS_2 [6792] [] [] [] [] [6794,6795,6796,6797] CONDITIONAL_S
DISCARD 6797 [(1,0)] 0 [6792] [] [] [] [] [6794,6795,6796,6797] CONDITIONAL_S
IDLE 6798 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 6799 [(0,1)] D [] [] [] [] [] [] none
MERGE 6800 [(0,1),(0,0)] D [] [6802,6803,6804,6805] [] [] [((0,0),(0,1))] [] none
DISCARD 6801 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6802 [(0,1),(0,0)] D [6800] [] [] [] [((0,0),(0,1))] [6802,6803,6804,6805] CONDITIONAL_S
Y_MEAS 6803 [(0,1)] HALF_D_PLUS_2 [6800] [] [] [] [] [6802,6803,6804,6805] CONDITIONAL_S
IDLE 6804 [(0,0)] HALF_D_PLUS_2 [6800] [] [] [] [] [6802,6803,6804,6805] CONDITIONAL_S
DISCARD 6805 [(0,1)] 0 [6800] [] [] [] [] [6802,6803,6804,6805] CONDITIONAL_S
IDLE 6806 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 6807 [(1,0)] D [] [] [] [] [] [] none
MERGE 6808 [(1,0),(0,0)] D [] [6810,6811,6812,6813] [] [] [((0,0),(1,0))] [] none
DISCARD 6809 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6810 [(1,0),(0,0)] D [6808] [] [] [] [((0,0),(1,0))] [6810,6811,6812,6813] CONDITIONAL_S
Y_MEAS 6811 [(1,0)] HALF_D_PLUS_2 [6808] [] [] [] [] [6810,6811,6812,6813] CONDITIONAL_S
IDLE 6812 [(0,0)] HALF_D_PLUS_2 [6808] [] [] [] [] [6810,6811,6812,6813] CONDITIONAL_S
DISCARD 6813 [(1,0)] 0 [6808] [] [] [] [] [6810,6811,6812,6813] CONDITIONAL_S
IDLE 6814 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 6815 [(0,1)] D [] [] [] [] [] [] none
MERGE 6816 [(0,1),(0,0)] D [] [6818,6819,6820,6821] [] [] [((0,0),(0,1))] [] none
DISCARD 6817 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6818 [(0,1),(0,0)] D [6816] [] [] [] [((0,0),(0,1))] [6818,6819,6820,6821] CONDITIONAL_S
Y_MEAS 6819 [(0,1)] HALF_D_PLUS_2 [6816] [] [] [] [] [6818,6819,6820,6821] CONDITIONAL_S
IDLE 6820 [(0,0)] HALF_D_PLUS_2 [6816] [] [] [] [] [6818,6819,6820,6821] CONDITIONAL_S
DISCARD 6821 [(0,1)] 0 [6816] [] [] [] [] [6818,6819,6820,6821] CONDITIONAL_S
IDLE 6822 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 6823 [(1,0)] D [] [] [] [] [] [] none
MERGE 6824 [(1,0),(0,0)] D [] [6826,6827,6828,6829] [] [] [((0,0),(1,0))] [] none
DISCARD 6825 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6826 [(1,0),(0,0)] D [6824] [] [] [] [((0,0),(1,0))] [6826,6827,6828,6829] CONDITIONAL_S
Y_MEAS 6827 [(1,0)] HALF_D_PLUS_2 [6824] [] [] [] [] [6826,6827,6828,6829] CONDITIONAL_S
IDLE 6828 [(0,0)] HALF_D_PLUS_2 [6824] [] [] [] [] [6826,6827,6828,6829] CONDITIONAL_S
DISCARD 6829 [(1,0)] 0 [6824] [] [] [] [] [6826,6827,6828,6829] CONDITIONAL_S
IDLE 6830 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 6831 [(0,1)] D [] [] [] [] [] [] none
MERGE 6832 [(0,1),(0,0)] D [] [6834,6835,6836,6837] [] [] [((0,0),(0,1))] [] none
DISCARD 6833 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6834 [(0,1),(0,0)] D [6832] [] [] [] [((0,0),(0,1))] [6834,6835,6836,6837] CONDITIONAL_S
Y_MEAS 6835 [(0,1)] HALF_D_PLUS_2 [6832] [] [] [] [] [6834,6835,6836,6837] CONDITIONAL_S
IDLE 6836 [(0,0)] HALF_D_PLUS_2 [6832] [] [] [] [] [6834,6835,6836,6837] CONDITIONAL_S
DISCARD 6837 [(0,1)] 0 [6832] [] [] [] [] [6834,6835,6836,6837] CONDITIONAL_S
IDLE 6838 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 6839 [(1,0)] D [] [] [] [] [] [] none
MERGE 6840 [(1,0),(0,0)] D [] [6842,6843,6844,6845] [] [] [((0,0),(1,0))] [] none
DISCARD 6841 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6842 [(1,0),(0,0)] D [6840] [] [] [] [((0,0),(1,0))] [6842,6843,6844,6845] CONDITIONAL_S
Y_MEAS 6843 [(1,0)] HALF_D_PLUS_2 [6840] [] [] [] [] [6842,6843,6844,6845] CONDITIONAL_S
IDLE 6844 [(0,0)] HALF_D_PLUS_2 [6840] [] [] [] [] [6842,6843,6844,6845] CONDITIONAL_S
DISCARD 6845 [(1,0)] 0 [6840] [] [] [] [] [6842,6843,6844,6845] CONDITIONAL_S
IDLE 6846 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 6847 [(0,1)] D [] [] [] [] [] [] none
MERGE 6848 [(0,1),(0,0)] D [] [6850,6851,6852,6853] [] [] [((0,0),(0,1))] [] none
DISCARD 6849 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6850 [(0,1),(0,0)] D [6848] [] [] [] [((0,0),(0,1))] [6850,6851,6852,6853] CONDITIONAL_S
Y_MEAS 6851 [(0,1)] HALF_D_PLUS_2 [6848] [] [] [] [] [6850,6851,6852,6853] CONDITIONAL_S
IDLE 6852 [(0,0)] HALF_D_PLUS_2 [6848] [] [] [] [] [6850,6851,6852,6853] CONDITIONAL_S
DISCARD 6853 [(0,1)] 0 [6848] [] [] [] [] [6850,6851,6852,6853] CONDITIONAL_S
IDLE 6854 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 6855 [(1,0)] D [] [] [] [] [] [] none
MERGE 6856 [(1,0),(0,0)] D [] [6858,6859,6860,6861] [] [] [((0,0),(1,0))] [] none
DISCARD 6857 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6858 [(1,0),(0,0)] D [6856] [] [] [] [((0,0),(1,0))] [6858,6859,6860,6861] CONDITIONAL_S
Y_MEAS 6859 [(1,0)] HALF_D_PLUS_2 [6856] [] [] [] [] [6858,6859,6860,6861] CONDITIONAL_S
IDLE 6860 [(0,0)] HALF_D_PLUS_2 [6856] [] [] [] [] [6858,6859,6860,6861] CONDITIONAL_S
DISCARD 6861 [(1,0)] 0 [6856] [] [] [] [] [6858,6859,6860,6861] CONDITIONAL_S
IDLE 6862 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6863 [(0,1)] D [] [] [] [] [] [] none
MERGE 6864 [(0,1),(0,0)] D [] [6866,6867,6868,6869] [] [] [((0,0),(0,1))] [] none
DISCARD 6865 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6866 [(0,1),(0,0)] D [6864] [] [] [] [((0,0),(0,1))] [6866,6867,6868,6869] CONDITIONAL_S
Y_MEAS 6867 [(0,1)] HALF_D_PLUS_2 [6864] [] [] [] [] [6866,6867,6868,6869] CONDITIONAL_S
IDLE 6868 [(0,0)] HALF_D_PLUS_2 [6864] [] [] [] [] [6866,6867,6868,6869] CONDITIONAL_S
DISCARD 6869 [(0,1)] 0 [6864] [] [] [] [] [6866,6867,6868,6869] CONDITIONAL_S
IDLE 6870 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 6871 [(1,0)] D [] [] [] [] [] [] none
MERGE 6872 [(1,0),(0,0)] D [] [6874,6875,6876,6877] [] [] [((0,0),(1,0))] [] none
DISCARD 6873 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6874 [(1,0),(0,0)] D [6872] [] [] [] [((0,0),(1,0))] [6874,6875,6876,6877] CONDITIONAL_S
Y_MEAS 6875 [(1,0)] HALF_D_PLUS_2 [6872] [] [] [] [] [6874,6875,6876,6877] CONDITIONAL_S
IDLE 6876 [(0,0)] HALF_D_PLUS_2 [6872] [] [] [] [] [6874,6875,6876,6877] CONDITIONAL_S
DISCARD 6877 [(1,0)] 0 [6872] [] [] [] [] [6874,6875,6876,6877] CONDITIONAL_S
IDLE 6878 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 6879 [(0,1)] D [] [] [] [] [] [] none
MERGE 6880 [(0,1),(0,0)] D [] [6882,6883,6884,6885] [] [] [((0,0),(0,1))] [] none
DISCARD 6881 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6882 [(0,1),(0,0)] D [6880] [] [] [] [((0,0),(0,1))] [6882,6883,6884,6885] CONDITIONAL_S
Y_MEAS 6883 [(0,1)] HALF_D_PLUS_2 [6880] [] [] [] [] [6882,6883,6884,6885] CONDITIONAL_S
IDLE 6884 [(0,0)] HALF_D_PLUS_2 [6880] [] [] [] [] [6882,6883,6884,6885] CONDITIONAL_S
DISCARD 6885 [(0,1)] 0 [6880] [] [] [] [] [6882,6883,6884,6885] CONDITIONAL_S
IDLE 6886 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6887 [(1,0)] D [] [] [] [] [] [] none
MERGE 6888 [(1,0),(0,0)] D [] [6890,6891,6892,6893] [] [] [((0,0),(1,0))] [] none
DISCARD 6889 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6890 [(1,0),(0,0)] D [6888] [] [] [] [((0,0),(1,0))] [6890,6891,6892,6893] CONDITIONAL_S
Y_MEAS 6891 [(1,0)] HALF_D_PLUS_2 [6888] [] [] [] [] [6890,6891,6892,6893] CONDITIONAL_S
IDLE 6892 [(0,0)] HALF_D_PLUS_2 [6888] [] [] [] [] [6890,6891,6892,6893] CONDITIONAL_S
DISCARD 6893 [(1,0)] 0 [6888] [] [] [] [] [6890,6891,6892,6893] CONDITIONAL_S
IDLE 6894 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 6895 [(0,1)] D [] [] [] [] [] [] none
MERGE 6896 [(0,1),(0,0)] D [] [6898,6899,6900,6901] [] [] [((0,0),(0,1))] [] none
DISCARD 6897 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6898 [(0,1),(0,0)] D [6896] [] [] [] [((0,0),(0,1))] [6898,6899,6900,6901] CONDITIONAL_S
Y_MEAS 6899 [(0,1)] HALF_D_PLUS_2 [6896] [] [] [] [] [6898,6899,6900,6901] CONDITIONAL_S
IDLE 6900 [(0,0)] HALF_D_PLUS_2 [6896] [] [] [] [] [6898,6899,6900,6901] CONDITIONAL_S
DISCARD 6901 [(0,1)] 0 [6896] [] [] [] [] [6898,6899,6900,6901] CONDITIONAL_S
IDLE 6902 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 6903 [(1,0)] D [] [] [] [] [] [] none
MERGE 6904 [(1,0),(0,0)] D [] [6906,6907,6908,6909] [] [] [((0,0),(1,0))] [] none
DISCARD 6905 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6906 [(1,0),(0,0)] D [6904] [] [] [] [((0,0),(1,0))] [6906,6907,6908,6909] CONDITIONAL_S
Y_MEAS 6907 [(1,0)] HALF_D_PLUS_2 [6904] [] [] [] [] [6906,6907,6908,6909] CONDITIONAL_S
IDLE 6908 [(0,0)] HALF_D_PLUS_2 [6904] [] [] [] [] [6906,6907,6908,6909] CONDITIONAL_S
DISCARD 6909 [(1,0)] 0 [6904] [] [] [] [] [6906,6907,6908,6909] CONDITIONAL_S
IDLE 6910 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 6911 [(0,1)] D [] [] [] [] [] [] none
MERGE 6912 [(0,1),(0,0)] D [] [6914,6915,6916,6917] [] [] [((0,0),(0,1))] [] none
DISCARD 6913 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6914 [(0,1),(0,0)] D [6912] [] [] [] [((0,0),(0,1))] [6914,6915,6916,6917] CONDITIONAL_S
Y_MEAS 6915 [(0,1)] HALF_D_PLUS_2 [6912] [] [] [] [] [6914,6915,6916,6917] CONDITIONAL_S
IDLE 6916 [(0,0)] HALF_D_PLUS_2 [6912] [] [] [] [] [6914,6915,6916,6917] CONDITIONAL_S
DISCARD 6917 [(0,1)] 0 [6912] [] [] [] [] [6914,6915,6916,6917] CONDITIONAL_S
IDLE 6918 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6919 [(1,0)] D [] [] [] [] [] [] none
MERGE 6920 [(1,0),(0,0)] D [] [6922,6923,6924,6925] [] [] [((0,0),(1,0))] [] none
DISCARD 6921 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6922 [(1,0),(0,0)] D [6920] [] [] [] [((0,0),(1,0))] [6922,6923,6924,6925] CONDITIONAL_S
Y_MEAS 6923 [(1,0)] HALF_D_PLUS_2 [6920] [] [] [] [] [6922,6923,6924,6925] CONDITIONAL_S
IDLE 6924 [(0,0)] HALF_D_PLUS_2 [6920] [] [] [] [] [6922,6923,6924,6925] CONDITIONAL_S
DISCARD 6925 [(1,0)] 0 [6920] [] [] [] [] [6922,6923,6924,6925] CONDITIONAL_S
IDLE 6926 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 6927 [(0,1)] D [] [] [] [] [] [] none
MERGE 6928 [(0,1),(0,0)] D [] [6930,6931,6932,6933] [] [] [((0,0),(0,1))] [] none
DISCARD 6929 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6930 [(0,1),(0,0)] D [6928] [] [] [] [((0,0),(0,1))] [6930,6931,6932,6933] CONDITIONAL_S
Y_MEAS 6931 [(0,1)] HALF_D_PLUS_2 [6928] [] [] [] [] [6930,6931,6932,6933] CONDITIONAL_S
IDLE 6932 [(0,0)] HALF_D_PLUS_2 [6928] [] [] [] [] [6930,6931,6932,6933] CONDITIONAL_S
DISCARD 6933 [(0,1)] 0 [6928] [] [] [] [] [6930,6931,6932,6933] CONDITIONAL_S
IDLE 6934 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 6935 [(1,0)] D [] [] [] [] [] [] none
MERGE 6936 [(1,0),(0,0)] D [] [6938,6939,6940,6941] [] [] [((0,0),(1,0))] [] none
DISCARD 6937 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6938 [(1,0),(0,0)] D [6936] [] [] [] [((0,0),(1,0))] [6938,6939,6940,6941] CONDITIONAL_S
Y_MEAS 6939 [(1,0)] HALF_D_PLUS_2 [6936] [] [] [] [] [6938,6939,6940,6941] CONDITIONAL_S
IDLE 6940 [(0,0)] HALF_D_PLUS_2 [6936] [] [] [] [] [6938,6939,6940,6941] CONDITIONAL_S
DISCARD 6941 [(1,0)] 0 [6936] [] [] [] [] [6938,6939,6940,6941] CONDITIONAL_S
IDLE 6942 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 6943 [(0,1)] D [] [] [] [] [] [] none
MERGE 6944 [(0,1),(0,0)] D [] [6946,6947,6948,6949] [] [] [((0,0),(0,1))] [] none
DISCARD 6945 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6946 [(0,1),(0,0)] D [6944] [] [] [] [((0,0),(0,1))] [6946,6947,6948,6949] CONDITIONAL_S
Y_MEAS 6947 [(0,1)] HALF_D_PLUS_2 [6944] [] [] [] [] [6946,6947,6948,6949] CONDITIONAL_S
IDLE 6948 [(0,0)] HALF_D_PLUS_2 [6944] [] [] [] [] [6946,6947,6948,6949] CONDITIONAL_S
DISCARD 6949 [(0,1)] 0 [6944] [] [] [] [] [6946,6947,6948,6949] CONDITIONAL_S
IDLE 6950 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 6951 [(1,0)] D [] [] [] [] [] [] none
MERGE 6952 [(1,0),(0,0)] D [] [6954,6955,6956,6957] [] [] [((0,0),(1,0))] [] none
DISCARD 6953 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6954 [(1,0),(0,0)] D [6952] [] [] [] [((0,0),(1,0))] [6954,6955,6956,6957] CONDITIONAL_S
Y_MEAS 6955 [(1,0)] HALF_D_PLUS_2 [6952] [] [] [] [] [6954,6955,6956,6957] CONDITIONAL_S
IDLE 6956 [(0,0)] HALF_D_PLUS_2 [6952] [] [] [] [] [6954,6955,6956,6957] CONDITIONAL_S
DISCARD 6957 [(1,0)] 0 [6952] [] [] [] [] [6954,6955,6956,6957] CONDITIONAL_S
IDLE 6958 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6959 [(0,1)] D [] [] [] [] [] [] none
MERGE 6960 [(0,1),(0,0)] D [] [6962,6963,6964,6965] [] [] [((0,0),(0,1))] [] none
DISCARD 6961 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6962 [(0,1),(0,0)] D [6960] [] [] [] [((0,0),(0,1))] [6962,6963,6964,6965] CONDITIONAL_S
Y_MEAS 6963 [(0,1)] HALF_D_PLUS_2 [6960] [] [] [] [] [6962,6963,6964,6965] CONDITIONAL_S
IDLE 6964 [(0,0)] HALF_D_PLUS_2 [6960] [] [] [] [] [6962,6963,6964,6965] CONDITIONAL_S
DISCARD 6965 [(0,1)] 0 [6960] [] [] [] [] [6962,6963,6964,6965] CONDITIONAL_S
IDLE 6966 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 6967 [(1,0)] D [] [] [] [] [] [] none
MERGE 6968 [(1,0),(0,0)] D [] [6970,6971,6972,6973] [] [] [((0,0),(1,0))] [] none
DISCARD 6969 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6970 [(1,0),(0,0)] D [6968] [] [] [] [((0,0),(1,0))] [6970,6971,6972,6973] CONDITIONAL_S
Y_MEAS 6971 [(1,0)] HALF_D_PLUS_2 [6968] [] [] [] [] [6970,6971,6972,6973] CONDITIONAL_S
IDLE 6972 [(0,0)] HALF_D_PLUS_2 [6968] [] [] [] [] [6970,6971,6972,6973] CONDITIONAL_S
DISCARD 6973 [(1,0)] 0 [6968] [] [] [] [] [6970,6971,6972,6973] CONDITIONAL_S
IDLE 6974 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 6975 [(0,1)] D [] [] [] [] [] [] none
MERGE 6976 [(0,1),(0,0)] D [] [6978,6979,6980,6981] [] [] [((0,0),(0,1))] [] none
DISCARD 6977 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6978 [(0,1),(0,0)] D [6976] [] [] [] [((0,0),(0,1))] [6978,6979,6980,6981] CONDITIONAL_S
Y_MEAS 6979 [(0,1)] HALF_D_PLUS_2 [6976] [] [] [] [] [6978,6979,6980,6981] CONDITIONAL_S
IDLE 6980 [(0,0)] HALF_D_PLUS_2 [6976] [] [] [] [] [6978,6979,6980,6981] CONDITIONAL_S
DISCARD 6981 [(0,1)] 0 [6976] [] [] [] [] [6978,6979,6980,6981] CONDITIONAL_S
IDLE 6982 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 6983 [(1,0)] D [] [] [] [] [] [] none
MERGE 6984 [(1,0),(0,0)] D [] [6986,6987,6988,6989] [] [] [((0,0),(1,0))] [] none
DISCARD 6985 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6986 [(1,0),(0,0)] D [6984] [] [] [] [((0,0),(1,0))] [6986,6987,6988,6989] CONDITIONAL_S
Y_MEAS 6987 [(1,0)] HALF_D_PLUS_2 [6984] [] [] [] [] [6986,6987,6988,6989] CONDITIONAL_S
IDLE 6988 [(0,0)] HALF_D_PLUS_2 [6984] [] [] [] [] [6986,6987,6988,6989] CONDITIONAL_S
DISCARD 6989 [(1,0)] 0 [6984] [] [] [] [] [6986,6987,6988,6989] CONDITIONAL_S
IDLE 6990 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 6991 [(0,1)] D [] [] [] [] [] [] none
MERGE 6992 [(0,1),(0,0)] D [] [6994,6995,6996,6997] [] [] [((0,0),(0,1))] [] none
DISCARD 6993 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6994 [(0,1),(0,0)] D [6992] [] [] [] [((0,0),(0,1))] [6994,6995,6996,6997] CONDITIONAL_S
Y_MEAS 6995 [(0,1)] HALF_D_PLUS_2 [6992] [] [] [] [] [6994,6995,6996,6997] CONDITIONAL_S
IDLE 6996 [(0,0)] HALF_D_PLUS_2 [6992] [] [] [] [] [6994,6995,6996,6997] CONDITIONAL_S
DISCARD 6997 [(0,1)] 0 [6992] [] [] [] [] [6994,6995,6996,6997] CONDITIONAL_S
IDLE 6998 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 6999 [(1,0)] D [] [] [] [] [] [] none
MERGE 7000 [(1,0),(0,0)] D [] [7002,7003,7004,7005] [] [] [((0,0),(1,0))] [] none
DISCARD 7001 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7002 [(1,0),(0,0)] D [7000] [] [] [] [((0,0),(1,0))] [7002,7003,7004,7005] CONDITIONAL_S
Y_MEAS 7003 [(1,0)] HALF_D_PLUS_2 [7000] [] [] [] [] [7002,7003,7004,7005] CONDITIONAL_S
IDLE 7004 [(0,0)] HALF_D_PLUS_2 [7000] [] [] [] [] [7002,7003,7004,7005] CONDITIONAL_S
DISCARD 7005 [(1,0)] 0 [7000] [] [] [] [] [7002,7003,7004,7005] CONDITIONAL_S
IDLE 7006 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 7007 [(0,1)] D [] [] [] [] [] [] none
MERGE 7008 [(0,1),(0,0)] D [] [7010,7011,7012,7013] [] [] [((0,0),(0,1))] [] none
DISCARD 7009 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7010 [(0,1),(0,0)] D [7008] [] [] [] [((0,0),(0,1))] [7010,7011,7012,7013] CONDITIONAL_S
Y_MEAS 7011 [(0,1)] HALF_D_PLUS_2 [7008] [] [] [] [] [7010,7011,7012,7013] CONDITIONAL_S
IDLE 7012 [(0,0)] HALF_D_PLUS_2 [7008] [] [] [] [] [7010,7011,7012,7013] CONDITIONAL_S
DISCARD 7013 [(0,1)] 0 [7008] [] [] [] [] [7010,7011,7012,7013] CONDITIONAL_S
IDLE 7014 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 7015 [(1,0)] D [] [] [] [] [] [] none
MERGE 7016 [(1,0),(0,0)] D [] [7018,7019,7020,7021] [] [] [((0,0),(1,0))] [] none
DISCARD 7017 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7018 [(1,0),(0,0)] D [7016] [] [] [] [((0,0),(1,0))] [7018,7019,7020,7021] CONDITIONAL_S
Y_MEAS 7019 [(1,0)] HALF_D_PLUS_2 [7016] [] [] [] [] [7018,7019,7020,7021] CONDITIONAL_S
IDLE 7020 [(0,0)] HALF_D_PLUS_2 [7016] [] [] [] [] [7018,7019,7020,7021] CONDITIONAL_S
DISCARD 7021 [(1,0)] 0 [7016] [] [] [] [] [7018,7019,7020,7021] CONDITIONAL_S
IDLE 7022 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 7023 [(0,1)] D [] [] [] [] [] [] none
MERGE 7024 [(0,1),(0,0)] D [] [7026,7027,7028,7029] [] [] [((0,0),(0,1))] [] none
DISCARD 7025 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7026 [(0,1),(0,0)] D [7024] [] [] [] [((0,0),(0,1))] [7026,7027,7028,7029] CONDITIONAL_S
Y_MEAS 7027 [(0,1)] HALF_D_PLUS_2 [7024] [] [] [] [] [7026,7027,7028,7029] CONDITIONAL_S
IDLE 7028 [(0,0)] HALF_D_PLUS_2 [7024] [] [] [] [] [7026,7027,7028,7029] CONDITIONAL_S
DISCARD 7029 [(0,1)] 0 [7024] [] [] [] [] [7026,7027,7028,7029] CONDITIONAL_S
IDLE 7030 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 7031 [(1,0)] D [] [] [] [] [] [] none
MERGE 7032 [(1,0),(0,0)] D [] [7034,7035,7036,7037] [] [] [((0,0),(1,0))] [] none
DISCARD 7033 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7034 [(1,0),(0,0)] D [7032] [] [] [] [((0,0),(1,0))] [7034,7035,7036,7037] CONDITIONAL_S
Y_MEAS 7035 [(1,0)] HALF_D_PLUS_2 [7032] [] [] [] [] [7034,7035,7036,7037] CONDITIONAL_S
IDLE 7036 [(0,0)] HALF_D_PLUS_2 [7032] [] [] [] [] [7034,7035,7036,7037] CONDITIONAL_S
DISCARD 7037 [(1,0)] 0 [7032] [] [] [] [] [7034,7035,7036,7037] CONDITIONAL_S
IDLE 7038 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 7039 [(0,1)] D [] [] [] [] [] [] none
MERGE 7040 [(0,1),(0,0)] D [] [7042,7043,7044,7045] [] [] [((0,0),(0,1))] [] none
DISCARD 7041 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7042 [(0,1),(0,0)] D [7040] [] [] [] [((0,0),(0,1))] [7042,7043,7044,7045] CONDITIONAL_S
Y_MEAS 7043 [(0,1)] HALF_D_PLUS_2 [7040] [] [] [] [] [7042,7043,7044,7045] CONDITIONAL_S
IDLE 7044 [(0,0)] HALF_D_PLUS_2 [7040] [] [] [] [] [7042,7043,7044,7045] CONDITIONAL_S
DISCARD 7045 [(0,1)] 0 [7040] [] [] [] [] [7042,7043,7044,7045] CONDITIONAL_S
IDLE 7046 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 7047 [(1,0)] D [] [] [] [] [] [] none
MERGE 7048 [(1,0),(0,0)] D [] [7050,7051,7052,7053] [] [] [((0,0),(1,0))] [] none
DISCARD 7049 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7050 [(1,0),(0,0)] D [7048] [] [] [] [((0,0),(1,0))] [7050,7051,7052,7053] CONDITIONAL_S
Y_MEAS 7051 [(1,0)] HALF_D_PLUS_2 [7048] [] [] [] [] [7050,7051,7052,7053] CONDITIONAL_S
IDLE 7052 [(0,0)] HALF_D_PLUS_2 [7048] [] [] [] [] [7050,7051,7052,7053] CONDITIONAL_S
DISCARD 7053 [(1,0)] 0 [7048] [] [] [] [] [7050,7051,7052,7053] CONDITIONAL_S
IDLE 7054 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7055 [(0,1)] D [] [] [] [] [] [] none
MERGE 7056 [(0,1),(0,0)] D [] [7058,7059,7060,7061] [] [] [((0,0),(0,1))] [] none
DISCARD 7057 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7058 [(0,1),(0,0)] D [7056] [] [] [] [((0,0),(0,1))] [7058,7059,7060,7061] CONDITIONAL_S
Y_MEAS 7059 [(0,1)] HALF_D_PLUS_2 [7056] [] [] [] [] [7058,7059,7060,7061] CONDITIONAL_S
IDLE 7060 [(0,0)] HALF_D_PLUS_2 [7056] [] [] [] [] [7058,7059,7060,7061] CONDITIONAL_S
DISCARD 7061 [(0,1)] 0 [7056] [] [] [] [] [7058,7059,7060,7061] CONDITIONAL_S
IDLE 7062 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 7063 [(1,0)] D [] [] [] [] [] [] none
MERGE 7064 [(1,0),(0,0)] D [] [7066,7067,7068,7069] [] [] [((0,0),(1,0))] [] none
DISCARD 7065 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7066 [(1,0),(0,0)] D [7064] [] [] [] [((0,0),(1,0))] [7066,7067,7068,7069] CONDITIONAL_S
Y_MEAS 7067 [(1,0)] HALF_D_PLUS_2 [7064] [] [] [] [] [7066,7067,7068,7069] CONDITIONAL_S
IDLE 7068 [(0,0)] HALF_D_PLUS_2 [7064] [] [] [] [] [7066,7067,7068,7069] CONDITIONAL_S
DISCARD 7069 [(1,0)] 0 [7064] [] [] [] [] [7066,7067,7068,7069] CONDITIONAL_S
IDLE 7070 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 7071 [(0,1)] D [] [] [] [] [] [] none
MERGE 7072 [(0,1),(0,0)] D [] [7074,7075,7076,7077] [] [] [((0,0),(0,1))] [] none
DISCARD 7073 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7074 [(0,1),(0,0)] D [7072] [] [] [] [((0,0),(0,1))] [7074,7075,7076,7077] CONDITIONAL_S
Y_MEAS 7075 [(0,1)] HALF_D_PLUS_2 [7072] [] [] [] [] [7074,7075,7076,7077] CONDITIONAL_S
IDLE 7076 [(0,0)] HALF_D_PLUS_2 [7072] [] [] [] [] [7074,7075,7076,7077] CONDITIONAL_S
DISCARD 7077 [(0,1)] 0 [7072] [] [] [] [] [7074,7075,7076,7077] CONDITIONAL_S
IDLE 7078 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7079 [(1,0)] D [] [] [] [] [] [] none
MERGE 7080 [(1,0),(0,0)] D [] [7082,7083,7084,7085] [] [] [((0,0),(1,0))] [] none
DISCARD 7081 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7082 [(1,0),(0,0)] D [7080] [] [] [] [((0,0),(1,0))] [7082,7083,7084,7085] CONDITIONAL_S
Y_MEAS 7083 [(1,0)] HALF_D_PLUS_2 [7080] [] [] [] [] [7082,7083,7084,7085] CONDITIONAL_S
IDLE 7084 [(0,0)] HALF_D_PLUS_2 [7080] [] [] [] [] [7082,7083,7084,7085] CONDITIONAL_S
DISCARD 7085 [(1,0)] 0 [7080] [] [] [] [] [7082,7083,7084,7085] CONDITIONAL_S
IDLE 7086 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 7087 [(0,1)] D [] [] [] [] [] [] none
MERGE 7088 [(0,1),(0,0)] D [] [7090,7091,7092,7093] [] [] [((0,0),(0,1))] [] none
DISCARD 7089 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7090 [(0,1),(0,0)] D [7088] [] [] [] [((0,0),(0,1))] [7090,7091,7092,7093] CONDITIONAL_S
Y_MEAS 7091 [(0,1)] HALF_D_PLUS_2 [7088] [] [] [] [] [7090,7091,7092,7093] CONDITIONAL_S
IDLE 7092 [(0,0)] HALF_D_PLUS_2 [7088] [] [] [] [] [7090,7091,7092,7093] CONDITIONAL_S
DISCARD 7093 [(0,1)] 0 [7088] [] [] [] [] [7090,7091,7092,7093] CONDITIONAL_S
IDLE 7094 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 7095 [(1,0)] D [] [] [] [] [] [] none
MERGE 7096 [(1,0),(0,0)] D [] [7098,7099,7100,7101] [] [] [((0,0),(1,0))] [] none
DISCARD 7097 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7098 [(1,0),(0,0)] D [7096] [] [] [] [((0,0),(1,0))] [7098,7099,7100,7101] CONDITIONAL_S
Y_MEAS 7099 [(1,0)] HALF_D_PLUS_2 [7096] [] [] [] [] [7098,7099,7100,7101] CONDITIONAL_S
IDLE 7100 [(0,0)] HALF_D_PLUS_2 [7096] [] [] [] [] [7098,7099,7100,7101] CONDITIONAL_S
DISCARD 7101 [(1,0)] 0 [7096] [] [] [] [] [7098,7099,7100,7101] CONDITIONAL_S
IDLE 7102 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 7103 [(0,1)] D [] [] [] [] [] [] none
MERGE 7104 [(0,1),(0,0)] D [] [7106,7107,7108,7109] [] [] [((0,0),(0,1))] [] none
DISCARD 7105 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7106 [(0,1),(0,0)] D [7104] [] [] [] [((0,0),(0,1))] [7106,7107,7108,7109] CONDITIONAL_S
Y_MEAS 7107 [(0,1)] HALF_D_PLUS_2 [7104] [] [] [] [] [7106,7107,7108,7109] CONDITIONAL_S
IDLE 7108 [(0,0)] HALF_D_PLUS_2 [7104] [] [] [] [] [7106,7107,7108,7109] CONDITIONAL_S
DISCARD 7109 [(0,1)] 0 [7104] [] [] [] [] [7106,7107,7108,7109] CONDITIONAL_S
IDLE 7110 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 7111 [(1,0)] D [] [] [] [] [] [] none
MERGE 7112 [(1,0),(0,0)] D [] [7114,7115,7116,7117] [] [] [((0,0),(1,0))] [] none
DISCARD 7113 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7114 [(1,0),(0,0)] D [7112] [] [] [] [((0,0),(1,0))] [7114,7115,7116,7117] CONDITIONAL_S
Y_MEAS 7115 [(1,0)] HALF_D_PLUS_2 [7112] [] [] [] [] [7114,7115,7116,7117] CONDITIONAL_S
IDLE 7116 [(0,0)] HALF_D_PLUS_2 [7112] [] [] [] [] [7114,7115,7116,7117] CONDITIONAL_S
DISCARD 7117 [(1,0)] 0 [7112] [] [] [] [] [7114,7115,7116,7117] CONDITIONAL_S
IDLE 7118 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 7119 [(0,1)] D [] [] [] [] [] [] none
MERGE 7120 [(0,1),(0,0)] D [] [7122,7123,7124,7125] [] [] [((0,0),(0,1))] [] none
DISCARD 7121 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7122 [(0,1),(0,0)] D [7120] [] [] [] [((0,0),(0,1))] [7122,7123,7124,7125] CONDITIONAL_S
Y_MEAS 7123 [(0,1)] HALF_D_PLUS_2 [7120] [] [] [] [] [7122,7123,7124,7125] CONDITIONAL_S
IDLE 7124 [(0,0)] HALF_D_PLUS_2 [7120] [] [] [] [] [7122,7123,7124,7125] CONDITIONAL_S
DISCARD 7125 [(0,1)] 0 [7120] [] [] [] [] [7122,7123,7124,7125] CONDITIONAL_S
IDLE 7126 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 7127 [(1,0)] D [] [] [] [] [] [] none
MERGE 7128 [(1,0),(0,0)] D [] [7130,7131,7132,7133] [] [] [((0,0),(1,0))] [] none
DISCARD 7129 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7130 [(1,0),(0,0)] D [7128] [] [] [] [((0,0),(1,0))] [7130,7131,7132,7133] CONDITIONAL_S
Y_MEAS 7131 [(1,0)] HALF_D_PLUS_2 [7128] [] [] [] [] [7130,7131,7132,7133] CONDITIONAL_S
IDLE 7132 [(0,0)] HALF_D_PLUS_2 [7128] [] [] [] [] [7130,7131,7132,7133] CONDITIONAL_S
DISCARD 7133 [(1,0)] 0 [7128] [] [] [] [] [7130,7131,7132,7133] CONDITIONAL_S
IDLE 7134 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 7135 [(0,1)] D [] [] [] [] [] [] none
MERGE 7136 [(0,1),(0,0)] D [] [7138,7139,7140,7141] [] [] [((0,0),(0,1))] [] none
DISCARD 7137 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7138 [(0,1),(0,0)] D [7136] [] [] [] [((0,0),(0,1))] [7138,7139,7140,7141] CONDITIONAL_S
Y_MEAS 7139 [(0,1)] HALF_D_PLUS_2 [7136] [] [] [] [] [7138,7139,7140,7141] CONDITIONAL_S
IDLE 7140 [(0,0)] HALF_D_PLUS_2 [7136] [] [] [] [] [7138,7139,7140,7141] CONDITIONAL_S
DISCARD 7141 [(0,1)] 0 [7136] [] [] [] [] [7138,7139,7140,7141] CONDITIONAL_S
IDLE 7142 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 7143 [(1,0)] D [] [] [] [] [] [] none
MERGE 7144 [(1,0),(0,0)] D [] [7146,7147,7148,7149] [] [] [((0,0),(1,0))] [] none
DISCARD 7145 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7146 [(1,0),(0,0)] D [7144] [] [] [] [((0,0),(1,0))] [7146,7147,7148,7149] CONDITIONAL_S
Y_MEAS 7147 [(1,0)] HALF_D_PLUS_2 [7144] [] [] [] [] [7146,7147,7148,7149] CONDITIONAL_S
IDLE 7148 [(0,0)] HALF_D_PLUS_2 [7144] [] [] [] [] [7146,7147,7148,7149] CONDITIONAL_S
DISCARD 7149 [(1,0)] 0 [7144] [] [] [] [] [7146,7147,7148,7149] CONDITIONAL_S
IDLE 7150 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 7151 [(0,1)] D [] [] [] [] [] [] none
MERGE 7152 [(0,1),(0,0)] D [] [7154,7155,7156,7157] [] [] [((0,0),(0,1))] [] none
DISCARD 7153 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7154 [(0,1),(0,0)] D [7152] [] [] [] [((0,0),(0,1))] [7154,7155,7156,7157] CONDITIONAL_S
Y_MEAS 7155 [(0,1)] HALF_D_PLUS_2 [7152] [] [] [] [] [7154,7155,7156,7157] CONDITIONAL_S
IDLE 7156 [(0,0)] HALF_D_PLUS_2 [7152] [] [] [] [] [7154,7155,7156,7157] CONDITIONAL_S
DISCARD 7157 [(0,1)] 0 [7152] [] [] [] [] [7154,7155,7156,7157] CONDITIONAL_S
IDLE 7158 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 7159 [(1,0)] D [] [] [] [] [] [] none
MERGE 7160 [(1,0),(0,0)] D [] [7162,7163,7164,7165] [] [] [((0,0),(1,0))] [] none
DISCARD 7161 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7162 [(1,0),(0,0)] D [7160] [] [] [] [((0,0),(1,0))] [7162,7163,7164,7165] CONDITIONAL_S
Y_MEAS 7163 [(1,0)] HALF_D_PLUS_2 [7160] [] [] [] [] [7162,7163,7164,7165] CONDITIONAL_S
IDLE 7164 [(0,0)] HALF_D_PLUS_2 [7160] [] [] [] [] [7162,7163,7164,7165] CONDITIONAL_S
DISCARD 7165 [(1,0)] 0 [7160] [] [] [] [] [7162,7163,7164,7165] CONDITIONAL_S
IDLE 7166 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 7167 [(0,1)] D [] [] [] [] [] [] none
MERGE 7168 [(0,1),(0,0)] D [] [7170,7171,7172,7173] [] [] [((0,0),(0,1))] [] none
DISCARD 7169 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7170 [(0,1),(0,0)] D [7168] [] [] [] [((0,0),(0,1))] [7170,7171,7172,7173] CONDITIONAL_S
Y_MEAS 7171 [(0,1)] HALF_D_PLUS_2 [7168] [] [] [] [] [7170,7171,7172,7173] CONDITIONAL_S
IDLE 7172 [(0,0)] HALF_D_PLUS_2 [7168] [] [] [] [] [7170,7171,7172,7173] CONDITIONAL_S
DISCARD 7173 [(0,1)] 0 [7168] [] [] [] [] [7170,7171,7172,7173] CONDITIONAL_S
IDLE 7174 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 7175 [(1,0)] D [] [] [] [] [] [] none
MERGE 7176 [(1,0),(0,0)] D [] [7178,7179,7180,7181] [] [] [((0,0),(1,0))] [] none
DISCARD 7177 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7178 [(1,0),(0,0)] D [7176] [] [] [] [((0,0),(1,0))] [7178,7179,7180,7181] CONDITIONAL_S
Y_MEAS 7179 [(1,0)] HALF_D_PLUS_2 [7176] [] [] [] [] [7178,7179,7180,7181] CONDITIONAL_S
IDLE 7180 [(0,0)] HALF_D_PLUS_2 [7176] [] [] [] [] [7178,7179,7180,7181] CONDITIONAL_S
DISCARD 7181 [(1,0)] 0 [7176] [] [] [] [] [7178,7179,7180,7181] CONDITIONAL_S
IDLE 7182 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 7183 [(0,1)] D [] [] [] [] [] [] none
MERGE 7184 [(0,1),(0,0)] D [] [7186,7187,7188,7189] [] [] [((0,0),(0,1))] [] none
DISCARD 7185 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7186 [(0,1),(0,0)] D [7184] [] [] [] [((0,0),(0,1))] [7186,7187,7188,7189] CONDITIONAL_S
Y_MEAS 7187 [(0,1)] HALF_D_PLUS_2 [7184] [] [] [] [] [7186,7187,7188,7189] CONDITIONAL_S
IDLE 7188 [(0,0)] HALF_D_PLUS_2 [7184] [] [] [] [] [7186,7187,7188,7189] CONDITIONAL_S
DISCARD 7189 [(0,1)] 0 [7184] [] [] [] [] [7186,7187,7188,7189] CONDITIONAL_S
IDLE 7190 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 7191 [(1,0)] D [] [] [] [] [] [] none
MERGE 7192 [(1,0),(0,0)] D [] [7194,7195,7196,7197] [] [] [((0,0),(1,0))] [] none
DISCARD 7193 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7194 [(1,0),(0,0)] D [7192] [] [] [] [((0,0),(1,0))] [7194,7195,7196,7197] CONDITIONAL_S
Y_MEAS 7195 [(1,0)] HALF_D_PLUS_2 [7192] [] [] [] [] [7194,7195,7196,7197] CONDITIONAL_S
IDLE 7196 [(0,0)] HALF_D_PLUS_2 [7192] [] [] [] [] [7194,7195,7196,7197] CONDITIONAL_S
DISCARD 7197 [(1,0)] 0 [7192] [] [] [] [] [7194,7195,7196,7197] CONDITIONAL_S
IDLE 7198 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 7199 [(0,1)] D [] [] [] [] [] [] none
MERGE 7200 [(0,1),(0,0)] D [] [7202,7203,7204,7205] [] [] [((0,0),(0,1))] [] none
DISCARD 7201 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7202 [(0,1),(0,0)] D [7200] [] [] [] [((0,0),(0,1))] [7202,7203,7204,7205] CONDITIONAL_S
Y_MEAS 7203 [(0,1)] HALF_D_PLUS_2 [7200] [] [] [] [] [7202,7203,7204,7205] CONDITIONAL_S
IDLE 7204 [(0,0)] HALF_D_PLUS_2 [7200] [] [] [] [] [7202,7203,7204,7205] CONDITIONAL_S
DISCARD 7205 [(0,1)] 0 [7200] [] [] [] [] [7202,7203,7204,7205] CONDITIONAL_S
IDLE 7206 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 7207 [(1,0)] D [] [] [] [] [] [] none
MERGE 7208 [(1,0),(0,0)] D [] [7210,7211,7212,7213] [] [] [((0,0),(1,0))] [] none
DISCARD 7209 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7210 [(1,0),(0,0)] D [7208] [] [] [] [((0,0),(1,0))] [7210,7211,7212,7213] CONDITIONAL_S
Y_MEAS 7211 [(1,0)] HALF_D_PLUS_2 [7208] [] [] [] [] [7210,7211,7212,7213] CONDITIONAL_S
IDLE 7212 [(0,0)] HALF_D_PLUS_2 [7208] [] [] [] [] [7210,7211,7212,7213] CONDITIONAL_S
DISCARD 7213 [(1,0)] 0 [7208] [] [] [] [] [7210,7211,7212,7213] CONDITIONAL_S
IDLE 7214 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 7215 [(0,1)] D [] [] [] [] [] [] none
MERGE 7216 [(0,1),(0,0)] D [] [7218,7219,7220,7221] [] [] [((0,0),(0,1))] [] none
DISCARD 7217 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7218 [(0,1),(0,0)] D [7216] [] [] [] [((0,0),(0,1))] [7218,7219,7220,7221] CONDITIONAL_S
Y_MEAS 7219 [(0,1)] HALF_D_PLUS_2 [7216] [] [] [] [] [7218,7219,7220,7221] CONDITIONAL_S
IDLE 7220 [(0,0)] HALF_D_PLUS_2 [7216] [] [] [] [] [7218,7219,7220,7221] CONDITIONAL_S
DISCARD 7221 [(0,1)] 0 [7216] [] [] [] [] [7218,7219,7220,7221] CONDITIONAL_S
IDLE 7222 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7223 [(1,0)] D [] [] [] [] [] [] none
MERGE 7224 [(1,0),(0,0)] D [] [7226,7227,7228,7229] [] [] [((0,0),(1,0))] [] none
DISCARD 7225 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7226 [(1,0),(0,0)] D [7224] [] [] [] [((0,0),(1,0))] [7226,7227,7228,7229] CONDITIONAL_S
Y_MEAS 7227 [(1,0)] HALF_D_PLUS_2 [7224] [] [] [] [] [7226,7227,7228,7229] CONDITIONAL_S
IDLE 7228 [(0,0)] HALF_D_PLUS_2 [7224] [] [] [] [] [7226,7227,7228,7229] CONDITIONAL_S
DISCARD 7229 [(1,0)] 0 [7224] [] [] [] [] [7226,7227,7228,7229] CONDITIONAL_S
IDLE 7230 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 7231 [(0,1)] D [] [] [] [] [] [] none
MERGE 7232 [(0,1),(0,0)] D [] [7234,7235,7236,7237] [] [] [((0,0),(0,1))] [] none
DISCARD 7233 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7234 [(0,1),(0,0)] D [7232] [] [] [] [((0,0),(0,1))] [7234,7235,7236,7237] CONDITIONAL_S
Y_MEAS 7235 [(0,1)] HALF_D_PLUS_2 [7232] [] [] [] [] [7234,7235,7236,7237] CONDITIONAL_S
IDLE 7236 [(0,0)] HALF_D_PLUS_2 [7232] [] [] [] [] [7234,7235,7236,7237] CONDITIONAL_S
DISCARD 7237 [(0,1)] 0 [7232] [] [] [] [] [7234,7235,7236,7237] CONDITIONAL_S
IDLE 7238 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 7239 [(1,0)] D [] [] [] [] [] [] none
MERGE 7240 [(1,0),(0,0)] D [] [7242,7243,7244,7245] [] [] [((0,0),(1,0))] [] none
DISCARD 7241 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7242 [(1,0),(0,0)] D [7240] [] [] [] [((0,0),(1,0))] [7242,7243,7244,7245] CONDITIONAL_S
Y_MEAS 7243 [(1,0)] HALF_D_PLUS_2 [7240] [] [] [] [] [7242,7243,7244,7245] CONDITIONAL_S
IDLE 7244 [(0,0)] HALF_D_PLUS_2 [7240] [] [] [] [] [7242,7243,7244,7245] CONDITIONAL_S
DISCARD 7245 [(1,0)] 0 [7240] [] [] [] [] [7242,7243,7244,7245] CONDITIONAL_S
IDLE 7246 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 7247 [(0,1)] D [] [] [] [] [] [] none
MERGE 7248 [(0,1),(0,0)] D [] [7250,7251,7252,7253] [] [] [((0,0),(0,1))] [] none
DISCARD 7249 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7250 [(0,1),(0,0)] D [7248] [] [] [] [((0,0),(0,1))] [7250,7251,7252,7253] CONDITIONAL_S
Y_MEAS 7251 [(0,1)] HALF_D_PLUS_2 [7248] [] [] [] [] [7250,7251,7252,7253] CONDITIONAL_S
IDLE 7252 [(0,0)] HALF_D_PLUS_2 [7248] [] [] [] [] [7250,7251,7252,7253] CONDITIONAL_S
DISCARD 7253 [(0,1)] 0 [7248] [] [] [] [] [7250,7251,7252,7253] CONDITIONAL_S
IDLE 7254 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 7255 [(1,0)] D [] [] [] [] [] [] none
MERGE 7256 [(1,0),(0,0)] D [] [7258,7259,7260,7261] [] [] [((0,0),(1,0))] [] none
DISCARD 7257 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7258 [(1,0),(0,0)] D [7256] [] [] [] [((0,0),(1,0))] [7258,7259,7260,7261] CONDITIONAL_S
Y_MEAS 7259 [(1,0)] HALF_D_PLUS_2 [7256] [] [] [] [] [7258,7259,7260,7261] CONDITIONAL_S
IDLE 7260 [(0,0)] HALF_D_PLUS_2 [7256] [] [] [] [] [7258,7259,7260,7261] CONDITIONAL_S
DISCARD 7261 [(1,0)] 0 [7256] [] [] [] [] [7258,7259,7260,7261] CONDITIONAL_S
IDLE 7262 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 7263 [(0,1)] D [] [] [] [] [] [] none
MERGE 7264 [(0,1),(0,0)] D [] [7266,7267,7268,7269] [] [] [((0,0),(0,1))] [] none
DISCARD 7265 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7266 [(0,1),(0,0)] D [7264] [] [] [] [((0,0),(0,1))] [7266,7267,7268,7269] CONDITIONAL_S
Y_MEAS 7267 [(0,1)] HALF_D_PLUS_2 [7264] [] [] [] [] [7266,7267,7268,7269] CONDITIONAL_S
IDLE 7268 [(0,0)] HALF_D_PLUS_2 [7264] [] [] [] [] [7266,7267,7268,7269] CONDITIONAL_S
DISCARD 7269 [(0,1)] 0 [7264] [] [] [] [] [7266,7267,7268,7269] CONDITIONAL_S
IDLE 7270 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 7271 [(1,0)] D [] [] [] [] [] [] none
MERGE 7272 [(1,0),(0,0)] D [] [7274,7275,7276,7277] [] [] [((0,0),(1,0))] [] none
DISCARD 7273 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7274 [(1,0),(0,0)] D [7272] [] [] [] [((0,0),(1,0))] [7274,7275,7276,7277] CONDITIONAL_S
Y_MEAS 7275 [(1,0)] HALF_D_PLUS_2 [7272] [] [] [] [] [7274,7275,7276,7277] CONDITIONAL_S
IDLE 7276 [(0,0)] HALF_D_PLUS_2 [7272] [] [] [] [] [7274,7275,7276,7277] CONDITIONAL_S
DISCARD 7277 [(1,0)] 0 [7272] [] [] [] [] [7274,7275,7276,7277] CONDITIONAL_S
IDLE 7278 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 7279 [(0,1)] D [] [] [] [] [] [] none
MERGE 7280 [(0,1),(0,0)] D [] [7282,7283,7284,7285] [] [] [((0,0),(0,1))] [] none
DISCARD 7281 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7282 [(0,1),(0,0)] D [7280] [] [] [] [((0,0),(0,1))] [7282,7283,7284,7285] CONDITIONAL_S
Y_MEAS 7283 [(0,1)] HALF_D_PLUS_2 [7280] [] [] [] [] [7282,7283,7284,7285] CONDITIONAL_S
IDLE 7284 [(0,0)] HALF_D_PLUS_2 [7280] [] [] [] [] [7282,7283,7284,7285] CONDITIONAL_S
DISCARD 7285 [(0,1)] 0 [7280] [] [] [] [] [7282,7283,7284,7285] CONDITIONAL_S
IDLE 7286 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7287 [(1,0)] D [] [] [] [] [] [] none
MERGE 7288 [(1,0),(0,0)] D [] [7290,7291,7292,7293] [] [] [((0,0),(1,0))] [] none
DISCARD 7289 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7290 [(1,0),(0,0)] D [7288] [] [] [] [((0,0),(1,0))] [7290,7291,7292,7293] CONDITIONAL_S
Y_MEAS 7291 [(1,0)] HALF_D_PLUS_2 [7288] [] [] [] [] [7290,7291,7292,7293] CONDITIONAL_S
IDLE 7292 [(0,0)] HALF_D_PLUS_2 [7288] [] [] [] [] [7290,7291,7292,7293] CONDITIONAL_S
DISCARD 7293 [(1,0)] 0 [7288] [] [] [] [] [7290,7291,7292,7293] CONDITIONAL_S
IDLE 7294 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 7295 [(0,1)] D [] [] [] [] [] [] none
MERGE 7296 [(0,1),(0,0)] D [] [7298,7299,7300,7301] [] [] [((0,0),(0,1))] [] none
DISCARD 7297 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7298 [(0,1),(0,0)] D [7296] [] [] [] [((0,0),(0,1))] [7298,7299,7300,7301] CONDITIONAL_S
Y_MEAS 7299 [(0,1)] HALF_D_PLUS_2 [7296] [] [] [] [] [7298,7299,7300,7301] CONDITIONAL_S
IDLE 7300 [(0,0)] HALF_D_PLUS_2 [7296] [] [] [] [] [7298,7299,7300,7301] CONDITIONAL_S
DISCARD 7301 [(0,1)] 0 [7296] [] [] [] [] [7298,7299,7300,7301] CONDITIONAL_S
IDLE 7302 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 7303 [(1,0)] D [] [] [] [] [] [] none
MERGE 7304 [(1,0),(0,0)] D [] [7306,7307,7308,7309] [] [] [((0,0),(1,0))] [] none
DISCARD 7305 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7306 [(1,0),(0,0)] D [7304] [] [] [] [((0,0),(1,0))] [7306,7307,7308,7309] CONDITIONAL_S
Y_MEAS 7307 [(1,0)] HALF_D_PLUS_2 [7304] [] [] [] [] [7306,7307,7308,7309] CONDITIONAL_S
IDLE 7308 [(0,0)] HALF_D_PLUS_2 [7304] [] [] [] [] [7306,7307,7308,7309] CONDITIONAL_S
DISCARD 7309 [(1,0)] 0 [7304] [] [] [] [] [7306,7307,7308,7309] CONDITIONAL_S
IDLE 7310 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 7311 [(0,1)] D [] [] [] [] [] [] none
MERGE 7312 [(0,1),(0,0)] D [] [7314,7315,7316,7317] [] [] [((0,0),(0,1))] [] none
DISCARD 7313 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7314 [(0,1),(0,0)] D [7312] [] [] [] [((0,0),(0,1))] [7314,7315,7316,7317] CONDITIONAL_S
Y_MEAS 7315 [(0,1)] HALF_D_PLUS_2 [7312] [] [] [] [] [7314,7315,7316,7317] CONDITIONAL_S
IDLE 7316 [(0,0)] HALF_D_PLUS_2 [7312] [] [] [] [] [7314,7315,7316,7317] CONDITIONAL_S
DISCARD 7317 [(0,1)] 0 [7312] [] [] [] [] [7314,7315,7316,7317] CONDITIONAL_S
IDLE 7318 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 7319 [(1,0)] D [] [] [] [] [] [] none
MERGE 7320 [(1,0),(0,0)] D [] [7322,7323,7324,7325] [] [] [((0,0),(1,0))] [] none
DISCARD 7321 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7322 [(1,0),(0,0)] D [7320] [] [] [] [((0,0),(1,0))] [7322,7323,7324,7325] CONDITIONAL_S
Y_MEAS 7323 [(1,0)] HALF_D_PLUS_2 [7320] [] [] [] [] [7322,7323,7324,7325] CONDITIONAL_S
IDLE 7324 [(0,0)] HALF_D_PLUS_2 [7320] [] [] [] [] [7322,7323,7324,7325] CONDITIONAL_S
DISCARD 7325 [(1,0)] 0 [7320] [] [] [] [] [7322,7323,7324,7325] CONDITIONAL_S
IDLE 7326 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 7327 [(0,1)] D [] [] [] [] [] [] none
MERGE 7328 [(0,1),(0,0)] D [] [7330,7331,7332,7333] [] [] [((0,0),(0,1))] [] none
DISCARD 7329 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7330 [(0,1),(0,0)] D [7328] [] [] [] [((0,0),(0,1))] [7330,7331,7332,7333] CONDITIONAL_S
Y_MEAS 7331 [(0,1)] HALF_D_PLUS_2 [7328] [] [] [] [] [7330,7331,7332,7333] CONDITIONAL_S
IDLE 7332 [(0,0)] HALF_D_PLUS_2 [7328] [] [] [] [] [7330,7331,7332,7333] CONDITIONAL_S
DISCARD 7333 [(0,1)] 0 [7328] [] [] [] [] [7330,7331,7332,7333] CONDITIONAL_S
IDLE 7334 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 7335 [(1,0)] D [] [] [] [] [] [] none
MERGE 7336 [(1,0),(0,0)] D [] [7338,7339,7340,7341] [] [] [((0,0),(1,0))] [] none
DISCARD 7337 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7338 [(1,0),(0,0)] D [7336] [] [] [] [((0,0),(1,0))] [7338,7339,7340,7341] CONDITIONAL_S
Y_MEAS 7339 [(1,0)] HALF_D_PLUS_2 [7336] [] [] [] [] [7338,7339,7340,7341] CONDITIONAL_S
IDLE 7340 [(0,0)] HALF_D_PLUS_2 [7336] [] [] [] [] [7338,7339,7340,7341] CONDITIONAL_S
DISCARD 7341 [(1,0)] 0 [7336] [] [] [] [] [7338,7339,7340,7341] CONDITIONAL_S
IDLE 7342 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 7343 [(0,1)] D [] [] [] [] [] [] none
MERGE 7344 [(0,1),(0,0)] D [] [7346,7347,7348,7349] [] [] [((0,0),(0,1))] [] none
DISCARD 7345 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7346 [(0,1),(0,0)] D [7344] [] [] [] [((0,0),(0,1))] [7346,7347,7348,7349] CONDITIONAL_S
Y_MEAS 7347 [(0,1)] HALF_D_PLUS_2 [7344] [] [] [] [] [7346,7347,7348,7349] CONDITIONAL_S
IDLE 7348 [(0,0)] HALF_D_PLUS_2 [7344] [] [] [] [] [7346,7347,7348,7349] CONDITIONAL_S
DISCARD 7349 [(0,1)] 0 [7344] [] [] [] [] [7346,7347,7348,7349] CONDITIONAL_S
IDLE 7350 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7351 [(1,0)] D [] [] [] [] [] [] none
MERGE 7352 [(1,0),(0,0)] D [] [7354,7355,7356,7357] [] [] [((0,0),(1,0))] [] none
DISCARD 7353 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7354 [(1,0),(0,0)] D [7352] [] [] [] [((0,0),(1,0))] [7354,7355,7356,7357] CONDITIONAL_S
Y_MEAS 7355 [(1,0)] HALF_D_PLUS_2 [7352] [] [] [] [] [7354,7355,7356,7357] CONDITIONAL_S
IDLE 7356 [(0,0)] HALF_D_PLUS_2 [7352] [] [] [] [] [7354,7355,7356,7357] CONDITIONAL_S
DISCARD 7357 [(1,0)] 0 [7352] [] [] [] [] [7354,7355,7356,7357] CONDITIONAL_S
IDLE 7358 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 7359 [(0,1)] D [] [] [] [] [] [] none
MERGE 7360 [(0,1),(0,0)] D [] [7362,7363,7364,7365] [] [] [((0,0),(0,1))] [] none
DISCARD 7361 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7362 [(0,1),(0,0)] D [7360] [] [] [] [((0,0),(0,1))] [7362,7363,7364,7365] CONDITIONAL_S
Y_MEAS 7363 [(0,1)] HALF_D_PLUS_2 [7360] [] [] [] [] [7362,7363,7364,7365] CONDITIONAL_S
IDLE 7364 [(0,0)] HALF_D_PLUS_2 [7360] [] [] [] [] [7362,7363,7364,7365] CONDITIONAL_S
DISCARD 7365 [(0,1)] 0 [7360] [] [] [] [] [7362,7363,7364,7365] CONDITIONAL_S
IDLE 7366 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 7367 [(1,0)] D [] [] [] [] [] [] none
MERGE 7368 [(1,0),(0,0)] D [] [7370,7371,7372,7373] [] [] [((0,0),(1,0))] [] none
DISCARD 7369 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7370 [(1,0),(0,0)] D [7368] [] [] [] [((0,0),(1,0))] [7370,7371,7372,7373] CONDITIONAL_S
Y_MEAS 7371 [(1,0)] HALF_D_PLUS_2 [7368] [] [] [] [] [7370,7371,7372,7373] CONDITIONAL_S
IDLE 7372 [(0,0)] HALF_D_PLUS_2 [7368] [] [] [] [] [7370,7371,7372,7373] CONDITIONAL_S
DISCARD 7373 [(1,0)] 0 [7368] [] [] [] [] [7370,7371,7372,7373] CONDITIONAL_S
IDLE 7374 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 7375 [(0,1)] D [] [] [] [] [] [] none
MERGE 7376 [(0,1),(0,0)] D [] [7378,7379,7380,7381] [] [] [((0,0),(0,1))] [] none
DISCARD 7377 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7378 [(0,1),(0,0)] D [7376] [] [] [] [((0,0),(0,1))] [7378,7379,7380,7381] CONDITIONAL_S
Y_MEAS 7379 [(0,1)] HALF_D_PLUS_2 [7376] [] [] [] [] [7378,7379,7380,7381] CONDITIONAL_S
IDLE 7380 [(0,0)] HALF_D_PLUS_2 [7376] [] [] [] [] [7378,7379,7380,7381] CONDITIONAL_S
DISCARD 7381 [(0,1)] 0 [7376] [] [] [] [] [7378,7379,7380,7381] CONDITIONAL_S
IDLE 7382 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 7383 [(1,0)] D [] [] [] [] [] [] none
MERGE 7384 [(1,0),(0,0)] D [] [7386,7387,7388,7389] [] [] [((0,0),(1,0))] [] none
DISCARD 7385 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7386 [(1,0),(0,0)] D [7384] [] [] [] [((0,0),(1,0))] [7386,7387,7388,7389] CONDITIONAL_S
Y_MEAS 7387 [(1,0)] HALF_D_PLUS_2 [7384] [] [] [] [] [7386,7387,7388,7389] CONDITIONAL_S
IDLE 7388 [(0,0)] HALF_D_PLUS_2 [7384] [] [] [] [] [7386,7387,7388,7389] CONDITIONAL_S
DISCARD 7389 [(1,0)] 0 [7384] [] [] [] [] [7386,7387,7388,7389] CONDITIONAL_S
IDLE 7390 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 7391 [(0,1)] D [] [] [] [] [] [] none
MERGE 7392 [(0,1),(0,0)] D [] [7394,7395,7396,7397] [] [] [((0,0),(0,1))] [] none
DISCARD 7393 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7394 [(0,1),(0,0)] D [7392] [] [] [] [((0,0),(0,1))] [7394,7395,7396,7397] CONDITIONAL_S
Y_MEAS 7395 [(0,1)] HALF_D_PLUS_2 [7392] [] [] [] [] [7394,7395,7396,7397] CONDITIONAL_S
IDLE 7396 [(0,0)] HALF_D_PLUS_2 [7392] [] [] [] [] [7394,7395,7396,7397] CONDITIONAL_S
DISCARD 7397 [(0,1)] 0 [7392] [] [] [] [] [7394,7395,7396,7397] CONDITIONAL_S
IDLE 7398 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7399 [(1,0)] D [] [] [] [] [] [] none
MERGE 7400 [(1,0),(0,0)] D [] [7402,7403,7404,7405] [] [] [((0,0),(1,0))] [] none
DISCARD 7401 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7402 [(1,0),(0,0)] D [7400] [] [] [] [((0,0),(1,0))] [7402,7403,7404,7405] CONDITIONAL_S
Y_MEAS 7403 [(1,0)] HALF_D_PLUS_2 [7400] [] [] [] [] [7402,7403,7404,7405] CONDITIONAL_S
IDLE 7404 [(0,0)] HALF_D_PLUS_2 [7400] [] [] [] [] [7402,7403,7404,7405] CONDITIONAL_S
DISCARD 7405 [(1,0)] 0 [7400] [] [] [] [] [7402,7403,7404,7405] CONDITIONAL_S
IDLE 7406 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 7407 [(0,1)] D [] [] [] [] [] [] none
MERGE 7408 [(0,1),(0,0)] D [] [7410,7411,7412,7413] [] [] [((0,0),(0,1))] [] none
DISCARD 7409 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7410 [(0,1),(0,0)] D [7408] [] [] [] [((0,0),(0,1))] [7410,7411,7412,7413] CONDITIONAL_S
Y_MEAS 7411 [(0,1)] HALF_D_PLUS_2 [7408] [] [] [] [] [7410,7411,7412,7413] CONDITIONAL_S
IDLE 7412 [(0,0)] HALF_D_PLUS_2 [7408] [] [] [] [] [7410,7411,7412,7413] CONDITIONAL_S
DISCARD 7413 [(0,1)] 0 [7408] [] [] [] [] [7410,7411,7412,7413] CONDITIONAL_S
IDLE 7414 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 7415 [(1,0)] D [] [] [] [] [] [] none
MERGE 7416 [(1,0),(0,0)] D [] [7418,7419,7420,7421] [] [] [((0,0),(1,0))] [] none
DISCARD 7417 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7418 [(1,0),(0,0)] D [7416] [] [] [] [((0,0),(1,0))] [7418,7419,7420,7421] CONDITIONAL_S
Y_MEAS 7419 [(1,0)] HALF_D_PLUS_2 [7416] [] [] [] [] [7418,7419,7420,7421] CONDITIONAL_S
IDLE 7420 [(0,0)] HALF_D_PLUS_2 [7416] [] [] [] [] [7418,7419,7420,7421] CONDITIONAL_S
DISCARD 7421 [(1,0)] 0 [7416] [] [] [] [] [7418,7419,7420,7421] CONDITIONAL_S
IDLE 7422 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 7423 [(0,1)] D [] [] [] [] [] [] none
MERGE 7424 [(0,1),(0,0)] D [] [7426,7427,7428,7429] [] [] [((0,0),(0,1))] [] none
DISCARD 7425 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7426 [(0,1),(0,0)] D [7424] [] [] [] [((0,0),(0,1))] [7426,7427,7428,7429] CONDITIONAL_S
Y_MEAS 7427 [(0,1)] HALF_D_PLUS_2 [7424] [] [] [] [] [7426,7427,7428,7429] CONDITIONAL_S
IDLE 7428 [(0,0)] HALF_D_PLUS_2 [7424] [] [] [] [] [7426,7427,7428,7429] CONDITIONAL_S
DISCARD 7429 [(0,1)] 0 [7424] [] [] [] [] [7426,7427,7428,7429] CONDITIONAL_S
IDLE 7430 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7431 [(1,0)] D [] [] [] [] [] [] none
MERGE 7432 [(1,0),(0,0)] D [] [7434,7435,7436,7437] [] [] [((0,0),(1,0))] [] none
DISCARD 7433 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7434 [(1,0),(0,0)] D [7432] [] [] [] [((0,0),(1,0))] [7434,7435,7436,7437] CONDITIONAL_S
Y_MEAS 7435 [(1,0)] HALF_D_PLUS_2 [7432] [] [] [] [] [7434,7435,7436,7437] CONDITIONAL_S
IDLE 7436 [(0,0)] HALF_D_PLUS_2 [7432] [] [] [] [] [7434,7435,7436,7437] CONDITIONAL_S
DISCARD 7437 [(1,0)] 0 [7432] [] [] [] [] [7434,7435,7436,7437] CONDITIONAL_S
IDLE 7438 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 7439 [(0,1)] D [] [] [] [] [] [] none
MERGE 7440 [(0,1),(0,0)] D [] [7442,7443,7444,7445] [] [] [((0,0),(0,1))] [] none
DISCARD 7441 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7442 [(0,1),(0,0)] D [7440] [] [] [] [((0,0),(0,1))] [7442,7443,7444,7445] CONDITIONAL_S
Y_MEAS 7443 [(0,1)] HALF_D_PLUS_2 [7440] [] [] [] [] [7442,7443,7444,7445] CONDITIONAL_S
IDLE 7444 [(0,0)] HALF_D_PLUS_2 [7440] [] [] [] [] [7442,7443,7444,7445] CONDITIONAL_S
DISCARD 7445 [(0,1)] 0 [7440] [] [] [] [] [7442,7443,7444,7445] CONDITIONAL_S
IDLE 7446 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 7447 [(1,0)] D [] [] [] [] [] [] none
MERGE 7448 [(1,0),(0,0)] D [] [7450,7451,7452,7453] [] [] [((0,0),(1,0))] [] none
DISCARD 7449 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7450 [(1,0),(0,0)] D [7448] [] [] [] [((0,0),(1,0))] [7450,7451,7452,7453] CONDITIONAL_S
Y_MEAS 7451 [(1,0)] HALF_D_PLUS_2 [7448] [] [] [] [] [7450,7451,7452,7453] CONDITIONAL_S
IDLE 7452 [(0,0)] HALF_D_PLUS_2 [7448] [] [] [] [] [7450,7451,7452,7453] CONDITIONAL_S
DISCARD 7453 [(1,0)] 0 [7448] [] [] [] [] [7450,7451,7452,7453] CONDITIONAL_S
IDLE 7454 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 7455 [(0,1)] D [] [] [] [] [] [] none
MERGE 7456 [(0,1),(0,0)] D [] [7458,7459,7460,7461] [] [] [((0,0),(0,1))] [] none
DISCARD 7457 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7458 [(0,1),(0,0)] D [7456] [] [] [] [((0,0),(0,1))] [7458,7459,7460,7461] CONDITIONAL_S
Y_MEAS 7459 [(0,1)] HALF_D_PLUS_2 [7456] [] [] [] [] [7458,7459,7460,7461] CONDITIONAL_S
IDLE 7460 [(0,0)] HALF_D_PLUS_2 [7456] [] [] [] [] [7458,7459,7460,7461] CONDITIONAL_S
DISCARD 7461 [(0,1)] 0 [7456] [] [] [] [] [7458,7459,7460,7461] CONDITIONAL_S
IDLE 7462 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7463 [(1,0)] D [] [] [] [] [] [] none
MERGE 7464 [(1,0),(0,0)] D [] [7466,7467,7468,7469] [] [] [((0,0),(1,0))] [] none
DISCARD 7465 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7466 [(1,0),(0,0)] D [7464] [] [] [] [((0,0),(1,0))] [7466,7467,7468,7469] CONDITIONAL_S
Y_MEAS 7467 [(1,0)] HALF_D_PLUS_2 [7464] [] [] [] [] [7466,7467,7468,7469] CONDITIONAL_S
IDLE 7468 [(0,0)] HALF_D_PLUS_2 [7464] [] [] [] [] [7466,7467,7468,7469] CONDITIONAL_S
DISCARD 7469 [(1,0)] 0 [7464] [] [] [] [] [7466,7467,7468,7469] CONDITIONAL_S
IDLE 7470 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 7471 [(0,1)] D [] [] [] [] [] [] none
MERGE 7472 [(0,1),(0,0)] D [] [7474,7475,7476,7477] [] [] [((0,0),(0,1))] [] none
DISCARD 7473 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7474 [(0,1),(0,0)] D [7472] [] [] [] [((0,0),(0,1))] [7474,7475,7476,7477] CONDITIONAL_S
Y_MEAS 7475 [(0,1)] HALF_D_PLUS_2 [7472] [] [] [] [] [7474,7475,7476,7477] CONDITIONAL_S
IDLE 7476 [(0,0)] HALF_D_PLUS_2 [7472] [] [] [] [] [7474,7475,7476,7477] CONDITIONAL_S
DISCARD 7477 [(0,1)] 0 [7472] [] [] [] [] [7474,7475,7476,7477] CONDITIONAL_S
IDLE 7478 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 7479 [(1,0)] D [] [] [] [] [] [] none
MERGE 7480 [(1,0),(0,0)] D [] [7482,7483,7484,7485] [] [] [((0,0),(1,0))] [] none
DISCARD 7481 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7482 [(1,0),(0,0)] D [7480] [] [] [] [((0,0),(1,0))] [7482,7483,7484,7485] CONDITIONAL_S
Y_MEAS 7483 [(1,0)] HALF_D_PLUS_2 [7480] [] [] [] [] [7482,7483,7484,7485] CONDITIONAL_S
IDLE 7484 [(0,0)] HALF_D_PLUS_2 [7480] [] [] [] [] [7482,7483,7484,7485] CONDITIONAL_S
DISCARD 7485 [(1,0)] 0 [7480] [] [] [] [] [7482,7483,7484,7485] CONDITIONAL_S
INJECT_T 7486 [(0,1)] D [] [] [] [] [] [] none
MERGE 7487 [(0,1),(0,0)] D [] [7489,7490,7491,7492] [] [] [((0,0),(0,1))] [] none
DISCARD 7488 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7489 [(0,1),(0,0)] D [7487] [] [] [] [((0,0),(0,1))] [7489,7490,7491,7492] CONDITIONAL_S
Y_MEAS 7490 [(0,1)] HALF_D_PLUS_2 [7487] [] [] [] [] [7489,7490,7491,7492] CONDITIONAL_S
IDLE 7491 [(0,0)] HALF_D_PLUS_2 [7487] [] [] [] [] [7489,7490,7491,7492] CONDITIONAL_S
DISCARD 7492 [(0,1)] 0 [7487] [] [] [] [] [7489,7490,7491,7492] CONDITIONAL_S
IDLE 7493 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 7494 [(1,0)] D [] [] [] [] [] [] none
MERGE 7495 [(1,0),(0,0)] D [] [7497,7498,7499,7500] [] [] [((0,0),(1,0))] [] none
DISCARD 7496 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7497 [(1,0),(0,0)] D [7495] [] [] [] [((0,0),(1,0))] [7497,7498,7499,7500] CONDITIONAL_S
Y_MEAS 7498 [(1,0)] HALF_D_PLUS_2 [7495] [] [] [] [] [7497,7498,7499,7500] CONDITIONAL_S
IDLE 7499 [(0,0)] HALF_D_PLUS_2 [7495] [] [] [] [] [7497,7498,7499,7500] CONDITIONAL_S
DISCARD 7500 [(1,0)] 0 [7495] [] [] [] [] [7497,7498,7499,7500] CONDITIONAL_S
IDLE 7501 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 7502 [(0,1)] D [] [] [] [] [] [] none
MERGE 7503 [(0,1),(0,0)] D [] [7505,7506,7507,7508] [] [] [((0,0),(0,1))] [] none
DISCARD 7504 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7505 [(0,1),(0,0)] D [7503] [] [] [] [((0,0),(0,1))] [7505,7506,7507,7508] CONDITIONAL_S
Y_MEAS 7506 [(0,1)] HALF_D_PLUS_2 [7503] [] [] [] [] [7505,7506,7507,7508] CONDITIONAL_S
IDLE 7507 [(0,0)] HALF_D_PLUS_2 [7503] [] [] [] [] [7505,7506,7507,7508] CONDITIONAL_S
DISCARD 7508 [(0,1)] 0 [7503] [] [] [] [] [7505,7506,7507,7508] CONDITIONAL_S
IDLE 7509 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 7510 [(1,0)] D [] [] [] [] [] [] none
MERGE 7511 [(1,0),(0,0)] D [] [7513,7514,7515,7516] [] [] [((0,0),(1,0))] [] none
DISCARD 7512 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7513 [(1,0),(0,0)] D [7511] [] [] [] [((0,0),(1,0))] [7513,7514,7515,7516] CONDITIONAL_S
Y_MEAS 7514 [(1,0)] HALF_D_PLUS_2 [7511] [] [] [] [] [7513,7514,7515,7516] CONDITIONAL_S
IDLE 7515 [(0,0)] HALF_D_PLUS_2 [7511] [] [] [] [] [7513,7514,7515,7516] CONDITIONAL_S
DISCARD 7516 [(1,0)] 0 [7511] [] [] [] [] [7513,7514,7515,7516] CONDITIONAL_S
IDLE 7517 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 7518 [(0,1)] D [] [] [] [] [] [] none
MERGE 7519 [(0,1),(0,0)] D [] [7521,7522,7523,7524] [] [] [((0,0),(0,1))] [] none
DISCARD 7520 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7521 [(0,1),(0,0)] D [7519] [] [] [] [((0,0),(0,1))] [7521,7522,7523,7524] CONDITIONAL_S
Y_MEAS 7522 [(0,1)] HALF_D_PLUS_2 [7519] [] [] [] [] [7521,7522,7523,7524] CONDITIONAL_S
IDLE 7523 [(0,0)] HALF_D_PLUS_2 [7519] [] [] [] [] [7521,7522,7523,7524] CONDITIONAL_S
DISCARD 7524 [(0,1)] 0 [7519] [] [] [] [] [7521,7522,7523,7524] CONDITIONAL_S
IDLE 7525 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 7526 [(1,0)] D [] [] [] [] [] [] none
MERGE 7527 [(1,0),(0,0)] D [] [7529,7530,7531,7532] [] [] [((0,0),(1,0))] [] none
DISCARD 7528 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7529 [(1,0),(0,0)] D [7527] [] [] [] [((0,0),(1,0))] [7529,7530,7531,7532] CONDITIONAL_S
Y_MEAS 7530 [(1,0)] HALF_D_PLUS_2 [7527] [] [] [] [] [7529,7530,7531,7532] CONDITIONAL_S
IDLE 7531 [(0,0)] HALF_D_PLUS_2 [7527] [] [] [] [] [7529,7530,7531,7532] CONDITIONAL_S
DISCARD 7532 [(1,0)] 0 [7527] [] [] [] [] [7529,7530,7531,7532] CONDITIONAL_S
IDLE 7533 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 7534 [(0,1)] D [] [] [] [] [] [] none
MERGE 7535 [(0,1),(0,0)] D [] [7537,7538,7539,7540] [] [] [((0,0),(0,1))] [] none
DISCARD 7536 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7537 [(0,1),(0,0)] D [7535] [] [] [] [((0,0),(0,1))] [7537,7538,7539,7540] CONDITIONAL_S
Y_MEAS 7538 [(0,1)] HALF_D_PLUS_2 [7535] [] [] [] [] [7537,7538,7539,7540] CONDITIONAL_S
IDLE 7539 [(0,0)] HALF_D_PLUS_2 [7535] [] [] [] [] [7537,7538,7539,7540] CONDITIONAL_S
DISCARD 7540 [(0,1)] 0 [7535] [] [] [] [] [7537,7538,7539,7540] CONDITIONAL_S
IDLE 7541 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 7542 [(1,0)] D [] [] [] [] [] [] none
MERGE 7543 [(1,0),(0,0)] D [] [7545,7546,7547,7548] [] [] [((0,0),(1,0))] [] none
DISCARD 7544 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7545 [(1,0),(0,0)] D [7543] [] [] [] [((0,0),(1,0))] [7545,7546,7547,7548] CONDITIONAL_S
Y_MEAS 7546 [(1,0)] HALF_D_PLUS_2 [7543] [] [] [] [] [7545,7546,7547,7548] CONDITIONAL_S
IDLE 7547 [(0,0)] HALF_D_PLUS_2 [7543] [] [] [] [] [7545,7546,7547,7548] CONDITIONAL_S
DISCARD 7548 [(1,0)] 0 [7543] [] [] [] [] [7545,7546,7547,7548] CONDITIONAL_S
IDLE 7549 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7550 [(0,1)] D [] [] [] [] [] [] none
MERGE 7551 [(0,1),(0,0)] D [] [7553,7554,7555,7556] [] [] [((0,0),(0,1))] [] none
DISCARD 7552 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7553 [(0,1),(0,0)] D [7551] [] [] [] [((0,0),(0,1))] [7553,7554,7555,7556] CONDITIONAL_S
Y_MEAS 7554 [(0,1)] HALF_D_PLUS_2 [7551] [] [] [] [] [7553,7554,7555,7556] CONDITIONAL_S
IDLE 7555 [(0,0)] HALF_D_PLUS_2 [7551] [] [] [] [] [7553,7554,7555,7556] CONDITIONAL_S
DISCARD 7556 [(0,1)] 0 [7551] [] [] [] [] [7553,7554,7555,7556] CONDITIONAL_S
IDLE 7557 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 7558 [(1,0)] D [] [] [] [] [] [] none
MERGE 7559 [(1,0),(0,0)] D [] [7561,7562,7563,7564] [] [] [((0,0),(1,0))] [] none
DISCARD 7560 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7561 [(1,0),(0,0)] D [7559] [] [] [] [((0,0),(1,0))] [7561,7562,7563,7564] CONDITIONAL_S
Y_MEAS 7562 [(1,0)] HALF_D_PLUS_2 [7559] [] [] [] [] [7561,7562,7563,7564] CONDITIONAL_S
IDLE 7563 [(0,0)] HALF_D_PLUS_2 [7559] [] [] [] [] [7561,7562,7563,7564] CONDITIONAL_S
DISCARD 7564 [(1,0)] 0 [7559] [] [] [] [] [7561,7562,7563,7564] CONDITIONAL_S
IDLE 7565 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 7566 [(0,1)] D [] [] [] [] [] [] none
MERGE 7567 [(0,1),(0,0)] D [] [7569,7570,7571,7572] [] [] [((0,0),(0,1))] [] none
DISCARD 7568 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7569 [(0,1),(0,0)] D [7567] [] [] [] [((0,0),(0,1))] [7569,7570,7571,7572] CONDITIONAL_S
Y_MEAS 7570 [(0,1)] HALF_D_PLUS_2 [7567] [] [] [] [] [7569,7570,7571,7572] CONDITIONAL_S
IDLE 7571 [(0,0)] HALF_D_PLUS_2 [7567] [] [] [] [] [7569,7570,7571,7572] CONDITIONAL_S
DISCARD 7572 [(0,1)] 0 [7567] [] [] [] [] [7569,7570,7571,7572] CONDITIONAL_S
IDLE 7573 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 7574 [(1,0)] D [] [] [] [] [] [] none
MERGE 7575 [(1,0),(0,0)] D [] [7577,7578,7579,7580] [] [] [((0,0),(1,0))] [] none
DISCARD 7576 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7577 [(1,0),(0,0)] D [7575] [] [] [] [((0,0),(1,0))] [7577,7578,7579,7580] CONDITIONAL_S
Y_MEAS 7578 [(1,0)] HALF_D_PLUS_2 [7575] [] [] [] [] [7577,7578,7579,7580] CONDITIONAL_S
IDLE 7579 [(0,0)] HALF_D_PLUS_2 [7575] [] [] [] [] [7577,7578,7579,7580] CONDITIONAL_S
DISCARD 7580 [(1,0)] 0 [7575] [] [] [] [] [7577,7578,7579,7580] CONDITIONAL_S
IDLE 7581 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 7582 [(0,1)] D [] [] [] [] [] [] none
MERGE 7583 [(0,1),(0,0)] D [] [7585,7586,7587,7588] [] [] [((0,0),(0,1))] [] none
DISCARD 7584 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7585 [(0,1),(0,0)] D [7583] [] [] [] [((0,0),(0,1))] [7585,7586,7587,7588] CONDITIONAL_S
Y_MEAS 7586 [(0,1)] HALF_D_PLUS_2 [7583] [] [] [] [] [7585,7586,7587,7588] CONDITIONAL_S
IDLE 7587 [(0,0)] HALF_D_PLUS_2 [7583] [] [] [] [] [7585,7586,7587,7588] CONDITIONAL_S
DISCARD 7588 [(0,1)] 0 [7583] [] [] [] [] [7585,7586,7587,7588] CONDITIONAL_S
IDLE 7589 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 7590 [(1,0)] D [] [] [] [] [] [] none
MERGE 7591 [(1,0),(0,0)] D [] [7593,7594,7595,7596] [] [] [((0,0),(1,0))] [] none
DISCARD 7592 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7593 [(1,0),(0,0)] D [7591] [] [] [] [((0,0),(1,0))] [7593,7594,7595,7596] CONDITIONAL_S
Y_MEAS 7594 [(1,0)] HALF_D_PLUS_2 [7591] [] [] [] [] [7593,7594,7595,7596] CONDITIONAL_S
IDLE 7595 [(0,0)] HALF_D_PLUS_2 [7591] [] [] [] [] [7593,7594,7595,7596] CONDITIONAL_S
DISCARD 7596 [(1,0)] 0 [7591] [] [] [] [] [7593,7594,7595,7596] CONDITIONAL_S
IDLE 7597 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 7598 [(0,1)] D [] [] [] [] [] [] none
MERGE 7599 [(0,1),(0,0)] D [] [7601,7602,7603,7604] [] [] [((0,0),(0,1))] [] none
DISCARD 7600 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7601 [(0,1),(0,0)] D [7599] [] [] [] [((0,0),(0,1))] [7601,7602,7603,7604] CONDITIONAL_S
Y_MEAS 7602 [(0,1)] HALF_D_PLUS_2 [7599] [] [] [] [] [7601,7602,7603,7604] CONDITIONAL_S
IDLE 7603 [(0,0)] HALF_D_PLUS_2 [7599] [] [] [] [] [7601,7602,7603,7604] CONDITIONAL_S
DISCARD 7604 [(0,1)] 0 [7599] [] [] [] [] [7601,7602,7603,7604] CONDITIONAL_S
IDLE 7605 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 7606 [(1,0)] D [] [] [] [] [] [] none
MERGE 7607 [(1,0),(0,0)] D [] [7609,7610,7611,7612] [] [] [((0,0),(1,0))] [] none
DISCARD 7608 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7609 [(1,0),(0,0)] D [7607] [] [] [] [((0,0),(1,0))] [7609,7610,7611,7612] CONDITIONAL_S
Y_MEAS 7610 [(1,0)] HALF_D_PLUS_2 [7607] [] [] [] [] [7609,7610,7611,7612] CONDITIONAL_S
IDLE 7611 [(0,0)] HALF_D_PLUS_2 [7607] [] [] [] [] [7609,7610,7611,7612] CONDITIONAL_S
DISCARD 7612 [(1,0)] 0 [7607] [] [] [] [] [7609,7610,7611,7612] CONDITIONAL_S
IDLE 7613 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 7614 [(0,1)] D [] [] [] [] [] [] none
MERGE 7615 [(0,1),(0,0)] D [] [7617,7618,7619,7620] [] [] [((0,0),(0,1))] [] none
DISCARD 7616 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7617 [(0,1),(0,0)] D [7615] [] [] [] [((0,0),(0,1))] [7617,7618,7619,7620] CONDITIONAL_S
Y_MEAS 7618 [(0,1)] HALF_D_PLUS_2 [7615] [] [] [] [] [7617,7618,7619,7620] CONDITIONAL_S
IDLE 7619 [(0,0)] HALF_D_PLUS_2 [7615] [] [] [] [] [7617,7618,7619,7620] CONDITIONAL_S
DISCARD 7620 [(0,1)] 0 [7615] [] [] [] [] [7617,7618,7619,7620] CONDITIONAL_S
IDLE 7621 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7622 [(1,0)] D [] [] [] [] [] [] none
MERGE 7623 [(1,0),(0,0)] D [] [7625,7626,7627,7628] [] [] [((0,0),(1,0))] [] none
DISCARD 7624 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7625 [(1,0),(0,0)] D [7623] [] [] [] [((0,0),(1,0))] [7625,7626,7627,7628] CONDITIONAL_S
Y_MEAS 7626 [(1,0)] HALF_D_PLUS_2 [7623] [] [] [] [] [7625,7626,7627,7628] CONDITIONAL_S
IDLE 7627 [(0,0)] HALF_D_PLUS_2 [7623] [] [] [] [] [7625,7626,7627,7628] CONDITIONAL_S
DISCARD 7628 [(1,0)] 0 [7623] [] [] [] [] [7625,7626,7627,7628] CONDITIONAL_S
IDLE 7629 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 7630 [(0,1)] D [] [] [] [] [] [] none
MERGE 7631 [(0,1),(0,0)] D [] [7633,7634,7635,7636] [] [] [((0,0),(0,1))] [] none
DISCARD 7632 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7633 [(0,1),(0,0)] D [7631] [] [] [] [((0,0),(0,1))] [7633,7634,7635,7636] CONDITIONAL_S
Y_MEAS 7634 [(0,1)] HALF_D_PLUS_2 [7631] [] [] [] [] [7633,7634,7635,7636] CONDITIONAL_S
IDLE 7635 [(0,0)] HALF_D_PLUS_2 [7631] [] [] [] [] [7633,7634,7635,7636] CONDITIONAL_S
DISCARD 7636 [(0,1)] 0 [7631] [] [] [] [] [7633,7634,7635,7636] CONDITIONAL_S
IDLE 7637 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 7638 [(1,0)] D [] [] [] [] [] [] none
MERGE 7639 [(1,0),(0,0)] D [] [7641,7642,7643,7644] [] [] [((0,0),(1,0))] [] none
DISCARD 7640 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7641 [(1,0),(0,0)] D [7639] [] [] [] [((0,0),(1,0))] [7641,7642,7643,7644] CONDITIONAL_S
Y_MEAS 7642 [(1,0)] HALF_D_PLUS_2 [7639] [] [] [] [] [7641,7642,7643,7644] CONDITIONAL_S
IDLE 7643 [(0,0)] HALF_D_PLUS_2 [7639] [] [] [] [] [7641,7642,7643,7644] CONDITIONAL_S
DISCARD 7644 [(1,0)] 0 [7639] [] [] [] [] [7641,7642,7643,7644] CONDITIONAL_S
IDLE 7645 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 7646 [(0,1)] D [] [] [] [] [] [] none
MERGE 7647 [(0,1),(0,0)] D [] [7649,7650,7651,7652] [] [] [((0,0),(0,1))] [] none
DISCARD 7648 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7649 [(0,1),(0,0)] D [7647] [] [] [] [((0,0),(0,1))] [7649,7650,7651,7652] CONDITIONAL_S
Y_MEAS 7650 [(0,1)] HALF_D_PLUS_2 [7647] [] [] [] [] [7649,7650,7651,7652] CONDITIONAL_S
IDLE 7651 [(0,0)] HALF_D_PLUS_2 [7647] [] [] [] [] [7649,7650,7651,7652] CONDITIONAL_S
DISCARD 7652 [(0,1)] 0 [7647] [] [] [] [] [7649,7650,7651,7652] CONDITIONAL_S
INJECT_T 7653 [(1,0)] D [] [] [] [] [] [] none
MERGE 7654 [(1,0),(0,0)] D [] [7656,7657,7658,7659] [] [] [((0,0),(1,0))] [] none
DISCARD 7655 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7656 [(1,0),(0,0)] D [7654] [] [] [] [((0,0),(1,0))] [7656,7657,7658,7659] CONDITIONAL_S
Y_MEAS 7657 [(1,0)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7658 [(0,0)] HALF_D_PLUS_2 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
DISCARD 7659 [(1,0)] 0 [7654] [] [] [] [] [7656,7657,7658,7659] CONDITIONAL_S
IDLE 7660 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 7661 [(0,1)] D [] [] [] [] [] [] none
MERGE 7662 [(0,1),(0,0)] D [] [7664,7665,7666,7667] [] [] [((0,0),(0,1))] [] none
DISCARD 7663 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7664 [(0,1),(0,0)] D [7662] [] [] [] [((0,0),(0,1))] [7664,7665,7666,7667] CONDITIONAL_S
Y_MEAS 7665 [(0,1)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7666 [(0,0)] HALF_D_PLUS_2 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
DISCARD 7667 [(0,1)] 0 [7662] [] [] [] [] [7664,7665,7666,7667] CONDITIONAL_S
IDLE 7668 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 7669 [(1,0)] D [] [] [] [] [] [] none
MERGE 7670 [(1,0),(0,0)] D [] [7672,7673,7674,7675] [] [] [((0,0),(1,0))] [] none
DISCARD 7671 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7672 [(1,0),(0,0)] D [7670] [] [] [] [((0,0),(1,0))] [7672,7673,7674,7675] CONDITIONAL_S
Y_MEAS 7673 [(1,0)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7674 [(0,0)] HALF_D_PLUS_2 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
DISCARD 7675 [(1,0)] 0 [7670] [] [] [] [] [7672,7673,7674,7675] CONDITIONAL_S
IDLE 7676 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 7677 [(0,1)] D [] [] [] [] [] [] none
MERGE 7678 [(0,1),(0,0)] D [] [7680,7681,7682,7683] [] [] [((0,0),(0,1))] [] none
DISCARD 7679 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7680 [(0,1),(0,0)] D [7678] [] [] [] [((0,0),(0,1))] [7680,7681,7682,7683] CONDITIONAL_S
Y_MEAS 7681 [(0,1)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7682 [(0,0)] HALF_D_PLUS_2 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
DISCARD 7683 [(0,1)] 0 [7678] [] [] [] [] [7680,7681,7682,7683] CONDITIONAL_S
IDLE 7684 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 7685 [(1,0)] D [] [] [] [] [] [] none
MERGE 7686 [(1,0),(0,0)] D [] [7688,7689,7690,7691] [] [] [((0,0),(1,0))] [] none
DISCARD 7687 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7688 [(1,0),(0,0)] D [7686] [] [] [] [((0,0),(1,0))] [7688,7689,7690,7691] CONDITIONAL_S
Y_MEAS 7689 [(1,0)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7690 [(0,0)] HALF_D_PLUS_2 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
DISCARD 7691 [(1,0)] 0 [7686] [] [] [] [] [7688,7689,7690,7691] CONDITIONAL_S
IDLE 7692 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 7693 [(0,1)] D [] [] [] [] [] [] none
MERGE 7694 [(0,1),(0,0)] D [] [7696,7697,7698,7699] [] [] [((0,0),(0,1))] [] none
DISCARD 7695 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7696 [(0,1),(0,0)] D [7694] [] [] [] [((0,0),(0,1))] [7696,7697,7698,7699] CONDITIONAL_S
Y_MEAS 7697 [(0,1)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7698 [(0,0)] HALF_D_PLUS_2 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
DISCARD 7699 [(0,1)] 0 [7694] [] [] [] [] [7696,7697,7698,7699] CONDITIONAL_S
IDLE 7700 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 7701 [(1,0)] D [] [] [] [] [] [] none
MERGE 7702 [(1,0),(0,0)] D [] [7704,7705,7706,7707] [] [] [((0,0),(1,0))] [] none
DISCARD 7703 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7704 [(1,0),(0,0)] D [7702] [] [] [] [((0,0),(1,0))] [7704,7705,7706,7707] CONDITIONAL_S
Y_MEAS 7705 [(1,0)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7706 [(0,0)] HALF_D_PLUS_2 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
DISCARD 7707 [(1,0)] 0 [7702] [] [] [] [] [7704,7705,7706,7707] CONDITIONAL_S
IDLE 7708 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 7709 [(0,1)] D [] [] [] [] [] [] none
MERGE 7710 [(0,1),(0,0)] D [] [7712,7713,7714,7715] [] [] [((0,0),(0,1))] [] none
DISCARD 7711 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7712 [(0,1),(0,0)] D [7710] [] [] [] [((0,0),(0,1))] [7712,7713,7714,7715] CONDITIONAL_S
Y_MEAS 7713 [(0,1)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7714 [(0,0)] HALF_D_PLUS_2 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
DISCARD 7715 [(0,1)] 0 [7710] [] [] [] [] [7712,7713,7714,7715] CONDITIONAL_S
IDLE 7716 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7717 [(1,0)] D [] [] [] [] [] [] none
MERGE 7718 [(1,0),(0,0)] D [] [7720,7721,7722,7723] [] [] [((0,0),(1,0))] [] none
DISCARD 7719 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7720 [(1,0),(0,0)] D [7718] [] [] [] [((0,0),(1,0))] [7720,7721,7722,7723] CONDITIONAL_S
Y_MEAS 7721 [(1,0)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7722 [(0,0)] HALF_D_PLUS_2 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
DISCARD 7723 [(1,0)] 0 [7718] [] [] [] [] [7720,7721,7722,7723] CONDITIONAL_S
IDLE 7724 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7725 [(0,1)] D [] [] [] [] [] [] none
MERGE 7726 [(0,1),(0,0)] D [] [7728,7729,7730,7731] [] [] [((0,0),(0,1))] [] none
DISCARD 7727 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7728 [(0,1),(0,0)] D [7726] [] [] [] [((0,0),(0,1))] [7728,7729,7730,7731] CONDITIONAL_S
Y_MEAS 7729 [(0,1)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7730 [(0,0)] HALF_D_PLUS_2 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
DISCARD 7731 [(0,1)] 0 [7726] [] [] [] [] [7728,7729,7730,7731] CONDITIONAL_S
IDLE 7732 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 7733 [(1,0)] D [] [] [] [] [] [] none
MERGE 7734 [(1,0),(0,0)] D [] [7736,7737,7738,7739] [] [] [((0,0),(1,0))] [] none
DISCARD 7735 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7736 [(1,0),(0,0)] D [7734] [] [] [] [((0,0),(1,0))] [7736,7737,7738,7739] CONDITIONAL_S
Y_MEAS 7737 [(1,0)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7738 [(0,0)] HALF_D_PLUS_2 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
DISCARD 7739 [(1,0)] 0 [7734] [] [] [] [] [7736,7737,7738,7739] CONDITIONAL_S
IDLE 7740 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 7741 [(0,1)] D [] [] [] [] [] [] none
MERGE 7742 [(0,1),(0,0)] D [] [7744,7745,7746,7747] [] [] [((0,0),(0,1))] [] none
DISCARD 7743 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7744 [(0,1),(0,0)] D [7742] [] [] [] [((0,0),(0,1))] [7744,7745,7746,7747] CONDITIONAL_S
Y_MEAS 7745 [(0,1)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7746 [(0,0)] HALF_D_PLUS_2 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
DISCARD 7747 [(0,1)] 0 [7742] [] [] [] [] [7744,7745,7746,7747] CONDITIONAL_S
IDLE 7748 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 7749 [(1,0)] D [] [] [] [] [] [] none
MERGE 7750 [(1,0),(0,0)] D [] [7752,7753,7754,7755] [] [] [((0,0),(1,0))] [] none
DISCARD 7751 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7752 [(1,0),(0,0)] D [7750] [] [] [] [((0,0),(1,0))] [7752,7753,7754,7755] CONDITIONAL_S
Y_MEAS 7753 [(1,0)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7754 [(0,0)] HALF_D_PLUS_2 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
DISCARD 7755 [(1,0)] 0 [7750] [] [] [] [] [7752,7753,7754,7755] CONDITIONAL_S
IDLE 7756 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 7757 [(0,1)] D [] [] [] [] [] [] none
MERGE 7758 [(0,1),(0,0)] D [] [7760,7761,7762,7763] [] [] [((0,0),(0,1))] [] none
DISCARD 7759 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7760 [(0,1),(0,0)] D [7758] [] [] [] [((0,0),(0,1))] [7760,7761,7762,7763] CONDITIONAL_S
Y_MEAS 7761 [(0,1)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7762 [(0,0)] HALF_D_PLUS_2 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
DISCARD 7763 [(0,1)] 0 [7758] [] [] [] [] [7760,7761,7762,7763] CONDITIONAL_S
IDLE 7764 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 7765 [(1,0)] D [] [] [] [] [] [] none
MERGE 7766 [(1,0),(0,0)] D [] [7768,7769,7770,7771] [] [] [((0,0),(1,0))] [] none
DISCARD 7767 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7768 [(1,0),(0,0)] D [7766] [] [] [] [((0,0),(1,0))] [7768,7769,7770,7771] CONDITIONAL_S
Y_MEAS 7769 [(1,0)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7770 [(0,0)] HALF_D_PLUS_2 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
DISCARD 7771 [(1,0)] 0 [7766] [] [] [] [] [7768,7769,7770,7771] CONDITIONAL_S
IDLE 7772 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 7773 [(0,1)] D [] [] [] [] [] [] none
MERGE 7774 [(0,1),(0,0)] D [] [7776,7777,7778,7779] [] [] [((0,0),(0,1))] [] none
DISCARD 7775 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7776 [(0,1),(0,0)] D [7774] [] [] [] [((0,0),(0,1))] [7776,7777,7778,7779] CONDITIONAL_S
Y_MEAS 7777 [(0,1)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7778 [(0,0)] HALF_D_PLUS_2 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
DISCARD 7779 [(0,1)] 0 [7774] [] [] [] [] [7776,7777,7778,7779] CONDITIONAL_S
IDLE 7780 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 7781 [(1,0)] D [] [] [] [] [] [] none
MERGE 7782 [(1,0),(0,0)] D [] [7784,7785,7786,7787] [] [] [((0,0),(1,0))] [] none
DISCARD 7783 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7784 [(1,0),(0,0)] D [7782] [] [] [] [((0,0),(1,0))] [7784,7785,7786,7787] CONDITIONAL_S
Y_MEAS 7785 [(1,0)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7786 [(0,0)] HALF_D_PLUS_2 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
DISCARD 7787 [(1,0)] 0 [7782] [] [] [] [] [7784,7785,7786,7787] CONDITIONAL_S
IDLE 7788 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 7789 [(0,1)] D [] [] [] [] [] [] none
MERGE 7790 [(0,1),(0,0)] D [] [7792,7793,7794,7795] [] [] [((0,0),(0,1))] [] none
DISCARD 7791 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7792 [(0,1),(0,0)] D [7790] [] [] [] [((0,0),(0,1))] [7792,7793,7794,7795] CONDITIONAL_S
Y_MEAS 7793 [(0,1)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7794 [(0,0)] HALF_D_PLUS_2 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
DISCARD 7795 [(0,1)] 0 [7790] [] [] [] [] [7792,7793,7794,7795] CONDITIONAL_S
IDLE 7796 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 7797 [(1,0)] D [] [] [] [] [] [] none
MERGE 7798 [(1,0),(0,0)] D [] [7800,7801,7802,7803] [] [] [((0,0),(1,0))] [] none
DISCARD 7799 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7800 [(1,0),(0,0)] D [7798] [] [] [] [((0,0),(1,0))] [7800,7801,7802,7803] CONDITIONAL_S
Y_MEAS 7801 [(1,0)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7802 [(0,0)] HALF_D_PLUS_2 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
DISCARD 7803 [(1,0)] 0 [7798] [] [] [] [] [7800,7801,7802,7803] CONDITIONAL_S
IDLE 7804 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 7805 [(0,1)] D [] [] [] [] [] [] none
MERGE 7806 [(0,1),(0,0)] D [] [7808,7809,7810,7811] [] [] [((0,0),(0,1))] [] none
DISCARD 7807 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7808 [(0,1),(0,0)] D [7806] [] [] [] [((0,0),(0,1))] [7808,7809,7810,7811] CONDITIONAL_S
Y_MEAS 7809 [(0,1)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7810 [(0,0)] HALF_D_PLUS_2 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
DISCARD 7811 [(0,1)] 0 [7806] [] [] [] [] [7808,7809,7810,7811] CONDITIONAL_S
IDLE 7812 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 7813 [(1,0)] D [] [] [] [] [] [] none
MERGE 7814 [(1,0),(0,0)] D [] [7816,7817,7818,7819] [] [] [((0,0),(1,0))] [] none
DISCARD 7815 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7816 [(1,0),(0,0)] D [7814] [] [] [] [((0,0),(1,0))] [7816,7817,7818,7819] CONDITIONAL_S
Y_MEAS 7817 [(1,0)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7818 [(0,0)] HALF_D_PLUS_2 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
DISCARD 7819 [(1,0)] 0 [7814] [] [] [] [] [7816,7817,7818,7819] CONDITIONAL_S
IDLE 7820 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 7821 [(0,1)] D [] [] [] [] [] [] none
MERGE 7822 [(0,1),(0,0)] D [] [7824,7825,7826,7827] [] [] [((0,0),(0,1))] [] none
DISCARD 7823 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7824 [(0,1),(0,0)] D [7822] [] [] [] [((0,0),(0,1))] [7824,7825,7826,7827] CONDITIONAL_S
Y_MEAS 7825 [(0,1)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7826 [(0,0)] HALF_D_PLUS_2 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
DISCARD 7827 [(0,1)] 0 [7822] [] [] [] [] [7824,7825,7826,7827] CONDITIONAL_S
IDLE 7828 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 7829 [(1,0)] D [] [] [] [] [] [] none
MERGE 7830 [(1,0),(0,0)] D [] [7832,7833,7834,7835] [] [] [((0,0),(1,0))] [] none
DISCARD 7831 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7832 [(1,0),(0,0)] D [7830] [] [] [] [((0,0),(1,0))] [7832,7833,7834,7835] CONDITIONAL_S
Y_MEAS 7833 [(1,0)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7834 [(0,0)] HALF_D_PLUS_2 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
DISCARD 7835 [(1,0)] 0 [7830] [] [] [] [] [7832,7833,7834,7835] CONDITIONAL_S
IDLE 7836 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 7837 [(0,1)] D [] [] [] [] [] [] none
MERGE 7838 [(0,1),(0,0)] D [] [7840,7841,7842,7843] [] [] [((0,0),(0,1))] [] none
DISCARD 7839 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7840 [(0,1),(0,0)] D [7838] [] [] [] [((0,0),(0,1))] [7840,7841,7842,7843] CONDITIONAL_S
Y_MEAS 7841 [(0,1)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7842 [(0,0)] HALF_D_PLUS_2 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
DISCARD 7843 [(0,1)] 0 [7838] [] [] [] [] [7840,7841,7842,7843] CONDITIONAL_S
IDLE 7844 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 7845 [(1,0)] D [] [] [] [] [] [] none
MERGE 7846 [(1,0),(0,0)] D [] [7848,7849,7850,7851] [] [] [((0,0),(1,0))] [] none
DISCARD 7847 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7848 [(1,0),(0,0)] D [7846] [] [] [] [((0,0),(1,0))] [7848,7849,7850,7851] CONDITIONAL_S
Y_MEAS 7849 [(1,0)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7850 [(0,0)] HALF_D_PLUS_2 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
DISCARD 7851 [(1,0)] 0 [7846] [] [] [] [] [7848,7849,7850,7851] CONDITIONAL_S
IDLE 7852 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 7853 [(0,1)] D [] [] [] [] [] [] none
MERGE 7854 [(0,1),(0,0)] D [] [7856,7857,7858,7859] [] [] [((0,0),(0,1))] [] none
DISCARD 7855 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7856 [(0,1),(0,0)] D [7854] [] [] [] [((0,0),(0,1))] [7856,7857,7858,7859] CONDITIONAL_S
Y_MEAS 7857 [(0,1)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7858 [(0,0)] HALF_D_PLUS_2 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
DISCARD 7859 [(0,1)] 0 [7854] [] [] [] [] [7856,7857,7858,7859] CONDITIONAL_S
IDLE 7860 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 7861 [(1,0)] D [] [] [] [] [] [] none
MERGE 7862 [(1,0),(0,0)] D [] [7864,7865,7866,7867] [] [] [((0,0),(1,0))] [] none
DISCARD 7863 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7864 [(1,0),(0,0)] D [7862] [] [] [] [((0,0),(1,0))] [7864,7865,7866,7867] CONDITIONAL_S
Y_MEAS 7865 [(1,0)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
IDLE 7866 [(0,0)] HALF_D_PLUS_2 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
DISCARD 7867 [(1,0)] 0 [7862] [] [] [] [] [7864,7865,7866,7867] CONDITIONAL_S
INJECT_T 7868 [(0,1)] D [] [] [] [] [] [] none
MERGE 7869 [(0,1),(0,0)] D [] [7872,7873,7874,7871] [] [] [((0,0),(0,1))] [] none
DISCARD 7870 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7871 [(0,1),(0,0)] D [7869] [] [] [] [((0,0),(0,1))] [7872,7873,7874,7871] CONDITIONAL_S
Y_MEAS 7872 [(0,1)] HALF_D_PLUS_2 [7869] [] [] [] [] [7872,7873,7874,7871] CONDITIONAL_S
IDLE 7873 [(0,0)] HALF_D_PLUS_2 [7869] [] [] [] [] [7872,7873,7874,7871] CONDITIONAL_S
DISCARD 7874 [(0,1)] 0 [7869] [] [] [] [] [7872,7873,7874,7871] CONDITIONAL_S
IDLE 7875 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 7876 [(1,0)] D [] [] [] [] [] [] none
MERGE 7877 [(1,0),(0,0)] D [] [7880,7881,7882,7879] [] [] [((0,0),(1,0))] [] none
DISCARD 7878 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7879 [(1,0),(0,0)] D [7877] [] [] [] [((0,0),(1,0))] [7880,7881,7882,7879] CONDITIONAL_S
Y_MEAS 7880 [(1,0)] HALF_D_PLUS_2 [7877] [] [] [] [] [7880,7881,7882,7879] CONDITIONAL_S
IDLE 7881 [(0,0)] HALF_D_PLUS_2 [7877] [] [] [] [] [7880,7881,7882,7879] CONDITIONAL_S
DISCARD 7882 [(1,0)] 0 [7877] [] [] [] [] [7880,7881,7882,7879] CONDITIONAL_S
IDLE 7883 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 7884 [(0,1)] D [] [] [] [] [] [] none
MERGE 7885 [(0,1),(0,0)] D [] [7888,7889,7890,7887] [] [] [((0,0),(0,1))] [] none
DISCARD 7886 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7887 [(0,1),(0,0)] D [7885] [] [] [] [((0,0),(0,1))] [7888,7889,7890,7887] CONDITIONAL_S
Y_MEAS 7888 [(0,1)] HALF_D_PLUS_2 [7885] [] [] [] [] [7888,7889,7890,7887] CONDITIONAL_S
IDLE 7889 [(0,0)] HALF_D_PLUS_2 [7885] [] [] [] [] [7888,7889,7890,7887] CONDITIONAL_S
DISCARD 7890 [(0,1)] 0 [7885] [] [] [] [] [7888,7889,7890,7887] CONDITIONAL_S
IDLE 7891 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 7892 [(1,0)] D [] [] [] [] [] [] none
MERGE 7893 [(1,0),(0,0)] D [] [7896,7897,7898,7895] [] [] [((0,0),(1,0))] [] none
DISCARD 7894 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7895 [(1,0),(0,0)] D [7893] [] [] [] [((0,0),(1,0))] [7896,7897,7898,7895] CONDITIONAL_S
Y_MEAS 7896 [(1,0)] HALF_D_PLUS_2 [7893] [] [] [] [] [7896,7897,7898,7895] CONDITIONAL_S
IDLE 7897 [(0,0)] HALF_D_PLUS_2 [7893] [] [] [] [] [7896,7897,7898,7895] CONDITIONAL_S
DISCARD 7898 [(1,0)] 0 [7893] [] [] [] [] [7896,7897,7898,7895] CONDITIONAL_S
IDLE 7899 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 7900 [(0,1)] D [] [] [] [] [] [] none
MERGE 7901 [(0,1),(0,0)] D [] [7904,7905,7906,7903] [] [] [((0,0),(0,1))] [] none
DISCARD 7902 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7903 [(0,1),(0,0)] D [7901] [] [] [] [((0,0),(0,1))] [7904,7905,7906,7903] CONDITIONAL_S
Y_MEAS 7904 [(0,1)] HALF_D_PLUS_2 [7901] [] [] [] [] [7904,7905,7906,7903] CONDITIONAL_S
IDLE 7905 [(0,0)] HALF_D_PLUS_2 [7901] [] [] [] [] [7904,7905,7906,7903] CONDITIONAL_S
DISCARD 7906 [(0,1)] 0 [7901] [] [] [] [] [7904,7905,7906,7903] CONDITIONAL_S
IDLE 7907 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 7908 [(1,0)] D [] [] [] [] [] [] none
MERGE 7909 [(1,0),(0,0)] D [] [7912,7913,7914,7911] [] [] [((0,0),(1,0))] [] none
DISCARD 7910 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7911 [(1,0),(0,0)] D [7909] [] [] [] [((0,0),(1,0))] [7912,7913,7914,7911] CONDITIONAL_S
Y_MEAS 7912 [(1,0)] HALF_D_PLUS_2 [7909] [] [] [] [] [7912,7913,7914,7911] CONDITIONAL_S
IDLE 7913 [(0,0)] HALF_D_PLUS_2 [7909] [] [] [] [] [7912,7913,7914,7911] CONDITIONAL_S
DISCARD 7914 [(1,0)] 0 [7909] [] [] [] [] [7912,7913,7914,7911] CONDITIONAL_S
IDLE 7915 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 7916 [(0,1)] D [] [] [] [] [] [] none
MERGE 7917 [(0,1),(0,0)] D [] [7920,7921,7922,7919] [] [] [((0,0),(0,1))] [] none
DISCARD 7918 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7919 [(0,1),(0,0)] D [7917] [] [] [] [((0,0),(0,1))] [7920,7921,7922,7919] CONDITIONAL_S
Y_MEAS 7920 [(0,1)] HALF_D_PLUS_2 [7917] [] [] [] [] [7920,7921,7922,7919] CONDITIONAL_S
IDLE 7921 [(0,0)] HALF_D_PLUS_2 [7917] [] [] [] [] [7920,7921,7922,7919] CONDITIONAL_S
DISCARD 7922 [(0,1)] 0 [7917] [] [] [] [] [7920,7921,7922,7919] CONDITIONAL_S
IDLE 7923 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7924 [(1,0)] D [] [] [] [] [] [] none
MERGE 7925 [(1,0),(0,0)] D [] [7928,7929,7930,7927] [] [] [((0,0),(1,0))] [] none
DISCARD 7926 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7927 [(1,0),(0,0)] D [7925] [] [] [] [((0,0),(1,0))] [7928,7929,7930,7927] CONDITIONAL_S
Y_MEAS 7928 [(1,0)] HALF_D_PLUS_2 [7925] [] [] [] [] [7928,7929,7930,7927] CONDITIONAL_S
IDLE 7929 [(0,0)] HALF_D_PLUS_2 [7925] [] [] [] [] [7928,7929,7930,7927] CONDITIONAL_S
DISCARD 7930 [(1,0)] 0 [7925] [] [] [] [] [7928,7929,7930,7927] CONDITIONAL_S
IDLE 7931 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 7932 [(0,1)] D [] [] [] [] [] [] none
MERGE 7933 [(0,1),(0,0)] D [] [7936,7937,7938,7935] [] [] [((0,0),(0,1))] [] none
DISCARD 7934 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7935 [(0,1),(0,0)] D [7933] [] [] [] [((0,0),(0,1))] [7936,7937,7938,7935] CONDITIONAL_S
Y_MEAS 7936 [(0,1)] HALF_D_PLUS_2 [7933] [] [] [] [] [7936,7937,7938,7935] CONDITIONAL_S
IDLE 7937 [(0,0)] HALF_D_PLUS_2 [7933] [] [] [] [] [7936,7937,7938,7935] CONDITIONAL_S
DISCARD 7938 [(0,1)] 0 [7933] [] [] [] [] [7936,7937,7938,7935] CONDITIONAL_S
IDLE 7939 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 7940 [(1,0)] D [] [] [] [] [] [] none
MERGE 7941 [(1,0),(0,0)] D [] [7944,7945,7946,7943] [] [] [((0,0),(1,0))] [] none
DISCARD 7942 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7943 [(1,0),(0,0)] D [7941] [] [] [] [((0,0),(1,0))] [7944,7945,7946,7943] CONDITIONAL_S
Y_MEAS 7944 [(1,0)] HALF_D_PLUS_2 [7941] [] [] [] [] [7944,7945,7946,7943] CONDITIONAL_S
IDLE 7945 [(0,0)] HALF_D_PLUS_2 [7941] [] [] [] [] [7944,7945,7946,7943] CONDITIONAL_S
DISCARD 7946 [(1,0)] 0 [7941] [] [] [] [] [7944,7945,7946,7943] CONDITIONAL_S
IDLE 7947 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 7948 [(0,1)] D [] [] [] [] [] [] none
MERGE 7949 [(0,1),(0,0)] D [] [7952,7953,7954,7951] [] [] [((0,0),(0,1))] [] none
DISCARD 7950 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7951 [(0,1),(0,0)] D [7949] [] [] [] [((0,0),(0,1))] [7952,7953,7954,7951] CONDITIONAL_S
Y_MEAS 7952 [(0,1)] HALF_D_PLUS_2 [7949] [] [] [] [] [7952,7953,7954,7951] CONDITIONAL_S
IDLE 7953 [(0,0)] HALF_D_PLUS_2 [7949] [] [] [] [] [7952,7953,7954,7951] CONDITIONAL_S
DISCARD 7954 [(0,1)] 0 [7949] [] [] [] [] [7952,7953,7954,7951] CONDITIONAL_S
IDLE 7955 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 7956 [(1,0)] D [] [] [] [] [] [] none
MERGE 7957 [(1,0),(0,0)] D [] [7960,7961,7962,7959] [] [] [((0,0),(1,0))] [] none
DISCARD 7958 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7959 [(1,0),(0,0)] D [7957] [] [] [] [((0,0),(1,0))] [7960,7961,7962,7959] CONDITIONAL_S
Y_MEAS 7960 [(1,0)] HALF_D_PLUS_2 [7957] [] [] [] [] [7960,7961,7962,7959] CONDITIONAL_S
IDLE 7961 [(0,0)] HALF_D_PLUS_2 [7957] [] [] [] [] [7960,7961,7962,7959] CONDITIONAL_S
DISCARD 7962 [(1,0)] 0 [7957] [] [] [] [] [7960,7961,7962,7959] CONDITIONAL_S
IDLE 7963 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 7964 [(0,1)] D [] [] [] [] [] [] none
MERGE 7965 [(0,1),(0,0)] D [] [7968,7969,7970,7967] [] [] [((0,0),(0,1))] [] none
DISCARD 7966 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7967 [(0,1),(0,0)] D [7965] [] [] [] [((0,0),(0,1))] [7968,7969,7970,7967] CONDITIONAL_S
Y_MEAS 7968 [(0,1)] HALF_D_PLUS_2 [7965] [] [] [] [] [7968,7969,7970,7967] CONDITIONAL_S
IDLE 7969 [(0,0)] HALF_D_PLUS_2 [7965] [] [] [] [] [7968,7969,7970,7967] CONDITIONAL_S
DISCARD 7970 [(0,1)] 0 [7965] [] [] [] [] [7968,7969,7970,7967] CONDITIONAL_S
IDLE 7971 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 7972 [(1,0)] D [] [] [] [] [] [] none
MERGE 7973 [(1,0),(0,0)] D [] [7976,7977,7978,7975] [] [] [((0,0),(1,0))] [] none
DISCARD 7974 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7975 [(1,0),(0,0)] D [7973] [] [] [] [((0,0),(1,0))] [7976,7977,7978,7975] CONDITIONAL_S
Y_MEAS 7976 [(1,0)] HALF_D_PLUS_2 [7973] [] [] [] [] [7976,7977,7978,7975] CONDITIONAL_S
IDLE 7977 [(0,0)] HALF_D_PLUS_2 [7973] [] [] [] [] [7976,7977,7978,7975] CONDITIONAL_S
DISCARD 7978 [(1,0)] 0 [7973] [] [] [] [] [7976,7977,7978,7975] CONDITIONAL_S
IDLE 7979 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 7980 [(0,1)] D [] [] [] [] [] [] none
MERGE 7981 [(0,1),(0,0)] D [] [7984,7985,7986,7983] [] [] [((0,0),(0,1))] [] none
DISCARD 7982 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7983 [(0,1),(0,0)] D [7981] [] [] [] [((0,0),(0,1))] [7984,7985,7986,7983] CONDITIONAL_S
Y_MEAS 7984 [(0,1)] HALF_D_PLUS_2 [7981] [] [] [] [] [7984,7985,7986,7983] CONDITIONAL_S
IDLE 7985 [(0,0)] HALF_D_PLUS_2 [7981] [] [] [] [] [7984,7985,7986,7983] CONDITIONAL_S
DISCARD 7986 [(0,1)] 0 [7981] [] [] [] [] [7984,7985,7986,7983] CONDITIONAL_S
DISCARD 7987 [(0,0)] 0 [] [] [] [] [] [] none