Information: Updating design information... (UID-85)
Warning: Design 'fir_adv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : fir_adv
Version: O-2018.06-SP4
Date   : Wed Nov 13 11:01:25 2019
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
fir_adv                5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   3.4905 mW   (59%)
  Net Switching Power  =   2.4150 mW   (41%)
                         ---------
Total Dynamic Power    =   5.9055 mW  (100%)

Cell Leakage Power     = 721.4117 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3873e+03          356.5840        1.1054e+05        1.8544e+03  (  27.98%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.1032e+03        2.0584e+03        6.1087e+05        4.7724e+03  (  72.02%)
--------------------------------------------------------------------------------------------------
Total          3.4905e+03 uW     2.4150e+03 uW     7.2141e+05 nW     6.6269e+03 uW
1
