<!doctype html>

<html lang="en">
	<head>
		<meta charset="utf-8">
		<link rel="stylesheet" href="resume.css" type="text/css" />
		<title>Chia-Yu Wu's Resume</title>
	</head>
	<script src="http://code.jquery.com/jquery-latest.min.js"></script>
	<script src="app.js"></script>
	<nav>
		<ul>
			<li><a href="#Summary">Summary</a></li>
			<li><a href="#Education">Education</a></li>
			<li><a href="#Experiecne">Experience</a></li>
			<li><a href="#Organizations">Organizations</a></li>
			<li><a href="#Projects">Projects</a></li>
			<li><a href="#Skills & Expertise">Skills & Expertise</a></li>
			<li><a href="#Languages">Languages</a></li>
		</ul>
	</nav>
	<body>
		<div id="top">
		<h1> Chia-Yu Wu </h1>
		<div id="linkedin"><a href="http://www.linkedin.com/pub/chia-yu-wu/47/6b5/1b5">LinkedIn Pofile</a></div>
		<p>Email:<span><a href="mailto:dowshawu@gmail.com?body=Sent%20from%20Thinkful Link.">dowshawu@gmail.com</a></span></p>
		</div>
		<div id="Summary">
			<ul>
				<li>Talented with experiences in <strong>CAD tool Design, Design Verification, Physical Design, and Physical Synthesis</strong>.</li>
				<li>Proficient programming skills and solid understanding of <strong>algorithms, data structures</strong> in software development.</li>
				<li><strong>Specialties</strong>
					<ul>
						<li><strong>Languages</strong></br>C/C++, Verilog, SystemC, Spice</li>
						<li><strong>Computer Tools</strong></br>Design Compiler, Cadence Virtuoso, SoC Encounter, Mentor Graphics Vista, Linux</li>
					</ul>
				</li>
			</ul>
		</div>
		<div id="Education">
			<h2 class="subtitle">Edu<em>cation</em></h2>
			<ul>
				<li><h3>Texas A&M University</h3>Master of Science (M.S.), Computer Engineering</br>2012 – 2014 (expected)</li>
				<li><h3>National Chiao Tung University, Hsinchu</h3>Bachelor of Science (B.S.), Electrical and Electronics Engineering</br>2006 – 2011</li>
			</ul>
		</div>
		<div id="Exprience">
			<h2 class="subtitle">Experience</h2>
			<ul>
				<li><h3>Research Assistant</h3>Texas A&M University</br>September 2012 – Present (1 year 6 months)</li>
				<li><h3>Programing contract</h3>T-Rich Technology</br>January 2010 – March 2010 (3 months)</li>
			</ul>
		</div>
		<div id="Organizations">
			<h2 class="subtitle">Organizations</h2>
			<ul><li><strong><em>President</em> of Taiwanese Student Association at Texas A&M</strong></br>April 2013 to Present</li></ul>
		</div>
		<div id="Projects">
			<h2 class="subtitle">Projects</h2>
			<ul>
				<li><h3>Analog Circuit Routing</h3>
					<ul><li>Constraint-based multiple nets routing</li>
						<li>IP-based</li>
						<li>Implemented in C/C++</li>
					</ul>
				<li><h3>RTL Design of Image Processing Processor Using Verilog</h3>
					<ul><li>Able to process image with Canny Edge Detection Algorithm</li>
						<li>Performed logic verification using SystemC</li>
					</ul>
				<li><h3>Design Partitioning for 3D IC</h3></li>
					<ul><li>Uniformly divide elements of a huge large circuit into different layers</li>
						<li>Based on Fiduccia-Mattheyses Algorithm but further considers multi-layers</li>
						<li>Implemented in C/C++</li>
					</ul>
				</div>
		<div id="Skills & Expertise">
			<h2>Skills & Expertise</h2>
			<ul>
				<li>C++</li>  <li>Verilog</li>  <li>SystemC</li>  <li>Algorithms</li>  <li>VHDL</li>  <li>EDA</li>  <li>Signal</li> <li>Processing</li> <li>Physical</li> <li>Design</li>  <li>Circuit</li> <li>Design</li>  <li>Labview</li>  <li>Integrated</li> <li>Circuit Design</li> </ul>

		</div>
		<div id="Languages">
			<h2>Languages</h2>
			<ul>
				<li>Chinese (Native or bilingual proficiency)</li>
				<li>English (Elementary proficiency)</li>
			</ul>
		</div>
		<div id="box_1">
		<div id="box_2"></div></div>
		<div id="box_3"></div>
	</body>
</html>

