static void F_1 ( int V_1 , int V_2 )\r\n{\r\nF_2 ( V_1 , V_3 ) ;\r\nF_2 ( V_2 , V_4 ) ;\r\n}\r\nstatic inline int F_3 ( int V_1 )\r\n{\r\nF_2 ( V_1 , V_3 ) ;\r\nreturn F_4 ( V_4 ) ;\r\n}\r\nstatic int F_5 ( void )\r\n{\r\nif ( ! F_6 ( V_5 , 2 , V_6 ) )\r\nreturn - V_7 ;\r\nF_7 ( 0x87 , V_3 ) ;\r\nF_7 ( 0x87 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_8 ( int V_8 )\r\n{\r\nF_1 ( 0x07 , V_8 ) ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nF_7 ( 0xAA , V_3 ) ;\r\nF_10 ( V_5 , 2 ) ;\r\n}\r\nstatic int F_11 ( struct V_9 * V_10 , enum V_11 V_12 )\r\n{\r\nint V_13 ;\r\nunsigned char V_14 ;\r\nV_13 = F_5 () ;\r\nif ( V_13 )\r\nreturn V_13 ;\r\nF_8 ( V_15 ) ;\r\nV_14 = F_3 ( 0x30 ) ;\r\nif ( ! ( V_14 & 0x01 ) )\r\nF_1 ( 0x30 , V_14 | 0x01 ) ;\r\nswitch ( V_12 ) {\r\ncase V_16 :\r\ncase V_17 :\r\nV_14 = F_3 ( 0x2B ) & ~ 0x10 ;\r\nF_1 ( 0x2B , V_14 ) ;\r\nbreak;\r\ncase V_18 :\r\nV_14 = F_3 ( 0x29 ) & ~ 0x60 ;\r\nV_14 |= 0x20 ;\r\nF_1 ( 0x29 , V_14 ) ;\r\nbreak;\r\ncase V_19 :\r\nV_14 = F_3 ( 0x2b ) & ~ 0x04 ;\r\nF_1 ( 0x2b , V_14 ) ;\r\nbreak;\r\ncase V_20 :\r\nV_14 = ( F_3 ( 0x2B ) & ~ 0x08 ) | 0x04 ;\r\nF_1 ( 0x2B , V_14 ) ;\r\nbreak;\r\ncase V_21 :\r\ncase V_22 :\r\nV_14 = F_3 ( 0x2D ) & ~ 0x01 ;\r\nF_1 ( 0x2D , V_14 ) ;\r\nV_14 = F_3 ( V_23 ) ;\r\nV_14 |= 0x02 ;\r\nF_1 ( V_23 , V_14 ) ;\r\nbreak;\r\ncase V_24 :\r\nbreak;\r\ncase V_25 :\r\nV_14 = F_3 ( 0x2C ) & ~ 0x80 ;\r\nF_1 ( 0x2C , V_14 ) ;\r\nbreak;\r\ncase V_26 :\r\ncase V_27 :\r\ncase V_28 :\r\ncase V_29 :\r\ncase V_30 :\r\ncase V_31 :\r\ncase V_32 :\r\ncase V_33 :\r\ncase V_34 :\r\ncase V_35 :\r\nV_14 = F_3 ( V_23 ) ;\r\nV_14 |= 0x02 ;\r\nF_1 ( V_23 , V_14 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nV_14 = F_3 ( V_36 ) ;\r\nif ( V_14 != 0 ) {\r\nif ( V_37 ) {\r\nF_12 ( L_1 ) ;\r\nF_1 ( V_36 , 0 ) ;\r\n} else {\r\nF_13 ( L_2 ,\r\nV_10 -> V_38 ) ;\r\nF_1 ( V_36 , V_10 -> V_38 ) ;\r\n}\r\n}\r\nV_14 = F_3 ( V_23 ) & ~ 0x0C ;\r\nF_1 ( V_23 , V_14 ) ;\r\nV_14 = F_3 ( V_39 ) & ~ 0xD0 ;\r\nF_1 ( V_39 , V_14 ) ;\r\nF_9 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( unsigned int V_38 )\r\n{\r\nint V_13 ;\r\nV_13 = F_5 () ;\r\nif ( V_13 )\r\nreturn V_13 ;\r\nF_8 ( V_15 ) ;\r\nF_1 ( V_36 , V_38 ) ;\r\nF_9 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( struct V_9 * V_10 )\r\n{\r\nreturn F_14 ( V_10 -> V_38 ) ;\r\n}\r\nstatic int F_16 ( struct V_9 * V_10 )\r\n{\r\nreturn F_14 ( 0 ) ;\r\n}\r\nstatic int F_17 ( struct V_9 * V_10 , unsigned int V_38 )\r\n{\r\nV_10 -> V_38 = V_38 ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_18 ( struct V_9 * V_10 )\r\n{\r\nunsigned int V_40 ;\r\nint V_13 ;\r\nV_13 = F_5 () ;\r\nif ( V_13 )\r\nreturn 0 ;\r\nF_8 ( V_15 ) ;\r\nV_40 = F_3 ( V_36 ) ;\r\nF_9 () ;\r\nreturn V_40 ;\r\n}\r\nstatic int F_19 ( int V_41 )\r\n{\r\nT_1 V_2 ;\r\nint V_13 ;\r\nV_36 = V_42 ;\r\nV_23 = V_43 ;\r\nV_39 = V_44 ;\r\nV_13 = F_5 () ;\r\nif ( V_13 )\r\nreturn V_13 ;\r\nF_8 ( V_15 ) ;\r\nV_2 = F_3 ( 0x20 ) ;\r\nswitch ( V_2 ) {\r\ncase V_45 :\r\nV_13 = V_16 ;\r\nbreak;\r\ncase V_46 :\r\nV_13 = V_17 ;\r\nbreak;\r\ncase V_47 :\r\nV_13 = V_18 ;\r\nV_36 = V_48 ;\r\nV_23 = V_49 ;\r\nbreak;\r\ncase V_50 :\r\nV_13 = V_19 ;\r\nV_36 = V_48 ;\r\nV_23 = V_49 ;\r\nbreak;\r\ncase V_51 :\r\nV_13 = V_24 ;\r\nbreak;\r\ncase V_52 :\r\nV_13 = V_20 ;\r\nbreak;\r\ncase V_53 :\r\nV_13 = V_25 ;\r\nbreak;\r\ncase V_54 :\r\nV_13 = V_26 ;\r\nbreak;\r\ncase V_55 :\r\nV_13 = V_21 ;\r\nbreak;\r\ncase V_56 :\r\nV_13 = V_22 ;\r\nbreak;\r\ncase V_57 :\r\nV_13 = V_27 ;\r\nbreak;\r\ncase V_58 :\r\nV_13 = V_28 ;\r\nbreak;\r\ncase V_59 :\r\nV_13 = V_29 ;\r\nbreak;\r\ncase V_60 :\r\nV_13 = V_30 ;\r\nbreak;\r\ncase V_61 :\r\nV_13 = V_31 ;\r\nbreak;\r\ncase V_62 :\r\nV_13 = V_32 ;\r\nbreak;\r\ncase V_63 :\r\nV_13 = V_33 ;\r\nbreak;\r\ncase V_64 :\r\nV_13 = V_34 ;\r\nbreak;\r\ncase V_65 :\r\nV_13 = V_35 ;\r\nV_36 = V_66 ;\r\nV_23 = V_67 ;\r\nV_39 = V_68 ;\r\nbreak;\r\ncase 0xff :\r\nV_13 = - V_69 ;\r\nbreak;\r\ndefault:\r\nV_13 = - V_69 ;\r\nF_20 ( L_3 , V_2 ) ;\r\nbreak;\r\n}\r\nF_9 () ;\r\nreturn V_13 ;\r\n}\r\nstatic int T_2 F_21 ( void )\r\n{\r\nint V_13 ;\r\nint V_12 ;\r\nconst char * const V_70 [] = {\r\nL_4 ,\r\nL_5 ,\r\nL_6 ,\r\nL_7 ,\r\nL_8 ,\r\nL_9 ,\r\nL_10 ,\r\nL_11 ,\r\nL_12 ,\r\nL_13 ,\r\nL_14 ,\r\nL_15 ,\r\nL_16 ,\r\nL_17 ,\r\nL_18 ,\r\nL_19 ,\r\nL_20 ,\r\nL_21 ,\r\nL_22 ,\r\n} ;\r\nV_5 = 0x2e ;\r\nV_12 = F_19 ( 0x2e ) ;\r\nif ( V_12 < 0 ) {\r\nV_5 = 0x4e ;\r\nV_12 = F_19 ( 0x4e ) ;\r\nif ( V_12 < 0 )\r\nreturn V_12 ;\r\n}\r\nF_13 ( L_23 ,\r\nV_70 [ V_12 ] ) ;\r\nF_22 ( & V_71 , V_38 , NULL ) ;\r\nF_23 ( & V_71 , V_72 ) ;\r\nF_24 ( & V_71 ) ;\r\nV_13 = F_11 ( & V_71 , V_12 ) ;\r\nif ( V_13 ) {\r\nF_20 ( L_24 , V_13 ) ;\r\nreturn V_13 ;\r\n}\r\nV_13 = F_25 ( & V_71 ) ;\r\nif ( V_13 )\r\nreturn V_13 ;\r\nF_13 ( L_25 ,\r\nV_71 . V_38 , V_72 ) ;\r\nreturn V_13 ;\r\n}\r\nstatic void T_3 F_26 ( void )\r\n{\r\nF_27 ( & V_71 ) ;\r\n}
