#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 10 13:47:00 2018
# Process ID: 13772
# Current directory: C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1
# Command line: vivado.exe -log design_rtos_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_rtos_wrapper.tcl
# Log file: C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1/design_rtos_wrapper.vds
# Journal file: C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_rtos_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/ip_RTOS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top design_rtos_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12388 
WARNING: [Synth 8-2306] macro WR_PREV redefined [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/insert_item.v:22]
WARNING: [Synth 8-2306] macro WR_ADDR redefined [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/insert_item.v:23]
WARNING: [Synth 8-2306] macro WR_NEXT redefined [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/remove_item.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 401.801 ; gain = 113.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_rtos_wrapper' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/hdl/design_rtos_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_rtos' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:13]
INFO: [Synth 8-638] synthesizing module 'design_rtos_axi_timer_0_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_axi_timer_0_0/synth/design_rtos_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2082' bound to instance 'U0' of component 'axi_timer' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_axi_timer_0_0/synth/design_rtos_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2106]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2107]
INFO: [Synth 8-638] synthesizing module 'tc_core' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26616' bound to instance 'MUXCY_I' of component 'MUXCY' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (2#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (3#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (4#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1070]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'TCSR1_CE_reg' in module 'timer_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1002]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Count_Down_reg' in module 'timer_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1117]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'Load_Load_Reg_reg' in module 'timer_control' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1142]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (6#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1904]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (7#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (8#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (8#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (8#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (8#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (8#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (8#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (8#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (8#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (9#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (10#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (11#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (12#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'design_rtos_axi_timer_0_0' (13#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_axi_timer_0_0/synth/design_rtos_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_rtos_axi_timer_0_0' requires 26 connections, but only 23 given [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:162]
INFO: [Synth 8-638] synthesizing module 'design_rtos_c_counter_binary_0_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_c_counter_binary_0_0/synth/design_rtos_c_counter_binary_0_0.vhd:66]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 0 - type: integer 
	Parameter C_COUNT_TO bound to: 1 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 0 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_12' declared at 'c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c366/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2130' bound to instance 'U0' of component 'c_counter_binary_v12_0_12' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_c_counter_binary_0_0/synth/design_rtos_c_counter_binary_0_0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'design_rtos_c_counter_binary_0_0' (21#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_c_counter_binary_0_0/synth/design_rtos_c_counter_binary_0_0.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'design_rtos_processing_system7_0_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/synth/design_rtos_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (22#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (23#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (24#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (25#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/synth/design_rtos_processing_system7_0_0.v:333]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos_processing_system7_0_0' (26#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/synth/design_rtos_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_rtos_processing_system7_0_0' requires 69 connections, but only 64 given [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:189]
INFO: [Synth 8-6157] synthesizing module 'design_rtos_ps7_0_axi_periph_0' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:403]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1U8O5P8' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1268]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1U8O5P8' (27#1) [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1268]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_VGPEF6' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1414]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_VGPEF6' (28#1) [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1414]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_2WL7Z5' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1560]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_2WL7Z5' (29#1) [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1560]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_15IN22N' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1706]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_15IN22N' (30#1) [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1706]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_RCYQ4' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1838]
INFO: [Synth 8-6157] synthesizing module 'design_rtos_auto_pc_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_auto_pc_0/synth/design_rtos_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (31#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (32#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (33#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (34#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (35#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (36#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (36#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (37#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (38#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (39#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (39#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (39#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (40#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (41#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (41#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (41#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (41#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (42#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (43#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (44#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (44#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (44#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (44#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (44#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (44#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (44#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (44#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (45#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (46#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos_auto_pc_0' (47#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_auto_pc_0/synth/design_rtos_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_RCYQ4' (48#1) [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1838]
INFO: [Synth 8-6157] synthesizing module 'design_rtos_xbar_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_xbar_0/synth/design_rtos_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000010100000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000010100000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000010100000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000010100000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000010100000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (49#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (50#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000101000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (50#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' (51#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' (52#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' (53#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter' (54#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' (54#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (55#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (55#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (55#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' (55#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (55#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' (56#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' (57#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos_xbar_0' (58#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_xbar_0/synth/design_rtos_xbar_0.v:59]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_arprot' does not match port width (12) of module 'design_rtos_xbar_0' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1229]
WARNING: [Synth 8-689] width (9) of port connection 'm_axi_awprot' does not match port width (12) of module 'design_rtos_xbar_0' [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:1233]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos_ps7_0_axi_periph_0' (59#1) [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:403]
WARNING: [Synth 8-350] instance 'ps7_0_axi_periph' of module 'design_rtos_ps7_0_axi_periph_0' requires 124 connections, but only 102 given [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:254]
INFO: [Synth 8-638] synthesizing module 'design_rtos_rst_ps7_0_100M_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_rst_ps7_0_100M_0/synth/design_rtos_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_rst_ps7_0_100M_0/synth/design_rtos_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (60#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (60#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (61#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (62#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (63#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (64#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_rtos_rst_ps7_0_100M_0' (65#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_rst_ps7_0_100M_0/synth/design_rtos_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_rtos_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:357]
INFO: [Synth 8-6157] synthesizing module 'design_rtos_scheduler_0_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/synth/design_rtos_scheduler_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'scheduler_v1_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/hdl/scheduler_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scheduler_v1_0_S00_AXI' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/hdl/scheduler_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scheduler_v1_0_S00_AXI' (66#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/hdl/scheduler_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'lists_manager' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/listmanager_module.v:26]
INFO: [Synth 8-638] synthesizing module 'mem_commandlist' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_commandlist/synth/mem_commandlist.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 4 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 42 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_itemlist/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_commandlist/synth/mem_commandlist.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'mem_commandlist' (70#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_commandlist/synth/mem_commandlist.vhd:70]
INFO: [Synth 8-6157] synthesizing module 'readylist_manager' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/readylist_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'insert_item' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/insert_item.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/insert_item.v:113]
INFO: [Synth 8-6155] done synthesizing module 'insert_item' (71#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/insert_item.v:25]
INFO: [Synth 8-6157] synthesizing module 'remove_item' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/remove_item.v:27]
INFO: [Synth 8-226] default block is never used [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/remove_item.v:87]
INFO: [Synth 8-6155] done synthesizing module 'remove_item' (72#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/remove_item.v:27]
INFO: [Synth 8-6157] synthesizing module 'highpriority_selector' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/highpriority_selector.v:36]
	Parameter N_PRIORITY_MAX bound to: 64 - type: integer 
	Parameter PRIORITY_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'highpriority_selector' (73#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/highpriority_selector.v:36]
INFO: [Synth 8-638] synthesizing module 'mem_itemlist' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_itemlist/synth/mem_itemlist.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 54 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_itemlist/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_itemlist/synth/mem_itemlist.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'mem_itemlist' (75#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_itemlist/synth/mem_itemlist.vhd:71]
INFO: [Synth 8-638] synthesizing module 'mem_prioritylist' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_prioritylist/synth/mem_prioritylist.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 64 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_itemlist/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_prioritylist/synth/mem_prioritylist.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'mem_prioritylist' (76#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_prioritylist/synth/mem_prioritylist.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'readylist_manager' (77#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/readylist_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'delaylist_manager' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/delaylist_module.v:31]
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/delaylist_module.v:156]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/delaylist_module.v:206]
INFO: [Synth 8-638] synthesizing module 'mem_delaylist' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_delaylist/synth/mem_delaylist.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 256 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 48 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_itemlist/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_delaylist/synth/mem_delaylist.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'mem_delaylist' (78#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/src/mem_delaylist/synth/mem_delaylist.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'delaylist_manager' (79#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/delaylist_module.v:31]
INFO: [Synth 8-6155] done synthesizing module 'lists_manager' (80#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/listmanager_module.v:26]
INFO: [Synth 8-6157] synthesizing module 'scheduler' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/scheduler.v:26]
INFO: [Synth 8-6155] done synthesizing module 'scheduler' (81#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/src/scheduler.v:26]
INFO: [Synth 8-6155] done synthesizing module 'scheduler_v1_0' (82#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/c205/hdl/scheduler_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos_scheduler_0_0' (83#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_scheduler_0_0/synth/design_rtos_scheduler_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_rtos_xlconcat_0_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_xlconcat_0_0/synth/design_rtos_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (84#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos_xlconcat_0_0' (85#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_xlconcat_0_0/synth/design_rtos_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_rtos_xlconstant_0_0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_xlconstant_0_0/synth/design_rtos_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (86#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos_xlconstant_0_0' (87#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_xlconstant_0_0/synth/design_rtos_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_rtos_xlconstant_0_1' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_xlconstant_0_1/synth/design_rtos_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (87#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos_xlconstant_0_1' (88#1) [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_xlconstant_0_1/synth/design_rtos_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos' (89#1) [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/synth/design_rtos.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_rtos_wrapper' (90#1) [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/hdl/design_rtos_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In1[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design scheduler has unconnected port highpriority_in[5]
WARNING: [Synth 8-3331] design scheduler has unconnected port highpriority_in[4]
WARNING: [Synth 8-3331] design scheduler has unconnected port highpriority_in[3]
WARNING: [Synth 8-3331] design scheduler has unconnected port highpriority_in[2]
WARNING: [Synth 8-3331] design scheduler has unconnected port highpriority_in[1]
WARNING: [Synth 8-3331] design scheduler has unconnected port highpriority_in[0]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[47]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[46]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[45]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[44]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[43]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[42]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[41]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[40]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[39]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[38]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[37]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[36]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[35]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[34]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[33]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[32]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[31]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[30]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[29]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[28]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[27]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[26]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[25]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[24]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[23]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[22]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[21]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[20]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[19]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[18]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[17]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[16]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[15]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[14]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[13]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[12]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[11]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[10]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[9]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[8]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[7]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[6]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[5]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[4]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[3]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[2]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[1]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qspo[0]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[47]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[46]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[45]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[44]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[43]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[42]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[41]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[40]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[39]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[38]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[37]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[36]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[35]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[34]
WARNING: [Synth 8-3331] design dpram__parameterized3 has unconnected port qdpo[33]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 595.668 ; gain = 307.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 595.668 ; gain = 307.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 595.668 ; gain = 307.598
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/design_rtos_processing_system7_0_0.xdc] for cell 'design_rtos_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/design_rtos_processing_system7_0_0.xdc] for cell 'design_rtos_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_processing_system7_0_0/design_rtos_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_rtos_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_rtos_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_rst_ps7_0_100M_0/design_rtos_rst_ps7_0_100M_0_board.xdc] for cell 'design_rtos_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_rst_ps7_0_100M_0/design_rtos_rst_ps7_0_100M_0_board.xdc] for cell 'design_rtos_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_rst_ps7_0_100M_0/design_rtos_rst_ps7_0_100M_0.xdc] for cell 'design_rtos_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_rst_ps7_0_100M_0/design_rtos_rst_ps7_0_100M_0.xdc] for cell 'design_rtos_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_axi_timer_0_0/design_rtos_axi_timer_0_0.xdc] for cell 'design_rtos_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ip/design_rtos_axi_timer_0_0/design_rtos_axi_timer_0_0.xdc] for cell 'design_rtos_i/axi_timer_0/U0'
Parsing XDC File [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_rtos_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_rtos_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDR => FDRE: 30 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 861.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 861.727 ; gain = 573.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 861.727 ; gain = 573.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_rtos_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/scheduler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/scheduler_0/inst/mngr_list/commands_lists. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_rtos_i/processing_system7_0/inst. (constraint file  C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for design_rtos_i/rst_ps7_0_100M/U0. (constraint file  C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for design_rtos_i/axi_timer_0/U0. (constraint file  C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1/dont_touch.xdc, line 70).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 861.727 ; gain = 573.656
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/0a2c/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
WARNING: [Synth 8-6014] Unused sequential element gen_axilite.s_axi_wready_i_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'insert_item'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrtcb_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'remove_item'
INFO: [Synth 8-5544] ROM "previtemlist_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'delaylist_manager'
INFO: [Synth 8-5546] ROM "valuedelay_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_tostrt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_toend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextadrr_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prevdelaylist_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "nextdelaylist_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              010 |                               00
                 iSTATE1 |                              100 |                               01
                 iSTATE0 |                              001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'insert_item'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0010 |                               00
                  iSTATE |                             1000 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'remove_item'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                        000000010 |                            00000
                 iSTATE7 |                        100000000 |                            00001
                 iSTATE6 |                        010000000 |                            00010
                 iSTATE5 |                        000100000 |                            00100
                 iSTATE4 |                        001000000 |                            00011
                 iSTATE2 |                        000001000 |                            00110
                 iSTATE0 |                        000000100 |                            00111
                 iSTATE3 |                        000010000 |                            00101
                 iSTATE1 |                        000000001 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'delaylist_manager'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 861.727 ; gain = 573.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-6014] Unused sequential element inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_enc_i_reg was removed.  [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:324]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.srcs/sources_1/bd/design_rtos/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_rtos_i/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_rtos_i/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_rtos_i/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_rtos_i/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3886] merging instance 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'design_rtos_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3886] merging instance 'design_rtos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[1]' (FDR) to 'design_rtos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_rtos_i/ps7_0_axi_periph/xbar/\inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_rtos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]' (FDR) to 'design_rtos_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]'
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[2]) is unused and will be removed from module design_rtos_xbar_0.
INFO: [Synth 8-3886] merging instance 'design_rtos_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_rtos_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_rtos_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_rtos_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_rtos_i/scheduler_0/\inst/mngr_list/data_cmdlist_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_rtos_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_rtos_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_rtos_i/scheduler_0/\inst/scheduler_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_rtos_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_rtos_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_rtos_i/scheduler_0/\inst/scheduler_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/mngr_list/rdylist_mngr/hpriority_module/ready_priorities_r_reg[0]) is unused and will be removed from module design_rtos_scheduler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/mngr_list/data_cmdlist_reg[3]) is unused and will be removed from module design_rtos_scheduler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scheduler_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_rtos_scheduler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scheduler_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_rtos_scheduler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scheduler_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_rtos_scheduler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scheduler_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_rtos_scheduler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scheduler_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_rtos_scheduler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/scheduler_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_rtos_scheduler_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 861.727 ; gain = 573.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:39 . Memory (MB): peak = 982.063 ; gain = 693.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[0]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[5]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[5]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[5]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[5]
      : design_rtos_i/scheduler_0/insti_4/spo[21]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[21]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[21]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[21]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[0]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[0]
      : design_rtos_i/scheduler_0/insti_4/I126[8]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[8]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[8]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[8]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[5]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[5]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[5]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[5]
      : design_rtos_i/scheduler_0/insti_4/spo[21]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[21]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[21]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[21]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[4]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[0]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[0]
      : design_rtos_i/scheduler_0/insti_4/I126[8]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[8]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[8]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[8]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[4]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[4]
      : design_rtos_i/scheduler_0/insti_4/spo[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[0]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[1]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[4]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[4]
      : design_rtos_i/scheduler_0/insti_4/spo[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[1]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[1]
      : design_rtos_i/scheduler_0/insti_4/I126[9]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[9]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[9]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[9]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[4]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[4]
      : design_rtos_i/scheduler_0/insti_4/spo[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[20]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[3]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[1]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[1]
      : design_rtos_i/scheduler_0/insti_4/I126[9]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[9]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[9]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[9]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[3]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[3]
      : design_rtos_i/scheduler_0/insti_4/spo[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[1]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[2]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[3]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[3]
      : design_rtos_i/scheduler_0/insti_4/spo[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[2]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[2]
      : design_rtos_i/scheduler_0/insti_4/I126[10]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[10]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[10]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[10]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[3]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[3]
      : design_rtos_i/scheduler_0/insti_4/spo[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[19]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[2]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[2]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[2]
      : design_rtos_i/scheduler_0/insti_4/I126[10]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[10]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[10]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[10]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[2]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[2]
      : design_rtos_i/scheduler_0/insti_4/spo[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[2]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[3]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[2]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[2]
      : design_rtos_i/scheduler_0/insti_4/spo[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[3]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[3]
      : design_rtos_i/scheduler_0/insti_4/I126[11]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[11]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[11]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[11]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[2]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[2]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[2]
      : design_rtos_i/scheduler_0/insti_4/spo[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[18]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[1]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[3]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[3]
      : design_rtos_i/scheduler_0/insti_4/I126[11]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[11]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[11]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[11]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[1]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[1]
      : design_rtos_i/scheduler_0/insti_4/spo[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[3]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[3]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[4]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[1]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[1]
      : design_rtos_i/scheduler_0/insti_4/spo[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[4]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[4]
      : design_rtos_i/scheduler_0/insti_4/I126[12]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[12]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[12]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[12]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[1]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[1]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[1]
      : design_rtos_i/scheduler_0/insti_4/spo[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[17]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[0]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[4]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[4]
      : design_rtos_i/scheduler_0/insti_4/I126[12]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[12]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[12]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[12]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[0]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[0]
      : design_rtos_i/scheduler_0/insti_4/spo[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[4]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[4]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[5]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[5]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[5]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[5]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[0]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[0]
      : design_rtos_i/scheduler_0/insti_4/spo[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/a[5]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/a[5]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /a[5]
      : design_rtos_i/scheduler_0/insti_4/addr_itemlist[5]
      : design_rtos_i/scheduler_0/insti_4/I126[13]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /spo[13]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/spo[13]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/qspo_int[13]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/i_0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /U0/a[0]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/priority_list /a[0]
      : design_rtos_i/scheduler_0/insti_4/addr_prioritylist[0]
      : design_rtos_i/scheduler_0/insti_4/spo[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /spo[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/spo[16]
      : design_rtos_i/scheduler_0/\inst/mngr_list/rdylist_mngr/item_list /U0/i_0/qspo_int[16]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 1072.832 ; gain = 784.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module design_rtos_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module design_rtos_auto_pc_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1073.844 ; gain = 785.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 25 to 9 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:50 . Memory (MB): peak = 1073.844 ; gain = 785.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:50 . Memory (MB): peak = 1073.844 ; gain = 785.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:51 . Memory (MB): peak = 1073.844 ; gain = 785.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:51 . Memory (MB): peak = 1073.844 ; gain = 785.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 1073.844 ; gain = 785.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 1073.844 ; gain = 785.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |    49|
|4     |LUT1      |   142|
|5     |LUT2      |   167|
|6     |LUT3      |   625|
|7     |LUT4      |   433|
|8     |LUT5      |   230|
|9     |LUT6      |   544|
|10    |MUXCY     |    95|
|11    |MUXF7     |     3|
|12    |PS7       |     1|
|13    |RAM128X1D |   204|
|14    |RAM32M    |     7|
|15    |RAM64X1D  |    24|
|16    |SRL16     |     1|
|17    |SRL16E    |    18|
|18    |SRLC32E   |    47|
|19    |XORCY     |    32|
|20    |FDR       |    20|
|21    |FDRE      |  1768|
|22    |FDSE      |    60|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 1073.844 ; gain = 785.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 598 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:01:36 . Memory (MB): peak = 1073.844 ; gain = 519.715
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:01:52 . Memory (MB): peak = 1073.844 ; gain = 785.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 435 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 296 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 40 instances
  FDR => FDRE: 20 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 204 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 24 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
576 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:47 ; elapsed = 00:01:57 . Memory (MB): peak = 1073.844 ; gain = 792.684
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_rtos/project_rtos.runs/synth_1/design_rtos_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_rtos_wrapper_utilization_synth.rpt -pb design_rtos_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1073.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 13:49:07 2018...
