/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [25:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [17:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_8z ? celloutsig_1_0z[2] : celloutsig_1_0z[3];
  assign celloutsig_0_13z = celloutsig_0_11z ? celloutsig_0_0z[9] : celloutsig_0_9z[7];
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_2z) & (in_data[6] | celloutsig_0_2z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[5] | celloutsig_0_1z) & (in_data[42] | in_data[92]));
  assign celloutsig_1_19z = celloutsig_1_6z | ~(celloutsig_1_17z[4]);
  assign celloutsig_1_1z = celloutsig_1_0z[5] | in_data[177];
  assign celloutsig_1_14z = celloutsig_1_9z[6] | celloutsig_1_1z;
  reg [4:0] _07_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 5'h00;
    else _07_ <= in_data[59:55];
  assign out_data[4:0] = _07_;
  assign celloutsig_1_6z = { celloutsig_1_3z[3:1], celloutsig_1_3z[1] } > celloutsig_1_0z[4:1];
  assign celloutsig_1_15z = { celloutsig_1_4z[19:8], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z } <= { celloutsig_1_11z[1], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_3z[9:1], celloutsig_1_3z[1], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_7z[2:0], celloutsig_0_2z } <= in_data[93:90];
  assign celloutsig_1_5z = ! { celloutsig_1_3z[2:1], celloutsig_1_3z[1] };
  assign celloutsig_1_13z = ! { in_data[170:167], celloutsig_1_7z };
  assign celloutsig_0_4z = { in_data[32:20], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z } < { celloutsig_0_0z[9:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_55z = celloutsig_0_8z & ~(celloutsig_0_20z[11]);
  assign celloutsig_1_7z = celloutsig_1_1z & ~(celloutsig_1_2z);
  assign celloutsig_0_8z = celloutsig_0_7z[5] & ~(celloutsig_0_4z);
  assign celloutsig_0_1z = in_data[92] & ~(in_data[10]);
  assign celloutsig_1_4z = { celloutsig_1_3z[9:5], celloutsig_1_3z[9:1], celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[119:99] };
  assign celloutsig_1_11z = { in_data[112:111], celloutsig_1_5z } % { 1'h1, celloutsig_1_9z[2:1] };
  assign celloutsig_0_0z = in_data[62] ? in_data[58:47] : in_data[49:38];
  assign celloutsig_1_3z[9:1] = celloutsig_1_2z ? { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, 1'h1 } : { 1'h0, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_3z[6] ? { celloutsig_1_3z[3:2], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z } : { celloutsig_1_4z[15:13], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_1_0z = - in_data[143:138];
  assign celloutsig_1_18z = - { celloutsig_1_11z[2:1], celloutsig_1_6z };
  assign celloutsig_0_7z = - { celloutsig_0_0z[6:1], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[26:22], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z } | { in_data[39:26], celloutsig_0_0z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_2z = ^ { celloutsig_1_0z[4], celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_12z[19:3], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z } >> { celloutsig_0_9z[5:3], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_15z[19:8], celloutsig_0_0z } >> celloutsig_0_12z[24:1];
  assign celloutsig_1_17z = { in_data[166:150], celloutsig_1_15z } - { celloutsig_1_3z[9:1], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_9z = in_data[51:43] ~^ { celloutsig_0_0z[7:0], celloutsig_0_8z };
  assign celloutsig_1_8z = ~((celloutsig_1_0z[5] & celloutsig_1_1z) | celloutsig_1_2z);
  assign celloutsig_1_3z[0] = celloutsig_1_3z[1];
  assign { out_data[130:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z };
endmodule
