Memory system setup successful.				   <
========================================================   <
							   <
Printing all memory objects ... 			   <
							   <
[DL1Cache]						   <
device type = cache					   <
write policy = WB					   <
hit time = 2						   <
capacity = 8192						   <
block size = 64						   <
associativity = 1					   <
lower level = L2Cache					   <
							   <
[IL1Cache]						   <
device type = cache					   <
write policy = WB					   <
hit time = 2						   <
capacity = 8192						   <
block size = 64						   <
associativity = 1					   <
lower level = L2Cache					   <
							   <
[L2Cache]						   <
device type = cache					   <
write policy = WB					   <
hit time = 10						   <
capacity = 16384					   <
block size = 64						   <
associativity = 4					   <
lower level = Memory					   <
							   <
[Memory]						   <
device type = dram					   <
hit time = 100						   <
							   <
========================================================   <
[IF CYCLE: 1] STORE: (Seq:        1)(Addr: 39168)(PC: 0)   <
IL1Cache->access(MemRead, addr: 0, latency: 2)		   <
CYCLE: 1 -> 2						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 3] STORE: (Seq:        2)(Addr: 71936)(PC: 4)   <
IL1Cache->access(MemRead, addr: 4, latency: 2)		   <
CYCLE: 3 -> 4						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 5] STORE: (Seq:        3)(Addr: 104704)(PC: 8   <
IL1Cache->access(MemRead, addr: 8, latency: 2)		   <
CYCLE: 5 -> 6						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 7] STORE: (Seq:        1)(Addr: 39168)(PC: 0   <
DL1Cache->access(MemWrite, addr: 39168, latency: 2)	   <
L2Cache->access(MemWrite, addr: 39168, latency: 12)	   <
Memory->access(MemWrite, addr: 39168, latency: 112)	   <
CYCLE: 7 -> 7						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 7] STORE: (Seq:        4)(Addr: 137472)(PC: 1   <
IL1Cache->access(MemRead, addr: 12, latency: 2)		   <
CYCLE: 7 -> 8						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 9] STORE: (Seq:        2)(Addr: 71936)(PC: 4   <
DL1Cache->access(MemWrite, addr: 71936, latency: 2)	   <
L2Cache->access(MemWrite, addr: 71936, latency: 12)	   <
Memory->access(MemWrite, addr: 71936, latency: 112)	   <
CYCLE: 9 -> 9						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 9] STORE: (Seq:        5)(Addr: 170240)(PC: 1   <
IL1Cache->access(MemRead, addr: 16, latency: 2)		   <
CYCLE: 9 -> 10						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 11] STORE: (Seq:        3)(Addr: 104704)(PC:   <
DL1Cache->access(MemWrite, addr: 104704, latency: 2)	   <
L2Cache->access(MemWrite, addr: 104704, latency: 12)	   <
Memory->access(MemWrite, addr: 104704, latency: 112)	   <
CYCLE: 11 -> 11						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 11] STORE: (Seq:        6)(Addr: 39168)(PC: 2   <
IL1Cache->access(MemRead, addr: 20, latency: 2)		   <
CYCLE: 11 -> 12						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 13] STORE: (Seq:        4)(Addr: 137472)(PC:   <
DL1Cache->access(MemWrite, addr: 137472, latency: 2)	   <
L2Cache->access(MemWrite, addr: 137472, latency: 12)	   <
Memory->access(MemWrite, addr: 137472, latency: 112)	   <
CYCLE: 13 -> 13						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 13] STORE: (Seq:        7)(Addr: 137472)(PC:    <
IL1Cache->access(MemRead, addr: 24, latency: 2)		   <
CYCLE: 13 -> 14						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 15] STORE: (Seq:        5)(Addr: 170240)(PC:   <
DL1Cache->access(MemWrite, addr: 170240, latency: 2)	   <
L2Cache->access(MemWrite, addr: 170240, latency: 12)	   <
Memory->access(MemWrite, addr: 170240, latency: 112)	   <
CYCLE: 15 -> 15						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 15] LOAD: (Seq:        8)(Addr: 39168)(PC: 28   <
IL1Cache->access(MemRead, addr: 28, latency: 2)		   <
CYCLE: 15 -> 16						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 17] STORE: (Seq:        6)(Addr: 39168)(PC:    <
DL1Cache->access(MemWrite, addr: 39168, latency: 2)	   <
L2Cache->access(MemWrite, addr: 39168, latency: 12)	   <
Memory->access(MemWrite, addr: 39168, latency: 112)	   <
CYCLE: 17 -> 17						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 17] LOAD: (Seq:        9)(Addr: 71936)(PC: 32   <
IL1Cache->access(MemRead, addr: 32, latency: 2)		   <
CYCLE: 17 -> 18						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 19] STORE: (Seq:        7)(Addr: 137472)(PC:   <
DL1Cache->access(MemWrite, addr: 137472, latency: 2)	   <
L2Cache->access(MemWrite, addr: 137472, latency: 12)	   <
Memory->access(MemWrite, addr: 137472, latency: 112)	   <
CYCLE: 19 -> 19						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 19] LOAD: (Seq:       10)(Addr: 104704)(PC: 3   <
IL1Cache->access(MemRead, addr: 36, latency: 2)		   <
CYCLE: 19 -> 20						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 21] LOAD: (Seq:        8)(Addr: 39168)(PC: 2   <
DL1Cache->access(MemRead, addr: 39168, latency: 2)	   <
CYCLE: 21 -> 22						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 22] LOAD: (Seq:       11)(Addr: 137472)(PC: 4   <
IL1Cache->access(MemRead, addr: 40, latency: 2)		   <
CYCLE: 22 -> 23						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 24] LOAD: (Seq:        9)(Addr: 71936)(PC: 3   <
DL1Cache->access(MemRead, addr: 71936, latency: 2)	   <
CYCLE: 24 -> 25						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=1			   <
(1, 1) tag=8:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 25] LOAD: (Seq:       12)(Addr: 170240)(PC: 4   <
IL1Cache->access(MemRead, addr: 44, latency: 2)		   <
CYCLE: 25 -> 26						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=1			   <
(1, 1) tag=8:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 27] LOAD: (Seq:       10)(Addr: 104704)(PC:    <
DL1Cache->access(MemRead, addr: 104704, latency: 2)	   <
CYCLE: 27 -> 28						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=2			   <
(1, 1) tag=8:valid=1:dirty=0:age=1			   <
(2, 2) tag=12:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 28] LOAD: (Seq:       13)(Addr: 39168)(PC: 48   <
IL1Cache->access(MemRead, addr: 48, latency: 2)		   <
CYCLE: 28 -> 29						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=2			   <
(1, 1) tag=8:valid=1:dirty=0:age=1			   <
(2, 2) tag=12:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 30] LOAD: (Seq:       11)(Addr: 137472)(PC:    <
DL1Cache->access(MemRead, addr: 137472, latency: 2)	   <
CYCLE: 30 -> 31						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=3			   <
(1, 1) tag=8:valid=1:dirty=0:age=2			   <
(2, 2) tag=12:valid=1:dirty=0:age=1			   <
(3, 3) tag=16:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[IF CYCLE: 31] LOAD: (Seq:       14)(Addr: 137472)(PC: 5   <
IL1Cache->access(MemRead, addr: 52, latency: 2)		   <
CYCLE: 31 -> 32						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=3			   <
(1, 1) tag=8:valid=1:dirty=0:age=2			   <
(2, 2) tag=12:valid=1:dirty=0:age=1			   <
(3, 3) tag=16:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 33] LOAD: (Seq:       12)(Addr: 170240)(PC:    <
DL1Cache->access(MemRead, addr: 170240, latency: 2)	   <
CYCLE: 33 -> 34						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=4			   <
(1, 1) tag=8:valid=1:dirty=0:age=3			   <
(2, 2) tag=12:valid=1:dirty=0:age=2			   <
(3, 3) tag=16:valid=1:dirty=0:age=1			   <
(4, 4) tag=20:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 35] LOAD: (Seq:       13)(Addr: 39168)(PC: 4   <
DL1Cache->access(MemRead, addr: 39168, latency: 2)	   <
CYCLE: 35 -> 36						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=0			   <
(1, 1) tag=8:valid=1:dirty=0:age=3			   <
(2, 2) tag=12:valid=1:dirty=0:age=2			   <
(3, 3) tag=16:valid=1:dirty=0:age=1			   <
(4, 4) tag=20:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
[MEM CYCLE: 37] LOAD: (Seq:       14)(Addr: 137472)(PC:    <
DL1Cache->access(MemRead, addr: 137472, latency: 2)	   <
CYCLE: 37 -> 38						   <
========================================================   <
Printing all cache contents ...				   <
[DL1Cache]						   <
(0, 0) tag=4:valid=1:dirty=0:age=1			   <
(1, 1) tag=8:valid=1:dirty=0:age=4			   <
(2, 2) tag=12:valid=1:dirty=0:age=3			   <
(3, 3) tag=16:valid=1:dirty=0:age=0			   <
(4, 4) tag=20:valid=1:dirty=0:age=0			   <
[IL1Cache]						   <
[L2Cache]						   <
========================================================   <
========================================================   <
							   <
Printing all memory stats ... 				   <
							   <
DL1Cache:readHits=2:readMisses=5:writeHits=0:writeMisses   <
IL1Cache:readHits=14:readMisses=0:writeHits=0:writeMisse   <
L2Cache:readHits=0:readMisses=0:writeHits=0:writeMisses=   <
Memory:readHits=0:writeHits=7				   <
							   <
========================================================   <
+ Memory stall cycles : 21				   <
+ Number of cycles : 39					   <
+ IPC (Instructions Per Cycle) : 0.3590			   <
