Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Tue Feb 11 03:40:19 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic                         1           
TIMING-10  Warning   Missing property on synchronizer          1           
TIMING-18  Warning   Missing input or output delay             24          
TIMING-24  Warning   Overridden Max delay datapath only        4           
XDCH-2     Warning   Same min and max delay values on IO port  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.278        0.000                      0                22280        0.014        0.000                      0                22280        0.750        0.000                       0                 10320  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
ftdi_clk                 {0.000 5.000}        10.000          100.000         
sysclk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clk_mmcm  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk                       2.278        0.000                      0                  441        0.017        0.000                      0                  441        4.458        0.000                       0                   226  
sysclk_p                                                                                                                                                                   0.750        0.000                       0                     1  
  clk_out1_sys_clk_mmcm        7.061        0.000                      0                21839        0.014        0.000                      0                21839        4.458        0.000                       0                 10093  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                        clk_out1_sys_clk_mmcm  
(none)                 ftdi_clk               clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               
(none)                 clk_out1_sys_clk_mmcm  ftdi_clk               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 ftdi_clk                                      
(none)                                        clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[10]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.367ns  (logic 3.053ns (56.876%)  route 2.314ns (43.124%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.314     9.463    ftdi_data_io_IOBUF[10]_inst/T
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.974    12.437 r  ftdi_data_io_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.437    ftdi_data_io[10]
    A12                                                               r  ftdi_data_io[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[3]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.362ns  (logic 3.043ns (56.742%)  route 2.320ns (43.258%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.320     9.468    ftdi_data_io_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.964    12.432 r  ftdi_data_io_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.432    ftdi_data_io[3]
    B15                                                               r  ftdi_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[2]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.321ns  (logic 3.053ns (57.367%)  route 2.269ns (42.633%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.269     9.417    ftdi_data_io_IOBUF[2]_inst/T
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.974    12.391 r  ftdi_data_io_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.391    ftdi_data_io[2]
    A15                                                               r  ftdi_data_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[6]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.303ns  (logic 3.028ns (57.099%)  route 2.275ns (42.901%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.275     9.424    ftdi_data_io_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.949    12.372 r  ftdi_data_io_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.372    ftdi_data_io[6]
    D13                                                               r  ftdi_data_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[4]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.296ns  (logic 3.045ns (57.504%)  route 2.251ns (42.496%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.251     9.399    ftdi_data_io_IOBUF[4]_inst/T
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.966    12.365 r  ftdi_data_io_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.365    ftdi_data_io[4]
    B14                                                               r  ftdi_data_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[1]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.264ns  (logic 3.025ns (57.466%)  route 2.239ns (42.534%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.239     9.388    ftdi_data_io_IOBUF[1]_inst/T
    D15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      2.946    12.334 r  ftdi_data_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.334    ftdi_data_io[1]
    D15                                                               r  ftdi_data_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[7]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.241ns  (logic 3.025ns (57.716%)  route 2.216ns (42.284%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.216     9.365    ftdi_data_io_IOBUF[7]_inst/T
    C13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.946    12.310 r  ftdi_data_io_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.310    ftdi_data_io[7]
    C13                                                               r  ftdi_data_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[9]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.239ns  (logic 3.031ns (57.856%)  route 2.208ns (42.144%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.208     9.357    ftdi_data_io_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.952    12.309 r  ftdi_data_io_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.309    ftdi_data_io[9]
    C12                                                               r  ftdi_data_io[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[5]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.210ns  (logic 3.047ns (58.481%)  route 2.163ns (41.519%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.163     9.312    ftdi_data_io_IOBUF[5]_inst/T
    A14                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.968    12.279 r  ftdi_data_io_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.279    ftdi_data_io[5]
    A14                                                               r  ftdi_data_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[14]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        5.197ns  (logic 3.029ns (58.291%)  route 2.168ns (41.709%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 r  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          2.168     9.316    ftdi_data_io_IOBUF[14]_inst/T
    C8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.950    12.267 r  ftdi_data_io_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.267    ftdi_data_io[14]
    C8                                                                r  ftdi_data_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -0.250    14.715    
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -12.267    
  -------------------------------------------------------------------
                         slack                                  2.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 ftdi_rxf_n_i
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.888ns  (logic 0.345ns (18.272%)  route 1.543ns (81.728%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.250ns
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 7.058 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.171ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
                         input delay                  0.250     5.250    
    C11                                               0.000     5.250 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     5.250    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     5.563 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.563    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.563 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.534     7.097    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y158         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.032     7.129 r  ft600_send_recv/write_rd_delay_flag_i_1/O
                         net (fo=1, routed)           0.009     7.138    ft600_send_recv/write_rd_delay_flag_i_1_n_0
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.142     7.058    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.058    
    SLICE_X0Y158         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     7.120    ft600_send_recv/write_rd_delay_flag_reg
  -------------------------------------------------------------------
                         required time                         -7.120    
                         arrival time                           7.138    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ftdi_rxf_n_i
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/end_write_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.904ns  (logic 0.348ns (18.276%)  route 1.556ns (81.724%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            0.250ns
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 7.058 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.171ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
                         input delay                  0.250     5.250    
    C11                                               0.000     5.250 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     5.250    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     5.563 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.563    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.563 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.534     7.097    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y158         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     7.132 r  ft600_send_recv/end_write_delay_flag_i_1/O
                         net (fo=1, routed)           0.022     7.154    ft600_send_recv/end_write_delay_flag_i_1_n_0
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/end_write_delay_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.142     7.058    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/end_write_delay_flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.058    
    SLICE_X0Y158         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     7.118    ft600_send_recv/end_write_delay_flag_reg
  -------------------------------------------------------------------
                         required time                         -7.118    
                         arrival time                           7.154    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ftdi_rxf_n_i
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/reg_ftdi_rd_n_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.909ns  (logic 0.366ns (19.171%)  route 1.543ns (80.829%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Input Delay:            0.250ns
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 7.058 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.171ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
                         input delay                  0.250     5.250    
    C11                                               0.000     5.250 r  ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     5.250    ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     5.563 r  ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.563    ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.563 r  ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.534     7.097    ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X0Y158         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.053     7.150 r  ft600_send_recv/reg_ftdi_rd_n_i_1/O
                         net (fo=1, routed)           0.009     7.159    ft600_send_recv/reg_ftdi_rd_n_i_1_n_0
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.142     7.058    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     7.058    
    SLICE_X0Y158         FDPE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     7.120    ft600_send_recv/reg_ftdi_rd_n_reg
  -------------------------------------------------------------------
                         required time                         -7.120    
                         arrival time                           7.159    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.060ns (64.622%)  route 0.033ns (35.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Net Delay (Source):      0.672ns (routing 0.096ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.672     1.027    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.066 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/Q
                         net (fo=3, routed)           0.026     1.091    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][2]
    SLICE_X3Y121         LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.021     1.112 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=1, routed)           0.007     1.119    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[2]
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.766     1.347    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                         clock pessimism             -0.314     1.033    
    SLICE_X3Y121         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.080    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gen_modified_core_input.output_memory/output_ram_rd_addr_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.output_memory/output_ram_rd_addr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.111ns  (logic 0.053ns (47.551%)  route 0.058ns (52.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 6.361 - 5.000 ) 
    Source Clock Delay      (SCD):    1.037ns = ( 6.037 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.780ns (routing 0.108ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.682     6.037    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y131        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     6.075 r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[3]/Q
                         net (fo=8, routed)           0.037     6.112    gen_modified_core_input.output_memory/output_ram_rd_addr_reg[3]
    SLICE_X12Y130        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     6.127 r  gen_modified_core_input.output_memory/output_ram_rd_addr[5]_i_1/O
                         net (fo=1, routed)           0.021     6.148    gen_modified_core_input.output_memory/plusOp[5]
    SLICE_X12Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.780     6.361    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.301     6.059    
    SLICE_X12Y130        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     6.105    gen_modified_core_input.output_memory/output_ram_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.105    
                         arrival time                           6.148    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      0.684ns (routing 0.096ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.779ns (routing 0.108ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.684     1.039    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/clkb
    SLICE_X10Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.077 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.061     1.138    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/ENB_dly
    SLICE_X10Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.779     1.360    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/clkb
    SLICE_X10Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
                         clock pessimism             -0.315     1.045    
    SLICE_X10Y130        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.092    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ft600_send_recv/led_update_counter_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/led_update_counter_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.101ns  (logic 0.060ns (59.574%)  route 0.041ns (40.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.321 - 5.000 ) 
    Source Clock Delay      (SCD):    1.004ns = ( 6.004 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.649ns (routing 0.096ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.108ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.649     6.004    ft600_send_recv/CLK
    SLICE_X1Y150         FDCE                                         r  ft600_send_recv/led_update_counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     6.042 r  ft600_send_recv/led_update_counter_reg[12]/Q
                         net (fo=5, routed)           0.033     6.075    ft600_send_recv/led_update_counter[12]
    SLICE_X1Y150         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.022     6.097 r  ft600_send_recv/led_update_counter[13]_i_1/O
                         net (fo=1, routed)           0.008     6.105    ft600_send_recv/led_update_counter_0[13]
    SLICE_X1Y150         FDCE                                         r  ft600_send_recv/led_update_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.741     6.321    ft600_send_recv/CLK
    SLICE_X1Y150         FDCE                                         r  ft600_send_recv/led_update_counter_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.311     6.010    
    SLICE_X1Y150         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     6.057    ft600_send_recv/led_update_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -6.057    
                         arrival time                           6.105    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.060ns (59.370%)  route 0.041ns (40.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.336ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      0.663ns (routing 0.096ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.108ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.663     1.018    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y122         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.057 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=9, routed)           0.034     1.091    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[0]
    SLICE_X2Y122         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     1.112 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1/O
                         net (fo=1, routed)           0.007     1.119    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X2Y122         FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.755     1.336    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y122         FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.312     1.024    
    SLICE_X2Y122         FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.071    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ft600_send_recv/led_update_counter_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/led_update_counter_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.102ns  (logic 0.059ns (58.005%)  route 0.043ns (41.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 6.321 - 5.000 ) 
    Source Clock Delay      (SCD):    1.004ns = ( 6.004 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      0.649ns (routing 0.096ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.108ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.649     6.004    ft600_send_recv/CLK
    SLICE_X1Y150         FDCE                                         r  ft600_send_recv/led_update_counter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y150         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     6.042 r  ft600_send_recv/led_update_counter_reg[12]/Q
                         net (fo=5, routed)           0.036     6.078    ft600_send_recv/led_update_counter[12]
    SLICE_X1Y150         LUT5 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.021     6.099 r  ft600_send_recv/led_update_counter[15]_i_2/O
                         net (fo=1, routed)           0.007     6.106    ft600_send_recv/led_update_counter_0[15]
    SLICE_X1Y150         FDCE                                         r  ft600_send_recv/led_update_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.741     6.321    ft600_send_recv/CLK
    SLICE_X1Y150         FDCE                                         r  ft600_send_recv/led_update_counter_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.311     6.010    
    SLICE_X1Y150         FDCE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     6.057    ft600_send_recv/led_update_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.057    
                         arrival time                           6.106    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 data_from_ft600_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.037ns (22.024%)  route 0.131ns (77.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.843ns (routing 0.108ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.676     1.031    ftdi_clk_i_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  data_from_ft600_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.068 r  data_from_ft600_r_reg[6]/Q
                         net (fo=1, routed)           0.131     1.199    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y24         RAMB36E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.843     1.424    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y24         RAMB36E2                                     r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.271     1.153    
    RAMB36_X0Y24         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.005     1.148    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y48   ftdi_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X10Y130  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X1Y124   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X2Y128   data_from_ft600_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X2Y133   data_from_ft600_r_reg[10]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[56]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.217ns (7.972%)  route 2.505ns (92.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 13.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.832ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.289     5.837    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.616    13.465    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[56]/C
                         clock pessimism             -0.444    13.021    
                         clock uncertainty           -0.064    12.957    
    SLICE_X19Y130        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    12.897    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[56]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[62]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.217ns (7.972%)  route 2.505ns (92.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 13.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.832ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.289     5.837    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.616    13.465    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[62]/C
                         clock pessimism             -0.444    13.021    
                         clock uncertainty           -0.064    12.957    
    SLICE_X19Y130        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    12.897    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[62]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[70]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.217ns (7.972%)  route 2.505ns (92.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 13.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.832ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.289     5.837    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.616    13.465    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[70]/C
                         clock pessimism             -0.444    13.021    
                         clock uncertainty           -0.064    12.957    
    SLICE_X19Y130        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    12.897    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[70]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -5.837    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.217ns (7.978%)  route 2.503ns (92.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 13.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.832ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.287     5.835    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.616    13.465    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[55]/C
                         clock pessimism             -0.444    13.021    
                         clock uncertainty           -0.064    12.957    
    SLICE_X19Y130        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    12.897    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[55]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[61]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.217ns (7.978%)  route 2.503ns (92.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 13.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.832ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.287     5.835    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.616    13.465    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[61]/C
                         clock pessimism             -0.444    13.021    
                         clock uncertainty           -0.064    12.957    
    SLICE_X19Y130        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    12.897    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[61]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[69]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.217ns (7.978%)  route 2.503ns (92.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 13.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.832ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.287     5.835    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.616    13.465    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X19Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[69]/C
                         clock pessimism             -0.444    13.021    
                         clock uncertainty           -0.064    12.957    
    SLICE_X19Y130        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    12.897    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[69]
  -------------------------------------------------------------------
                         required time                         12.897    
                         arrival time                          -5.835    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[130]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.217ns (8.275%)  route 2.405ns (91.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 13.468 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.832ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.189     5.737    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X16Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[130]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.619    13.468    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X16Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[130]/C
                         clock pessimism             -0.444    13.024    
                         clock uncertainty           -0.064    12.960    
    SLICE_X16Y130        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.899    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[130]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.162ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[58]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.217ns (8.275%)  route 2.405ns (91.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 13.468 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.832ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.189     5.737    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X16Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.619    13.468    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X16Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[58]/C
                         clock pessimism             -0.444    13.024    
                         clock uncertainty           -0.064    12.960    
    SLICE_X16Y130        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    12.899    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[58]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -5.737    
  -------------------------------------------------------------------
                         slack                                  7.162    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[129]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.217ns (8.281%)  route 2.403ns (91.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 13.468 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.832ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.187     5.735    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X16Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[129]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.619    13.468    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X16Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[129]/C
                         clock pessimism             -0.444    13.024    
                         clock uncertainty           -0.064    12.960    
    SLICE_X16Y130        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    12.899    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[129]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[57]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_mmcm rise@10.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.217ns (8.281%)  route 2.403ns (91.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.468ns = ( 13.468 - 10.000 ) 
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.919ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.619ns (routing 0.832ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.797     3.115    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y112        FDPE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.194 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=7, routed)           0.216     3.410    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X22Y114        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     3.548 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[575]_i_1__0/O
                         net (fo=576, routed)         2.187     5.735    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1
    SLICE_X16Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                     10.000    10.000 r  
    D19                                               0.000    10.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079    10.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    10.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.619    13.468    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X16Y130        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[57]/C
                         clock pessimism             -0.444    13.024    
                         clock uncertainty           -0.064    12.960    
    SLICE_X16Y130        FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    12.899    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[57]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                          -5.735    
  -------------------------------------------------------------------
                         slack                                  7.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/corrected_data_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/shifted_pixels_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.212%)  route 0.071ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.133ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.581ns (routing 0.832ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.919ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.581     3.429    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/clk_out1
    SLICE_X7Y139         FDRE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/corrected_data_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.490 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/corrected_data_reg[57]/Q
                         net (fo=1, routed)           0.071     3.561    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/corrected_data_reg_n_0_[57]
    SLICE_X7Y140         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/shifted_pixels_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.816     3.133    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/clk_out1
    SLICE_X7Y140         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/shifted_pixels_reg[54]/C
                         clock pessimism              0.354     3.487    
    SLICE_X7Y140         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.547    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/pixel_divider/shifted_pixels_reg[54]
  -------------------------------------------------------------------
                         required time                         -3.547    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[77][2]_gen_modified_core_input.data_delay_shift_reg_reg_c_1_c/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[77][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.093ns (34.831%)  route 0.174ns (65.169%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.152ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Net Delay (Source):      1.555ns (routing 0.832ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.919ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.555     3.403    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/clk_out1
    SLICE_X10Y117        FDRE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[77][2]_gen_modified_core_input.data_delay_shift_reg_reg_c_1_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y117        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.461 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[77][2]_gen_modified_core_input.data_delay_shift_reg_reg_c_1_c/Q
                         net (fo=1, routed)           0.139     3.600    gen_modified_core_input.compression_core/gen_channels[1].channel_inst_n_135
    SLICE_X10Y123        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     3.635 r  gen_modified_core_input.compression_core/gen_channels_gate__321/O
                         net (fo=1, routed)           0.035     3.670    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[77][3]_0
    SLICE_X10Y123        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[77][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.834     3.152    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/clk_out1
    SLICE_X10Y123        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[77][3]/C
                         clock pessimism              0.444     3.596    
    SLICE_X10Y123        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.656    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[77][3]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.920%)  route 0.069ns (53.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Net Delay (Source):      1.600ns (routing 0.832ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.919ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.600     3.448    gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X17Y158        FDCE                                         r  gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y158        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.509 r  gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[27]/Q
                         net (fo=2, routed)           0.069     3.578    gen_image_statistics.image_statistics_core/gradient_core/Q[27]
    SLICE_X17Y159        FDCE                                         r  gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.828     3.146    gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X17Y159        FDCE                                         r  gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[27]/C
                         clock pessimism              0.355     3.500    
    SLICE_X17Y159        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.562    gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.562    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[445]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[373]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.340%)  route 0.118ns (45.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    3.423ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Net Delay (Source):      1.575ns (routing 0.832ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.919ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.575     3.423    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X23Y118        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[445]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.482 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[445]/Q
                         net (fo=2, routed)           0.096     3.579    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg_n_0_[445]
    SLICE_X23Y120        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.082     3.661 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[373]_i_1__0/O
                         net (fo=1, routed)           0.022     3.683    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[373]_i_1__0_n_0
    SLICE_X23Y120        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[373]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.845     3.162    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X23Y120        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[373]/C
                         clock pessimism              0.444     3.607    
    SLICE_X23Y120        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.667    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[373]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/layer_3_delay/shift_reg_reg[17][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.594ns (routing 0.832ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.919ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.594     3.443    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/layer_3_delay/clk_out1
    SLICE_X8Y135         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/layer_3_delay/shift_reg_reg[17][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.503 r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/layer_3_delay/shift_reg_reg[17][1]/Q
                         net (fo=1, routed)           0.070     3.573    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/layer_3_delay_n_31
    SLICE_X8Y133         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.823     3.140    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/clk_out1
    SLICE_X8Y133         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[41]/C
                         clock pessimism              0.354     3.494    
    SLICE_X8Y133         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.556    gen_modified_core_input.compression_core/gen_channels[0].channel_inst/row_dct/data_o_reg[41]
  -------------------------------------------------------------------
                         required time                         -3.556    
                         arrival time                           3.573    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[432]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[360]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.127ns (46.457%)  route 0.146ns (53.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    3.422ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Net Delay (Source):      1.574ns (routing 0.832ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.919ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.574     3.422    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X22Y116        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[432]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.483 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[432]/Q
                         net (fo=2, routed)           0.134     3.618    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg_n_0_[432]
    SLICE_X21Y122        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.066     3.684 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[360]_i_1__0/O
                         net (fo=1, routed)           0.012     3.696    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1[360]_i_1__0_n_0
    SLICE_X21Y122        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[360]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.855     3.172    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X21Y122        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[360]/C
                         clock pessimism              0.444     3.617    
    SLICE_X21Y122        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.679    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_1_reg[360]
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[502]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[430]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.140ns (52.801%)  route 0.125ns (47.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    -0.444ns
  Clock Net Delay (Source):      1.571ns (routing 0.832ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.919ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.571     3.419    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X19Y116        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[502]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y116        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.477 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[502]/Q
                         net (fo=2, routed)           0.105     3.583    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg_n_0_[502]
    SLICE_X19Y120        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.082     3.665 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0[430]_i_1__0/O
                         net (fo=1, routed)           0.020     3.685    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0[430]_i_1__0_n_0
    SLICE_X19Y120        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[430]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.845     3.162    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/clk_out1
    SLICE_X19Y120        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[430]/C
                         clock pessimism              0.444     3.607    
    SLICE_X19Y120        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.667    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/pixel_transpose/pixel_bank_0_reg[430]
  -------------------------------------------------------------------
                         required time                         -3.667    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.382%)  route 0.071ns (54.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Net Delay (Source):      1.603ns (routing 0.832ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.919ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.603     3.451    gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X17Y159        FDCE                                         r  gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.510 r  gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[9]/Q
                         net (fo=2, routed)           0.071     3.581    gen_image_statistics.image_statistics_core/gradient_core/Q[9]
    SLICE_X17Y160        FDCE                                         r  gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.829     3.147    gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X17Y160        FDCE                                         r  gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[9]/C
                         clock pessimism              0.355     3.501    
    SLICE_X17Y160        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.563    gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.142ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Net Delay (Source):      1.602ns (routing 0.832ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.919ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.602     3.451    gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_no_round.gen_sqrt_tmp/aclk
    SLICE_X15Y132        FDRE                                         r  gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y132        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.509 r  gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_last.gen_no_round.gen_sqrt_tmp/gen_rtl.gen_reg.d_reg_reg[2]/Q
                         net (fo=1, routed)           0.117     3.626    gen_image_statistics.image_statistics_core/statistics_core_gradient/m_axis_dout_tdata[2]
    SLICE_X14Y131        FDCE                                         r  gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.824     3.142    gen_image_statistics.image_statistics_core/statistics_core_gradient/clk_out1
    SLICE_X14Y131        FDCE                                         r  gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_o_reg[2]/C
                         clock pessimism              0.405     3.546    
    SLICE_X14Y131        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.606    gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.606    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[24][1]_srl2_gen_modified_core_input.data_delay_shift_reg_reg_c_0_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.209ns
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Net Delay (Source):      1.620ns (routing 0.832ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.919ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.620     3.469    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/clk_out1
    SLICE_X16Y125        FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y125        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.529 r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/row_dct/data_o_reg[24]/Q
                         net (fo=1, routed)           0.079     3.608    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/Q[24]
    SLICE_X16Y126        SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[24][1]_srl2_gen_modified_core_input.data_delay_shift_reg_reg_c_0_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.891     3.209    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/clk_out1
    SLICE_X16Y126        SRL16E                                       r  gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[24][1]_srl2_gen_modified_core_input.data_delay_shift_reg_reg_c_0_c/CLK
                         clock pessimism              0.354     3.562    
    SLICE_X16Y126        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     3.588    gen_modified_core_input.compression_core/gen_channels[1].channel_inst/quantizer/data_reg/shift_reg_reg[24][1]_srl2_gen_modified_core_input.data_delay_shift_reg_reg_c_0_c
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y76   clocking_gen.sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCM_X0Y3      clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X16Y150  gen_image_statistics.image_statistics_core/gradient_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X16Y150  gen_image_statistics.image_statistics_core/laplacian_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X20Y155  gen_image_statistics.image_statistics_core/laplacian_core/pixel_5_shift_reg/shift_reg_reg[0][1]_srl2_gen_modified_core_input.data_delay_shift_reg_reg_c_0_c/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y25   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y26   gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y24   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.002ns  (logic 0.614ns (20.438%)  route 2.388ns (79.562%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.545ns (routing 0.832ns, distribution 0.713ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.147     2.662    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y119         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.761 r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/input_cdc_fifo_i_1/O
                         net (fo=2, routed)           0.241     3.002    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y117         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.545     3.393    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y117         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.191ns (14.457%)  route 1.128ns (85.543%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.568ns, distribution 0.533ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        1.025     1.174    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y119         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.215 r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/input_cdc_fifo_i_1/O
                         net (fo=2, routed)           0.103     1.318    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y117         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.101     1.772    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y117         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.389ns  (logic 0.080ns (20.587%)  route 0.309ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.203ns (routing 0.171ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.832ns, distribution 0.758ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.203     2.119    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y119         FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.199 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.309     2.508    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X3Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.590     3.438    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X3Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_modified_core_input.output_memory/reciever_ready_wr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.201ns (27.369%)  route 0.533ns (72.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    2.070ns = ( 7.070 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.153ns (routing 0.171ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.832ns, distribution 0.754ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.153     7.070    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.149 f  ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=76, routed)          0.484     7.633    ft600_send_recv/ftdi_be_io_TRI[0]
    SLICE_X13Y136        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     7.755 r  ft600_send_recv/output_memory_i_1/O
                         net (fo=1, routed)           0.049     7.804    gen_modified_core_input.output_memory/lopt
    SLICE_X13Y136        FDRE                                         r  gen_modified_core_input.output_memory/reciever_ready_wr_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.586     3.435    gen_modified_core_input.output_memory/clk_out1
    SLICE_X13Y136        FDRE                                         r  gen_modified_core_input.output_memory/reciever_ready_wr_clk_reg/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_fifo_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.692ns  (logic 0.142ns (20.519%)  route 0.550ns (79.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.175ns (routing 0.171ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.832ns, distribution 0.763ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.175     2.092    ft600_send_recv/CLK
    SLICE_X1Y138         FDRE                                         r  ft600_send_recv/ready_to_send_posedge_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.168 f  ft600_send_recv/ready_to_send_posedge_o_reg/Q
                         net (fo=3, routed)           0.147     2.315    ft600_send_recv/ready_to_send_posedge_o
    SLICE_X1Y138         LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     2.381 r  ft600_send_recv/input_fifo_rd_en_i_1/O
                         net (fo=1, routed)           0.403     2.784    input_memory_fifo/input_fifo_rd_en_reg_0
    SLICE_X1Y129         FDRE                                         r  input_memory_fifo/input_fifo_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.595     3.443    input_memory_fifo/clk_out1
    SLICE_X1Y129         FDRE                                         r  input_memory_fifo/input_fifo_rd_en_reg/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.467ns  (logic 0.079ns (16.916%)  route 0.388ns (83.084%))
  Logic Levels:           0  
  Clock Path Skew:        1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.179ns (routing 0.171ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.832ns, distribution 0.756ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.179     2.095    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.174 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.388     2.562    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.588     3.436    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.400ns  (logic 0.076ns (19.000%)  route 0.324ns (81.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.832ns, distribution 0.754ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.197     2.114    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.190 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.324     2.514    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X4Y128         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.586     3.434    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y128         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.418ns  (logic 0.079ns (18.900%)  route 0.339ns (81.101%))
  Logic Levels:           0  
  Clock Path Skew:        1.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.179ns (routing 0.171ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.832ns, distribution 0.751ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.179     2.095    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.174 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.339     2.513    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.583     3.432    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Clock Path Skew:        1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.832ns, distribution 0.758ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.197     2.114    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.193 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.269     2.462    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X3Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.590     3.438    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.369ns  (logic 0.080ns (21.680%)  route 0.289ns (78.320%))
  Logic Levels:           0  
  Clock Path Skew:        1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.168ns (routing 0.171ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.832ns, distribution 0.762ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.168     2.084    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.164 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.289     2.453    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.594     3.442    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.336ns  (logic 0.080ns (23.810%)  route 0.256ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.198ns (routing 0.171ns, distribution 1.027ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.832ns, distribution 0.757ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.198     2.115    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.195 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.256     2.451    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y127         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.589     3.437    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y127         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.314ns  (logic 0.078ns (24.841%)  route 0.236ns (75.159%))
  Logic Levels:           0  
  Clock Path Skew:        1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.197ns (routing 0.171ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.832ns, distribution 0.757ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.197     2.114    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.192 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.236     2.428    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y127         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.589     3.437    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y127         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.668ns (routing 0.096ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.568ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.668     1.023    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.063 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.082     1.145    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.129     1.800    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.668ns (routing 0.096ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.568ns, distribution 0.554ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.668     1.023    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.063 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.083     1.146    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.122     1.793    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.662ns (routing 0.096ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.568ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.662     1.017    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.056 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.098     1.154    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.129     1.800    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.568ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.676     1.031    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.070 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.099     1.169    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y127         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.129     1.800    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y127         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.040ns (26.316%)  route 0.112ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.677ns (routing 0.096ns, distribution 0.581ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.568ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.677     1.032    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.072 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.112     1.184    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y127         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.129     1.800    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y127         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.662ns (routing 0.096ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.568ns, distribution 0.561ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.662     1.017    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.056 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.128     1.184    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.129     1.800    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.568ns, distribution 0.562ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.676     1.031    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.070 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.116     1.186    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X3Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.130     1.801    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.040ns (22.818%)  route 0.135ns (77.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.670ns (routing 0.096ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.568ns, distribution 0.562ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.670     1.025    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y119         FDSE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.065 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.135     1.200    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X3Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.130     1.801    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X3Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.039ns (20.856%)  route 0.148ns (79.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.668ns (routing 0.096ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.568ns, distribution 0.554ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.668     1.023    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.062 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.148     1.210    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.122     1.793    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.652%)  route 0.146ns (79.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.568ns, distribution 0.558ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.676     1.031    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.069 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.146     1.215    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X4Y128         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.126     1.797    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y128         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.810ns  (logic 0.614ns (21.834%)  route 2.196ns (78.166%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.030ns (routing 0.155ns, distribution 0.875ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.147     2.662    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y119         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.761 r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/input_cdc_fifo_i_1/O
                         net (fo=2, routed)           0.049     2.810    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y119         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.030     1.653    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y119         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.191ns (15.491%)  route 1.040ns (84.509%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        1.025     1.174    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y119         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.215 r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/input_cdc_fifo_i_1/O
                         net (fo=2, routed)           0.015     1.230    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y119         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.756     1.337    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y119         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  ftdi_clk

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.078ns (13.437%)  route 0.502ns (86.563%))
  Logic Levels:           0  
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.761ns (routing 0.919ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.761     3.079    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y119         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.157 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=59, routed)          0.502     3.659    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X4Y117         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.045     1.668    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X4Y117         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.507ns  (logic 0.079ns (15.582%)  route 0.428ns (84.418%))
  Logic Levels:           0  
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.155ns, distribution 0.878ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.796     3.114    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.193 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.428     3.621    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.033     1.656    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.391ns  (logic 0.081ns (20.716%)  route 0.310ns (79.284%))
  Logic Levels:           0  
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.803ns (routing 0.919ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.803     3.121    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.202 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.310     3.512    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.040     1.663    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.371ns  (logic 0.080ns (21.563%)  route 0.291ns (78.437%))
  Logic Levels:           0  
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.803ns (routing 0.919ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.018ns (routing 0.155ns, distribution 0.863ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.803     3.121    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.201 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.291     3.492    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.018     1.641    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.353ns  (logic 0.080ns (22.663%)  route 0.273ns (77.337%))
  Logic Levels:           0  
  Clock Path Skew:        -1.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.155ns, distribution 0.878ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.796     3.114    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.194 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.273     3.467    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.033     1.656    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.350ns  (logic 0.081ns (23.143%)  route 0.269ns (76.857%))
  Logic Levels:           0  
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.155ns, distribution 0.886ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.796     3.114    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.195 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.269     3.464    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.041     1.664    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.336ns  (logic 0.079ns (23.512%)  route 0.257ns (76.488%))
  Logic Levels:           0  
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.803ns (routing 0.919ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.155ns, distribution 0.857ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.803     3.121    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.200 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.257     3.457    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X0Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.012     1.635    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.342ns  (logic 0.079ns (23.099%)  route 0.263ns (76.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.796ns (routing 0.919ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.155ns, distribution 0.886ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.796     3.114    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.193 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.263     3.456    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.041     1.664    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.285ns  (logic 0.080ns (28.070%)  route 0.205ns (71.930%))
  Logic Levels:           0  
  Clock Path Skew:        -1.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.803ns (routing 0.919ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.155ns, distribution 0.873ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.803     3.121    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.201 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.205     3.406    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.028     1.651    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.276ns  (logic 0.079ns (28.623%)  route 0.197ns (71.377%))
  Logic Levels:           0  
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      1.785ns (routing 0.919ns, distribution 0.866ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.155ns, distribution 0.873ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.785     3.103    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.182 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.197     3.379    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.028     1.651    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.996ns (routing 0.506ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.108ns, distribution 0.655ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.996     2.007    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.046 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.059     2.105    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.763     1.344    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.989ns (routing 0.506ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.108ns, distribution 0.654ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.989     2.001    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.040 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.079     2.119    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.762     1.342    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.996ns (routing 0.506ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.108ns, distribution 0.655ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.996     2.007    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.047 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.081     2.128    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.763     1.344    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.996ns (routing 0.506ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.996     2.007    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.046 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.105     2.151    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X0Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.748     1.328    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.993ns (routing 0.506ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.993     2.004    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.044 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.110     2.154    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.766     1.347    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.993ns (routing 0.506ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.108ns, distribution 0.663ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.993     2.004    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.043 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.112     2.155    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X4Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.771     1.352    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.041ns (27.152%)  route 0.110ns (72.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.993ns (routing 0.506ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.108ns, distribution 0.663ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.993     2.004    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.045 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.110     2.155    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.771     1.352    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y120         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.040ns (25.000%)  route 0.120ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.335ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.996ns (routing 0.506ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.108ns, distribution 0.647ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.996     2.007    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.047 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.120     2.167    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.755     1.335    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y123         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.041ns (23.429%)  route 0.134ns (76.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.996ns (routing 0.506ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.996     2.007    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y124         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.048 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.134     2.182    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.770     1.351    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y125         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.039ns (16.456%)  route 0.198ns (83.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Source):      0.993ns (routing 0.506ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       0.993     2.004    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.043 r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.198     2.241    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.766     1.347    input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y121         FDRE                                         r  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.452ns  (logic 1.452ns (42.066%)  route 2.000ns (57.934%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.000     2.514    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.937     3.452 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.452    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.579ns (40.829%)  route 0.839ns (59.171%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.839     0.988    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     1.417 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.417    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.336ns  (logic 1.013ns (43.374%)  route 1.323ns (56.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.171ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.162     7.079    ft600_send_recv/CLK
    SLICE_X1Y148         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     7.157 r  ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           1.323     8.480    led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.935     9.415 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.415    led_o[1]
    J11                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.290ns  (logic 1.023ns (44.664%)  route 1.267ns (55.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.171ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.162     7.079    ft600_send_recv/CLK
    SLICE_X1Y148         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.155 r  ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           1.267     8.422    led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.947     9.368 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.368    led_o[3]
    G11                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.279ns  (logic 1.019ns (44.711%)  route 1.260ns (55.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.171ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.162     7.079    ft600_send_recv/CLK
    SLICE_X1Y148         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     7.155 r  ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           1.260     8.415    led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.943     9.358 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.358    led_o[2]
    J10                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.272ns  (logic 1.016ns (44.721%)  route 1.256ns (55.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.171ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.162     7.079    ft600_send_recv/CLK
    SLICE_X1Y148         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     7.158 r  ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           1.256     8.414    led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.937     9.351 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.351    led_o[0]
    H11                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.025ns  (logic 0.468ns (45.642%)  route 0.557ns (54.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.657     6.012    ft600_send_recv/CLK
    SLICE_X1Y148         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     6.051 r  ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           0.557     6.608    led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.429     7.036 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.036    led_o[0]
    H11                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.471ns (45.796%)  route 0.558ns (54.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.657     6.012    ft600_send_recv/CLK
    SLICE_X1Y148         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     6.049 r  ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           0.558     6.607    led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.434     7.041 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.041    led_o[2]
    J10                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.036ns  (logic 0.476ns (45.954%)  route 0.560ns (54.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.657     6.012    ft600_send_recv/CLK
    SLICE_X1Y148         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     6.050 r  ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           0.560     6.610    led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.438     7.048 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.048    led_o[3]
    G11                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.045ns  (logic 0.466ns (44.592%)  route 0.579ns (55.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.657ns (routing 0.096ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.657     6.012    ft600_send_recv/CLK
    SLICE_X1Y148         FDCE                                         r  ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     6.051 r  ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           0.579     6.630    led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.427     7.056 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.056    led_o[1]
    J11                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          8130 Endpoints
Min Delay          8130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[22][1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.515ns (11.199%)  route 4.080ns (88.801%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.542ns (routing 0.832ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.080     4.595    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/lopt
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[22][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.542     3.390    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[22][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[23][1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.515ns (11.199%)  route 4.080ns (88.801%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.542ns (routing 0.832ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.080     4.595    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/lopt
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[23][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.542     3.390    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[23][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[26][1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.515ns (11.199%)  route 4.080ns (88.801%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.542ns (routing 0.832ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.080     4.595    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/lopt
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[26][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.542     3.390    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[26][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[27][1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.515ns (11.199%)  route 4.080ns (88.801%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.542ns (routing 0.832ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.080     4.595    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/lopt
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[27][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.542     3.390    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[27][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[28][1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.515ns (11.199%)  route 4.080ns (88.801%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.542ns (routing 0.832ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.080     4.595    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/lopt
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[28][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.542     3.390    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[28][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[29][1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.515ns (11.199%)  route 4.080ns (88.801%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.542ns (routing 0.832ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.080     4.595    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/lopt
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[29][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.542     3.390    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[29][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[30][1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.515ns (11.199%)  route 4.080ns (88.801%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.542ns (routing 0.832ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.080     4.595    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/lopt
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[30][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.542     3.390    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/layer_3_delay/shift_reg_reg[30][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_divider/shifted_pixels_reg[50]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.595ns  (logic 0.515ns (11.199%)  route 4.080ns (88.801%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.542ns (routing 0.832ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.080     4.595    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_divider/ftdi_rstn_o_OBUF
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_divider/shifted_pixels_reg[50]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.542     3.390    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_divider/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_divider/shifted_pixels_reg[50]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/data_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.515ns (11.201%)  route 4.079ns (88.799%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.544ns (routing 0.832ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.079     4.594    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/lopt
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/data_o_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.544     3.392    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/data_o_reg[14]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/data_o_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 0.515ns (11.201%)  route 4.079ns (88.799%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.083ns
  Clock Net Delay (Destination): 1.544ns (routing 0.832ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        4.079     4.594    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/lopt
    SLICE_X6Y99          FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/data_o_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.544     3.392    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/clk_out1
    SLICE_X6Y99          FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/col_dct/data_o_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[40]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.150ns (17.847%)  route 0.689ns (82.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.568ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.689     0.838    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y114         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[40]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.100     1.771    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/clk_out1
    SLICE_X2Y114         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[40]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[41]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.150ns (17.847%)  route 0.689ns (82.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.568ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.689     0.838    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y114         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[41]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.100     1.771    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/clk_out1
    SLICE_X2Y114         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[41]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[58]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.150ns (17.847%)  route 0.689ns (82.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.568ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.689     0.838    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y114         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[58]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.100     1.771    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/clk_out1
    SLICE_X2Y114         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[58]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[59]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.150ns (17.847%)  route 0.689ns (82.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.100ns (routing 0.568ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.689     0.838    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y114         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[59]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.100     1.771    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/clk_out1
    SLICE_X2Y114         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[59]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[67]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.150ns (17.847%)  route 0.689ns (82.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.568ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.689     0.838    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y114         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[67]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.104     1.775    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/clk_out1
    SLICE_X2Y114         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[67]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[68]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.150ns (17.847%)  route 0.689ns (82.153%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.568ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.689     0.838    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y114         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[68]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.104     1.775    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/clk_out1
    SLICE_X2Y114         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_1_reg[68]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_0_reg[58]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.150ns (17.756%)  route 0.693ns (82.244%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.568ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.693     0.842    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y115         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_0_reg[58]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.104     1.775    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/clk_out1
    SLICE_X2Y115         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_0_reg[58]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_0_reg[59]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.150ns (17.756%)  route 0.693ns (82.244%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.104ns (routing 0.568ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.693     0.842    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/ftdi_rstn_o_OBUF
    SLICE_X2Y115         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_0_reg[59]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.104     1.775    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/clk_out1
    SLICE_X2Y115         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/pixel_transpose/pixel_bank_0_reg[59]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.150ns (17.152%)  route 0.723ns (82.848%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.568ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.723     0.872    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/lopt
    SLICE_X3Y114         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.101     1.772    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/clk_out1
    SLICE_X3Y114         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.150ns (17.152%)  route 0.723ns (82.848%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.097ns (routing 0.568ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.723     0.872    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/lopt
    SLICE_X3Y114         FDCE                                         f  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=10265, routed)       1.097     1.768    gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/clk_out1
    SLICE_X3Y114         FDCE                                         r  gen_modified_core_input.compression_core/gen_channels[2].channel_inst/row_dct/data_o_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.564ns  (logic 0.654ns (18.336%)  route 2.911ns (81.664%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.056ns (routing 0.155ns, distribution 0.901ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.217     2.732    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt
    SLICE_X10Y130        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     2.871 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=5, routed)           0.694     3.564    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y26         RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.056     1.679    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y26         RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.515ns  (logic 0.654ns (18.591%)  route 2.862ns (81.409%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.155ns, distribution 0.903ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.217     2.732    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt
    SLICE_X10Y130        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     2.871 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=5, routed)           0.645     3.515    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y25         RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.058     1.681    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y25         RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.436ns  (logic 0.654ns (19.020%)  route 2.782ns (80.980%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.084ns (routing 0.155ns, distribution 0.929ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.217     2.732    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt
    SLICE_X10Y130        LUT2 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.139     2.871 r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=5, routed)           0.565     3.436    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X1Y26         RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.623 r  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.084     1.707    gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E2                                     r  gen_modified_core_input.output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_ram_rd_addr_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.408ns  (logic 0.638ns (18.706%)  route 2.771ns (81.294%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 6.674 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.097     2.612    gen_modified_core_input.output_memory/ftdi_rstn_o_OBUF
    SLICE_X12Y153        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.735 r  gen_modified_core_input.output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=10, routed)          0.673     3.408    gen_modified_core_input.output_memory/output_ram_rd_addr0
    SLICE_X12Y131        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.051     6.674    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y131        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_ram_rd_addr_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.408ns  (logic 0.638ns (18.706%)  route 2.771ns (81.294%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 6.674 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.097     2.612    gen_modified_core_input.output_memory/ftdi_rstn_o_OBUF
    SLICE_X12Y153        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.735 r  gen_modified_core_input.output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=10, routed)          0.673     3.408    gen_modified_core_input.output_memory/output_ram_rd_addr0
    SLICE_X12Y131        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.051     6.674    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y131        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_ram_rd_addr_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.408ns  (logic 0.638ns (18.706%)  route 2.771ns (81.294%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 6.674 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.097     2.612    gen_modified_core_input.output_memory/ftdi_rstn_o_OBUF
    SLICE_X12Y153        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.735 r  gen_modified_core_input.output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=10, routed)          0.673     3.408    gen_modified_core_input.output_memory/output_ram_rd_addr0
    SLICE_X12Y131        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.051     6.674    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y131        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_ram_rd_addr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.408ns  (logic 0.638ns (18.706%)  route 2.771ns (81.294%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns = ( 6.674 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.097     2.612    gen_modified_core_input.output_memory/ftdi_rstn_o_OBUF
    SLICE_X12Y153        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.735 r  gen_modified_core_input.output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=10, routed)          0.673     3.408    gen_modified_core_input.output_memory/output_ram_rd_addr0
    SLICE_X12Y131        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.051     6.674    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y131        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_ram_rd_addr_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.351ns  (logic 0.638ns (19.028%)  route 2.713ns (80.972%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 6.680 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.097     2.612    gen_modified_core_input.output_memory/ftdi_rstn_o_OBUF
    SLICE_X12Y153        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.735 r  gen_modified_core_input.output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=10, routed)          0.616     3.351    gen_modified_core_input.output_memory/output_ram_rd_addr0
    SLICE_X12Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.057     6.680    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_ram_rd_addr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.351ns  (logic 0.638ns (19.028%)  route 2.713ns (80.972%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 6.680 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.097     2.612    gen_modified_core_input.output_memory/ftdi_rstn_o_OBUF
    SLICE_X12Y153        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.735 r  gen_modified_core_input.output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=10, routed)          0.616     3.351    gen_modified_core_input.output_memory/output_ram_rd_addr0
    SLICE_X12Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.057     6.680    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_ram_rd_addr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.351ns  (logic 0.638ns (19.028%)  route 2.713ns (80.972%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 6.680 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        2.097     2.612    gen_modified_core_input.output_memory/ftdi_rstn_o_OBUF
    SLICE_X12Y153        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     2.735 r  gen_modified_core_input.output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=10, routed)          0.616     3.351    gen_modified_core_input.output_memory/output_ram_rd_addr0
    SLICE_X12Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     5.599    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.623 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         1.057     6.680    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y130        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[7]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_be_output_reg[1]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.150ns (21.067%)  route 0.560ns (78.933%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 6.317 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.560     0.710    ft600_send_recv/lopt
    SLICE_X0Y153         FDCE                                         f  ft600_send_recv/reg_ftdi_be_output_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.737     6.317    ft600_send_recv/CLK
    SLICE_X0Y153         FDCE                                         r  ft600_send_recv/reg_ftdi_be_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/read_counter_reg[0]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.150ns (21.067%)  route 0.560ns (78.933%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 6.317 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.560     0.710    gen_modified_core_input.output_memory/ftdi_rstn_o_OBUF
    SLICE_X0Y153         FDCE                                         f  gen_modified_core_input.output_memory/read_counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.737     6.317    gen_modified_core_input.output_memory/CLK
    SLICE_X0Y153         FDCE                                         r  gen_modified_core_input.output_memory/read_counter_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/end_write_delay_flag_reg/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.150ns (19.526%)  route 0.616ns (80.474%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.740ns (routing 0.108ns, distribution 0.632ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.616     0.766    ft600_send_recv/lopt
    SLICE_X0Y158         FDCE                                         f  ft600_send_recv/end_write_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.740     6.320    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/end_write_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_oe_n_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.150ns (19.526%)  route 0.616ns (80.474%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.740ns (routing 0.108ns, distribution 0.632ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.616     0.766    ft600_send_recv/lopt
    SLICE_X0Y158         FDPE                                         f  ft600_send_recv/reg_ftdi_oe_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.740     6.320    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_oe_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_rd_n_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.150ns (19.526%)  route 0.616ns (80.474%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.740ns (routing 0.108ns, distribution 0.632ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.616     0.766    ft600_send_recv/lopt
    SLICE_X0Y158         FDPE                                         f  ft600_send_recv/reg_ftdi_rd_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.740     6.320    ft600_send_recv/CLK
    SLICE_X0Y158         FDPE                                         r  ft600_send_recv/reg_ftdi_rd_n_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.150ns (19.526%)  route 0.616ns (80.474%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns = ( 6.320 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.740ns (routing 0.108ns, distribution 0.632ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.616     0.766    ft600_send_recv/lopt
    SLICE_X0Y158         FDCE                                         f  ft600_send_recv/write_rd_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.740     6.320    ft600_send_recv/CLK
    SLICE_X0Y158         FDCE                                         r  ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_modified_core_input.output_memory/output_ram_rd_addr_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.150ns (13.176%)  route 0.986ns (86.824%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns = ( 6.347 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.986     1.135    gen_modified_core_input.output_memory/ftdi_rstn_o_OBUF
    SLICE_X12Y153        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.766     6.347    gen_modified_core_input.output_memory/CLK
    SLICE_X12Y153        FDRE                                         r  gen_modified_core_input.output_memory/output_ram_rd_addr_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ftdi_data_tx_en_reg/PRE
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.150ns (13.135%)  route 0.989ns (86.865%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.745ns (routing 0.108ns, distribution 0.637ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.989     1.139    ft600_send_recv/lopt
    SLICE_X0Y148         FDPE                                         f  ft600_send_recv/ftdi_data_tx_en_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.745     6.326    ft600_send_recv/CLK
    SLICE_X0Y148         FDPE                                         r  ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[2]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.150ns (13.135%)  route 0.989ns (86.865%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 6.322 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.741ns (routing 0.108ns, distribution 0.633ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.989     1.139    ft600_send_recv/lopt
    SLICE_X0Y148         FDCE                                         f  ft600_send_recv/led_update_counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.741     6.322    ft600_send_recv/CLK
    SLICE_X0Y148         FDCE                                         r  ft600_send_recv/led_update_counter_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[3]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.150ns (13.135%)  route 0.989ns (86.865%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 6.322 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.741ns (routing 0.108ns, distribution 0.633ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8110, routed)        0.989     1.139    ft600_send_recv/lopt
    SLICE_X0Y148         FDCE                                         f  ft600_send_recv/led_update_counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f  
    E13                                               0.000     5.000 f  ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000    ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f  ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372    ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f  ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561    ftdi_clk_i_IBUF
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f  ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=225, routed)         0.741     6.322    ft600_send_recv/CLK
    SLICE_X0Y148         FDCE                                         r  ft600_send_recv/led_update_counter_reg[3]/C  (IS_INVERTED)





