// Seed: 3552365418
module module_0;
  logic id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    input uwire id_4,
    output uwire id_5,
    input supply0 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input wor id_9,
    output tri id_10,
    input supply0 id_11,
    input uwire id_12,
    input supply1 id_13
);
  wire id_15, id_16, id_17;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_14 = 32'd55,
    parameter id_3  = 32'd12,
    parameter id_7  = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7[-1*id_14 : id_14#(
        .id_3(-1),
        .id_7(1)
    )],
    id_8,
    id_9,
    id_10#(
        .id_11(id_12 - -1),
        .id_13(-1)
    ),
    _id_14,
    id_15,
    id_16,
    id_17
);
  input wire _id_14;
  output wire id_13;
  input wire id_12;
  module_0 modCall_1 ();
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output logic [7:0] _id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  assign id_13 = -1'b0 * -1;
endmodule
