Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Nov 16 00:25:34 2022
| Host         : DESKTOP-I5HHF0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: counterclk_generator/divided_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: refreshclk_generator/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.571        0.000                      0                  193        0.236        0.000                      0                  193        2.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.571        0.000                      0                  193        0.236        0.000                      0                  193        2.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 refreshclk_generator/counter_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            refreshclk_generator/counter_val_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.828ns (21.011%)  route 3.113ns (78.989%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.852     5.926    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y79        FDRE                                         r  refreshclk_generator/counter_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.456     6.382 f  refreshclk_generator/counter_val_reg[5]/Q
                         net (fo=2, routed)           0.683     7.065    refreshclk_generator/counter_val[5]
    SLICE_X110Y79        LUT4 (Prop_lut4_I0_O)        0.124     7.189 f  refreshclk_generator/counter_val[31]_i_9__0/O
                         net (fo=1, routed)           0.808     7.997    refreshclk_generator/counter_val[31]_i_9__0_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.124     8.121 f  refreshclk_generator/counter_val[31]_i_5__0/O
                         net (fo=2, routed)           0.780     8.900    refreshclk_generator/counter_val[31]_i_5__0_n_0
    SLICE_X110Y83        LUT4 (Prop_lut4_I2_O)        0.124     9.024 r  refreshclk_generator/counter_val[31]_i_1__0/O
                         net (fo=31, routed)          0.842     9.866    refreshclk_generator/divided_clk
    SLICE_X111Y78        FDRE                                         r  refreshclk_generator/counter_val_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.674    13.438    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y78        FDRE                                         r  refreshclk_generator/counter_val_reg[1]/C
                         clock pessimism              0.463    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.429    13.437    refreshclk_generator/counter_val_reg[1]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 refreshclk_generator/counter_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            refreshclk_generator/counter_val_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.828ns (21.011%)  route 3.113ns (78.989%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.852     5.926    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y79        FDRE                                         r  refreshclk_generator/counter_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.456     6.382 f  refreshclk_generator/counter_val_reg[5]/Q
                         net (fo=2, routed)           0.683     7.065    refreshclk_generator/counter_val[5]
    SLICE_X110Y79        LUT4 (Prop_lut4_I0_O)        0.124     7.189 f  refreshclk_generator/counter_val[31]_i_9__0/O
                         net (fo=1, routed)           0.808     7.997    refreshclk_generator/counter_val[31]_i_9__0_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.124     8.121 f  refreshclk_generator/counter_val[31]_i_5__0/O
                         net (fo=2, routed)           0.780     8.900    refreshclk_generator/counter_val[31]_i_5__0_n_0
    SLICE_X110Y83        LUT4 (Prop_lut4_I2_O)        0.124     9.024 r  refreshclk_generator/counter_val[31]_i_1__0/O
                         net (fo=31, routed)          0.842     9.866    refreshclk_generator/divided_clk
    SLICE_X111Y78        FDRE                                         r  refreshclk_generator/counter_val_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.674    13.438    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y78        FDRE                                         r  refreshclk_generator/counter_val_reg[2]/C
                         clock pessimism              0.463    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.429    13.437    refreshclk_generator/counter_val_reg[2]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 refreshclk_generator/counter_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            refreshclk_generator/counter_val_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.828ns (21.011%)  route 3.113ns (78.989%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.852     5.926    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y79        FDRE                                         r  refreshclk_generator/counter_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.456     6.382 f  refreshclk_generator/counter_val_reg[5]/Q
                         net (fo=2, routed)           0.683     7.065    refreshclk_generator/counter_val[5]
    SLICE_X110Y79        LUT4 (Prop_lut4_I0_O)        0.124     7.189 f  refreshclk_generator/counter_val[31]_i_9__0/O
                         net (fo=1, routed)           0.808     7.997    refreshclk_generator/counter_val[31]_i_9__0_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.124     8.121 f  refreshclk_generator/counter_val[31]_i_5__0/O
                         net (fo=2, routed)           0.780     8.900    refreshclk_generator/counter_val[31]_i_5__0_n_0
    SLICE_X110Y83        LUT4 (Prop_lut4_I2_O)        0.124     9.024 r  refreshclk_generator/counter_val[31]_i_1__0/O
                         net (fo=31, routed)          0.842     9.866    refreshclk_generator/divided_clk
    SLICE_X111Y78        FDRE                                         r  refreshclk_generator/counter_val_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.674    13.438    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y78        FDRE                                         r  refreshclk_generator/counter_val_reg[3]/C
                         clock pessimism              0.463    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.429    13.437    refreshclk_generator/counter_val_reg[3]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 refreshclk_generator/counter_val_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            refreshclk_generator/counter_val_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.828ns (21.011%)  route 3.113ns (78.989%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 13.438 - 8.000 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.852     5.926    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y79        FDRE                                         r  refreshclk_generator/counter_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.456     6.382 f  refreshclk_generator/counter_val_reg[5]/Q
                         net (fo=2, routed)           0.683     7.065    refreshclk_generator/counter_val[5]
    SLICE_X110Y79        LUT4 (Prop_lut4_I0_O)        0.124     7.189 f  refreshclk_generator/counter_val[31]_i_9__0/O
                         net (fo=1, routed)           0.808     7.997    refreshclk_generator/counter_val[31]_i_9__0_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.124     8.121 f  refreshclk_generator/counter_val[31]_i_5__0/O
                         net (fo=2, routed)           0.780     8.900    refreshclk_generator/counter_val[31]_i_5__0_n_0
    SLICE_X110Y83        LUT4 (Prop_lut4_I2_O)        0.124     9.024 r  refreshclk_generator/counter_val[31]_i_1__0/O
                         net (fo=31, routed)          0.842     9.866    refreshclk_generator/divided_clk
    SLICE_X111Y78        FDRE                                         r  refreshclk_generator/counter_val_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.674    13.438    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y78        FDRE                                         r  refreshclk_generator/counter_val_reg[4]/C
                         clock pessimism              0.463    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X111Y78        FDRE (Setup_fdre_C_R)       -0.429    13.437    refreshclk_generator/counter_val_reg[4]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 convert_bin_bcd/prev_eight_bit_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            convert_bin_bcd/tens_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.828ns (20.462%)  route 3.219ns (79.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.852     5.926    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X107Y81        FDRE                                         r  convert_bin_bcd/prev_eight_bit_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     6.382 r  convert_bin_bcd/prev_eight_bit_val_reg[0]/Q
                         net (fo=1, routed)           0.901     7.283    convert_bin_bcd/prev_eight_bit_val[0]
    SLICE_X107Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  convert_bin_bcd/prev_eight_bit_val[7]_i_3/O
                         net (fo=4, routed)           0.735     8.142    convert_bin_bcd/prev_eight_bit_val[7]_i_3_n_0
    SLICE_X109Y79        LUT4 (Prop_lut4_I1_O)        0.124     8.266 r  convert_bin_bcd/prev_eight_bit_val[7]_i_1/O
                         net (fo=41, routed)          0.659     8.925    convert_bin_bcd/i1
    SLICE_X110Y77        LUT5 (Prop_lut5_I1_O)        0.124     9.049 r  convert_bin_bcd/ones[3]_i_1/O
                         net (fo=12, routed)          0.924     9.972    convert_bin_bcd/ones[3]_i_1_n_0
    SLICE_X110Y81        FDRE                                         r  convert_bin_bcd/tens_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.676    13.440    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X110Y81        FDRE                                         r  convert_bin_bcd/tens_reg[1]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X110Y81        FDRE (Setup_fdre_C_CE)      -0.205    13.623    convert_bin_bcd/tens_reg[1]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 convert_bin_bcd/prev_eight_bit_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            convert_bin_bcd/tens_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.828ns (20.462%)  route 3.219ns (79.538%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.852     5.926    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X107Y81        FDRE                                         r  convert_bin_bcd/prev_eight_bit_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.456     6.382 r  convert_bin_bcd/prev_eight_bit_val_reg[0]/Q
                         net (fo=1, routed)           0.901     7.283    convert_bin_bcd/prev_eight_bit_val[0]
    SLICE_X107Y81        LUT6 (Prop_lut6_I0_O)        0.124     7.407 r  convert_bin_bcd/prev_eight_bit_val[7]_i_3/O
                         net (fo=4, routed)           0.735     8.142    convert_bin_bcd/prev_eight_bit_val[7]_i_3_n_0
    SLICE_X109Y79        LUT4 (Prop_lut4_I1_O)        0.124     8.266 r  convert_bin_bcd/prev_eight_bit_val[7]_i_1/O
                         net (fo=41, routed)          0.659     8.925    convert_bin_bcd/i1
    SLICE_X110Y77        LUT5 (Prop_lut5_I1_O)        0.124     9.049 r  convert_bin_bcd/ones[3]_i_1/O
                         net (fo=12, routed)          0.924     9.972    convert_bin_bcd/ones[3]_i_1_n_0
    SLICE_X110Y81        FDRE                                         r  convert_bin_bcd/tens_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.676    13.440    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X110Y81        FDRE                                         r  convert_bin_bcd/tens_reg[2]/C
                         clock pessimism              0.423    13.864    
                         clock uncertainty           -0.035    13.828    
    SLICE_X110Y81        FDRE (Setup_fdre_C_CE)      -0.205    13.623    convert_bin_bcd/tens_reg[2]
  -------------------------------------------------------------------
                         required time                         13.623    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 counterclk_generator/counter_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            counterclk_generator/counter_val_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.056ns (27.364%)  route 2.803ns (72.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.849     5.923    counterclk_generator/clk_IBUF_BUFG
    SLICE_X106Y78        FDRE                                         r  counterclk_generator/counter_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.456     6.379 r  counterclk_generator/counter_val_reg[4]/Q
                         net (fo=2, routed)           0.812     7.191    counterclk_generator/counter_val_reg_n_0_[4]
    SLICE_X107Y79        LUT4 (Prop_lut4_I1_O)        0.124     7.315 f  counterclk_generator/counter_val[31]_i_9/O
                         net (fo=1, routed)           0.633     7.948    counterclk_generator/counter_val[31]_i_9_n_0
    SLICE_X107Y78        LUT5 (Prop_lut5_I4_O)        0.150     8.098 f  counterclk_generator/counter_val[31]_i_5/O
                         net (fo=2, routed)           0.627     8.725    counterclk_generator/counter_val[31]_i_5_n_0
    SLICE_X107Y83        LUT4 (Prop_lut4_I2_O)        0.326     9.051 r  counterclk_generator/counter_val[31]_i_1/O
                         net (fo=31, routed)          0.731     9.782    counterclk_generator/divided_clk
    SLICE_X106Y79        FDRE                                         r  counterclk_generator/counter_val_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.672    13.436    counterclk_generator/clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  counterclk_generator/counter_val_reg[5]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X106Y79        FDRE (Setup_fdre_C_R)       -0.429    13.436    counterclk_generator/counter_val_reg[5]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 counterclk_generator/counter_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            counterclk_generator/counter_val_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.056ns (27.364%)  route 2.803ns (72.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.849     5.923    counterclk_generator/clk_IBUF_BUFG
    SLICE_X106Y78        FDRE                                         r  counterclk_generator/counter_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.456     6.379 r  counterclk_generator/counter_val_reg[4]/Q
                         net (fo=2, routed)           0.812     7.191    counterclk_generator/counter_val_reg_n_0_[4]
    SLICE_X107Y79        LUT4 (Prop_lut4_I1_O)        0.124     7.315 f  counterclk_generator/counter_val[31]_i_9/O
                         net (fo=1, routed)           0.633     7.948    counterclk_generator/counter_val[31]_i_9_n_0
    SLICE_X107Y78        LUT5 (Prop_lut5_I4_O)        0.150     8.098 f  counterclk_generator/counter_val[31]_i_5/O
                         net (fo=2, routed)           0.627     8.725    counterclk_generator/counter_val[31]_i_5_n_0
    SLICE_X107Y83        LUT4 (Prop_lut4_I2_O)        0.326     9.051 r  counterclk_generator/counter_val[31]_i_1/O
                         net (fo=31, routed)          0.731     9.782    counterclk_generator/divided_clk
    SLICE_X106Y79        FDRE                                         r  counterclk_generator/counter_val_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.672    13.436    counterclk_generator/clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  counterclk_generator/counter_val_reg[6]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X106Y79        FDRE (Setup_fdre_C_R)       -0.429    13.436    counterclk_generator/counter_val_reg[6]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 counterclk_generator/counter_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            counterclk_generator/counter_val_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.056ns (27.364%)  route 2.803ns (72.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.849     5.923    counterclk_generator/clk_IBUF_BUFG
    SLICE_X106Y78        FDRE                                         r  counterclk_generator/counter_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.456     6.379 r  counterclk_generator/counter_val_reg[4]/Q
                         net (fo=2, routed)           0.812     7.191    counterclk_generator/counter_val_reg_n_0_[4]
    SLICE_X107Y79        LUT4 (Prop_lut4_I1_O)        0.124     7.315 f  counterclk_generator/counter_val[31]_i_9/O
                         net (fo=1, routed)           0.633     7.948    counterclk_generator/counter_val[31]_i_9_n_0
    SLICE_X107Y78        LUT5 (Prop_lut5_I4_O)        0.150     8.098 f  counterclk_generator/counter_val[31]_i_5/O
                         net (fo=2, routed)           0.627     8.725    counterclk_generator/counter_val[31]_i_5_n_0
    SLICE_X107Y83        LUT4 (Prop_lut4_I2_O)        0.326     9.051 r  counterclk_generator/counter_val[31]_i_1/O
                         net (fo=31, routed)          0.731     9.782    counterclk_generator/divided_clk
    SLICE_X106Y79        FDRE                                         r  counterclk_generator/counter_val_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.672    13.436    counterclk_generator/clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  counterclk_generator/counter_val_reg[7]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X106Y79        FDRE (Setup_fdre_C_R)       -0.429    13.436    counterclk_generator/counter_val_reg[7]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 counterclk_generator/counter_val_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            counterclk_generator/counter_val_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.056ns (27.364%)  route 2.803ns (72.636%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.923ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.849     5.923    counterclk_generator/clk_IBUF_BUFG
    SLICE_X106Y78        FDRE                                         r  counterclk_generator/counter_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.456     6.379 r  counterclk_generator/counter_val_reg[4]/Q
                         net (fo=2, routed)           0.812     7.191    counterclk_generator/counter_val_reg_n_0_[4]
    SLICE_X107Y79        LUT4 (Prop_lut4_I1_O)        0.124     7.315 f  counterclk_generator/counter_val[31]_i_9/O
                         net (fo=1, routed)           0.633     7.948    counterclk_generator/counter_val[31]_i_9_n_0
    SLICE_X107Y78        LUT5 (Prop_lut5_I4_O)        0.150     8.098 f  counterclk_generator/counter_val[31]_i_5/O
                         net (fo=2, routed)           0.627     8.725    counterclk_generator/counter_val[31]_i_5_n_0
    SLICE_X107Y83        LUT4 (Prop_lut4_I2_O)        0.326     9.051 r  counterclk_generator/counter_val[31]_i_1/O
                         net (fo=31, routed)          0.731     9.782    counterclk_generator/divided_clk
    SLICE_X106Y79        FDRE                                         r  counterclk_generator/counter_val_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.672    13.436    counterclk_generator/clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  counterclk_generator/counter_val_reg[8]/C
                         clock pessimism              0.464    13.901    
                         clock uncertainty           -0.035    13.865    
    SLICE_X106Y79        FDRE (Setup_fdre_C_R)       -0.429    13.436    counterclk_generator/counter_val_reg[8]
  -------------------------------------------------------------------
                         required time                         13.436    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  3.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 convert_bin_bcd/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            convert_bin_bcd/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.629     1.715    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  convert_bin_bcd/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.148     2.027    convert_bin_bcd/shift_reg_reg_n_0_[6]
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.045     2.072 r  convert_bin_bcd/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.072    convert_bin_bcd/p_0_in[6]
    SLICE_X108Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.897     2.239    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[6]/C
                         clock pessimism             -0.524     1.715    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.121     1.836    convert_bin_bcd/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 convert_bin_bcd/temp_ones_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            convert_bin_bcd/temp_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.627     1.713    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X109Y80        FDRE                                         r  convert_bin_bcd/temp_ones_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  convert_bin_bcd/temp_ones_reg[0]/Q
                         net (fo=8, routed)           0.146     2.000    convert_bin_bcd/temp_ones[0]
    SLICE_X109Y80        LUT5 (Prop_lut5_I3_O)        0.045     2.045 r  convert_bin_bcd/temp_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     2.045    convert_bin_bcd/temp_ones[1]_i_1_n_0
    SLICE_X109Y80        FDRE                                         r  convert_bin_bcd/temp_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.895     2.237    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X109Y80        FDRE                                         r  convert_bin_bcd/temp_ones_reg[1]/C
                         clock pessimism             -0.524     1.713    
    SLICE_X109Y80        FDRE (Hold_fdre_C_D)         0.092     1.805    convert_bin_bcd/temp_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 convert_bin_bcd/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            convert_bin_bcd/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.627     1.713    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  convert_bin_bcd/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164     1.877 r  convert_bin_bcd/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.174     2.051    convert_bin_bcd/shift_reg_reg_n_0_[1]
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.096 r  convert_bin_bcd/shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.096    convert_bin_bcd/p_0_in[2]
    SLICE_X108Y80        FDRE                                         r  convert_bin_bcd/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.895     2.237    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  convert_bin_bcd/shift_reg_reg[2]/C
                         clock pessimism             -0.524     1.713    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.121     1.834    convert_bin_bcd/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 convert_bin_bcd/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            convert_bin_bcd/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.629     1.715    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  convert_bin_bcd/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.174     2.053    convert_bin_bcd/shift_reg_reg_n_0_[3]
    SLICE_X108Y82        LUT6 (Prop_lut6_I5_O)        0.045     2.098 r  convert_bin_bcd/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.098    convert_bin_bcd/p_0_in[4]
    SLICE_X108Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.897     2.239    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[4]/C
                         clock pessimism             -0.524     1.715    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.121     1.836    convert_bin_bcd/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 convert_bin_bcd/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            convert_bin_bcd/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.627     1.713    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  convert_bin_bcd/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164     1.877 r  convert_bin_bcd/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.174     2.051    convert_bin_bcd/shift_reg_reg_n_0_[1]
    SLICE_X108Y80        LUT6 (Prop_lut6_I1_O)        0.045     2.096 r  convert_bin_bcd/shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.096    convert_bin_bcd/p_0_in[1]
    SLICE_X108Y80        FDRE                                         r  convert_bin_bcd/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.895     2.237    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  convert_bin_bcd/shift_reg_reg[1]/C
                         clock pessimism             -0.524     1.713    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.120     1.833    convert_bin_bcd/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 convert_bin_bcd/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            convert_bin_bcd/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.629     1.715    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  convert_bin_bcd/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.174     2.053    convert_bin_bcd/shift_reg_reg_n_0_[3]
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.045     2.098 r  convert_bin_bcd/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.098    convert_bin_bcd/p_0_in[3]
    SLICE_X108Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.897     2.239    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[3]/C
                         clock pessimism             -0.524     1.715    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.120     1.835    convert_bin_bcd/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 convert_bin_bcd/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            convert_bin_bcd/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.629     1.715    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  convert_bin_bcd/shift_reg_reg[7]/Q
                         net (fo=3, routed)           0.168     2.024    convert_bin_bcd/shift_reg_reg_n_0_[7]
    SLICE_X109Y82        LUT6 (Prop_lut6_I1_O)        0.045     2.069 r  convert_bin_bcd/shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.069    convert_bin_bcd/p_0_in[7]
    SLICE_X109Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.897     2.239    convert_bin_bcd/clk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  convert_bin_bcd/shift_reg_reg[7]/C
                         clock pessimism             -0.524     1.715    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.091     1.806    convert_bin_bcd/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 refreshclk_generator/counter_val_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            refreshclk_generator/counter_val_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.629     1.715    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  refreshclk_generator/counter_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  refreshclk_generator/counter_val_reg[16]/Q
                         net (fo=2, routed)           0.120     1.976    refreshclk_generator/counter_val[16]
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.084 r  refreshclk_generator/counter_val_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.084    refreshclk_generator/data0[16]
    SLICE_X111Y81        FDRE                                         r  refreshclk_generator/counter_val_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.899     2.241    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  refreshclk_generator/counter_val_reg[16]/C
                         clock pessimism             -0.526     1.715    
    SLICE_X111Y81        FDRE (Hold_fdre_C_D)         0.105     1.820    refreshclk_generator/counter_val_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 refreshclk_generator/counter_val_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            refreshclk_generator/counter_val_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.630     1.716    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y82        FDRE                                         r  refreshclk_generator/counter_val_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  refreshclk_generator/counter_val_reg[20]/Q
                         net (fo=2, routed)           0.120     1.977    refreshclk_generator/counter_val[20]
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.085 r  refreshclk_generator/counter_val_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.085    refreshclk_generator/data0[20]
    SLICE_X111Y82        FDRE                                         r  refreshclk_generator/counter_val_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.900     2.242    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y82        FDRE                                         r  refreshclk_generator/counter_val_reg[20]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.105     1.821    refreshclk_generator/counter_val_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 refreshclk_generator/counter_val_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            refreshclk_generator/counter_val_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.631     1.717    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y83        FDRE                                         r  refreshclk_generator/counter_val_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  refreshclk_generator/counter_val_reg[24]/Q
                         net (fo=2, routed)           0.120     1.978    refreshclk_generator/counter_val[24]
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.086 r  refreshclk_generator/counter_val_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.086    refreshclk_generator/data0[24]
    SLICE_X111Y83        FDRE                                         r  refreshclk_generator/counter_val_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.901     2.243    refreshclk_generator/clk_IBUF_BUFG
    SLICE_X111Y83        FDRE                                         r  refreshclk_generator/counter_val_reg[24]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.105     1.822    refreshclk_generator/counter_val_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y77   convert_bin_bcd/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y77   convert_bin_bcd/i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y77   convert_bin_bcd/i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y77   convert_bin_bcd/i_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y79   convert_bin_bcd/ones_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y80   convert_bin_bcd/ones_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y78   convert_bin_bcd/ones_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y78   convert_bin_bcd/ones_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y81   convert_bin_bcd/prev_eight_bit_val_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X109Y79   convert_bin_bcd/ones_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y80   convert_bin_bcd/ones_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y78   convert_bin_bcd/ones_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X110Y78   convert_bin_bcd/ones_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X107Y81   convert_bin_bcd/prev_eight_bit_val_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X107Y81   convert_bin_bcd/prev_eight_bit_val_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X107Y81   convert_bin_bcd/prev_eight_bit_val_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X107Y81   convert_bin_bcd/prev_eight_bit_val_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X108Y81   convert_bin_bcd/prev_eight_bit_val_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X108Y81   convert_bin_bcd/prev_eight_bit_val_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y77   convert_bin_bcd/i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y77   convert_bin_bcd/i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y77   convert_bin_bcd/i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y77   convert_bin_bcd/i_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y79   convert_bin_bcd/ones_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y80   convert_bin_bcd/ones_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y78   convert_bin_bcd/ones_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y78   convert_bin_bcd/ones_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y81   convert_bin_bcd/prev_eight_bit_val_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y81   convert_bin_bcd/prev_eight_bit_val_reg[3]/C



