<stg><name>C_IO_L2_in_boundary_x1</name>


<trans_list>

<trans id="358" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18592" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18592" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1165" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1165" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="6" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18592" val="0"/>
</and_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="icmp_ln18684" val="1"/>
</and_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="icmp_ln18625" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="12" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1164" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="13" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1164" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="21" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="27" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="28" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_7_x1136, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_7_x124, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_7_x1136, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_7_x124, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="512" op_0_bw="64">
<![CDATA[
:4 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="512" op_0_bw="64">
<![CDATA[
:5 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="64">
<![CDATA[
:6 %data_split_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="64">
<![CDATA[
:7 %data_split_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln18582 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18582"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln18583 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18583"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln18592 = br void

]]></Node>
<StgValue><ssdm name="br_ln18592"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten141 = phi i5 0, void, i5 %add_ln890_195, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="indvar_flatten141"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %c1_V = phi i3 0, void, i3 %add_ln691_1123, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_1 = phi i1 0, void, i1 %arb, void %.loopexit1130

]]></Node>
<StgValue><ssdm name="arb_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln890_195 = add i5 %indvar_flatten141, i5 1

]]></Node>
<StgValue><ssdm name="add_ln890_195"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %icmp_ln890 = icmp_eq  i5 %indvar_flatten141, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln890 = br i1 %icmp_ln890, void %.split52, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_1_C_IO_L2_in_boundary_x1_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split52:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split52:2 %icmp_ln890313 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890313"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split52:3 %select_ln18592 = select i1 %icmp_ln890313, i3 0, i3 %c1_V

]]></Node>
<StgValue><ssdm name="select_ln18592"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split52:4 %or_ln18592 = or i1 %icmp_ln890313, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln18592"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split52:5 %xor_ln18592 = xor i1 %icmp_ln890313, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18592"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split52:6 %and_ln18592 = and i1 %arb_1, i1 %xor_ln18592

]]></Node>
<StgValue><ssdm name="and_ln18592"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split52:7 %specloopname_ln18593 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1386

]]></Node>
<StgValue><ssdm name="specloopname_ln18593"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split52:8 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18592, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split52:9 %add_i_i720_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i720_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split52:10 %icmp_ln886 = icmp_ult  i6 %add_i_i720_cast, i6 7

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split52:11 %br_ln18597 = br i1 %and_ln18592, void, void

]]></Node>
<StgValue><ssdm name="br_ln18597"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18592" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln18601 = br i1 %icmp_ln886, void %.preheader11.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18601"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18592" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:0 %br_ln18614 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln18614"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln18660 = br i1 %icmp_ln886, void %.preheader8.preheader, void %.loopexit1055

]]></Node>
<StgValue><ssdm name="br_ln18660"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18592" val="1"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln18673 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln18673"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln18734 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18734"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader11:0 %c4_V_15 = phi i4 %add_ln691_1119, void, i4 0, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="c4_V_15"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:1 %add_ln691_1119 = add i4 %c4_V_15, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1119"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="4">
<![CDATA[
.preheader11:2 %trunc_ln18614 = trunc i4 %c4_V_15

]]></Node>
<StgValue><ssdm name="trunc_ln18614"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader11:3 %tmp_404_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18614, i4 0

]]></Node>
<StgValue><ssdm name="tmp_404_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:4 %icmp_ln890_1165 = icmp_eq  i4 %c4_V_15, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1165"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:6 %br_ln18605 = br i1 %icmp_ln890_1165, void %.split35, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18605"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split35:0 %specloopname_ln18605 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1390

]]></Node>
<StgValue><ssdm name="specloopname_ln18605"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1165" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.split35:1 %br_ln18607 = br void

]]></Node>
<StgValue><ssdm name="br_ln18607"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1165" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1165" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln18624 = br i1 %or_ln18592, void %.loopexit1130, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18624"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1165" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader.preheader:0 %br_ln18632 = br void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln18632"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_63 = phi i5 %add_ln691_1120, void %.split33, i5 0, void %.split35

]]></Node>
<StgValue><ssdm name="c5_V_63"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1120 = add i5 %c5_V_63, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1120"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln18614 = zext i5 %c5_V_63

]]></Node>
<StgValue><ssdm name="zext_ln18614"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln18614 = add i7 %tmp_404_cast, i7 %zext_ln18614

]]></Node>
<StgValue><ssdm name="add_ln18614"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln18614_1 = zext i7 %add_ln18614

]]></Node>
<StgValue><ssdm name="zext_ln18614_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18614_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1167 = icmp_eq  i5 %c5_V_63, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1167"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln18607 = br i1 %icmp_ln890_1167, void %.split33, void

]]></Node>
<StgValue><ssdm name="br_ln18607"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split33:0 %specloopname_ln18607 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1759

]]></Node>
<StgValue><ssdm name="specloopname_ln18607"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split33:1 %tmp_386 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split33:2 %store_ln18614 = store i512 %tmp_386, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln18614"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.split33:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader9.preheader:0 %indvar_flatten60 = phi i17 %add_ln18625, void, i17 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten60"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader9.preheader:1 %indvar_flatten30 = phi i11 %select_ln890_392, void, i11 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten30"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader9.preheader:2 %indvar_flatten8 = phi i10 %select_ln890_391, void, i10 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader9.preheader:3 %c6_V_128 = phi i6 %select_ln890_388, void, i6 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_128"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9.preheader:4 %c7_V_66 = phi i4 %add_ln691_1126, void, i4 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_66"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader9.preheader:5 %add_ln18625 = add i17 %indvar_flatten60, i17 1

]]></Node>
<StgValue><ssdm name="add_ln18625"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="6">
<![CDATA[
.preheader9.preheader:6 %empty = trunc i6 %c6_V_128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader9.preheader:7 %icmp_ln18625 = icmp_eq  i17 %indvar_flatten60, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln18625"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.preheader:8 %br_ln18625 = br i1 %icmp_ln18625, void %.preheader9, void %.loopexit1130.loopexit343

]]></Node>
<StgValue><ssdm name="br_ln18625"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader9:2 %icmp_ln890_1171 = icmp_eq  i11 %indvar_flatten30, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1171"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:3 %xor_ln18625 = xor i1 %icmp_ln890_1171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18625"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:4 %icmp_ln890_1172 = icmp_eq  i4 %c7_V_66, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1172"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:5 %and_ln18625 = and i1 %icmp_ln890_1172, i1 %xor_ln18625

]]></Node>
<StgValue><ssdm name="and_ln18625"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader9:6 %icmp_ln890_1173 = icmp_eq  i10 %indvar_flatten8, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1173"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:7 %and_ln18625_1 = and i1 %icmp_ln890_1173, i1 %xor_ln18625

]]></Node>
<StgValue><ssdm name="and_ln18625_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:9 %or_ln18631 = or i1 %and_ln18625_1, i1 %icmp_ln890_1171

]]></Node>
<StgValue><ssdm name="or_ln18631"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader9:10 %select_ln18631 = select i1 %or_ln18631, i6 0, i6 %c6_V_128

]]></Node>
<StgValue><ssdm name="select_ln18631"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:11 %xor_ln18631_1 = xor i1 %or_ln18631, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18631_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:12 %and_ln18631_1 = and i1 %empty, i1 %xor_ln18631_1

]]></Node>
<StgValue><ssdm name="and_ln18631_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:13 %xor_ln18631 = xor i1 %icmp_ln890_1173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18631"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:14 %or_ln18631_1 = or i1 %icmp_ln890_1171, i1 %xor_ln18631

]]></Node>
<StgValue><ssdm name="or_ln18631_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:15 %and_ln18631 = and i1 %and_ln18625, i1 %or_ln18631_1

]]></Node>
<StgValue><ssdm name="and_ln18631"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader9:16 %add_ln691_1122 = add i6 %select_ln18631, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1122"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:18 %or_ln18632 = or i1 %and_ln18631, i1 %and_ln18625_1

]]></Node>
<StgValue><ssdm name="or_ln18632"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:19 %or_ln18632_1 = or i1 %or_ln18632, i1 %icmp_ln890_1171

]]></Node>
<StgValue><ssdm name="or_ln18632_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader9:20 %select_ln18632 = select i1 %or_ln18632_1, i4 0, i4 %c7_V_66

]]></Node>
<StgValue><ssdm name="select_ln18632"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="6">
<![CDATA[
.preheader9:21 %empty_2457 = trunc i6 %add_ln691_1122

]]></Node>
<StgValue><ssdm name="empty_2457"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader9:22 %select_ln18632_1 = select i1 %and_ln18631, i1 %empty_2457, i1 %and_ln18631_1

]]></Node>
<StgValue><ssdm name="select_ln18632_1"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader9:24 %select_ln890_388 = select i1 %and_ln18631, i6 %add_ln691_1122, i6 %select_ln18631

]]></Node>
<StgValue><ssdm name="select_ln890_388"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9:25 %tmp_384 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1122, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9:26 %tmp_385 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_128, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader9:27 %select_ln18631_1 = select i1 %or_ln18631, i4 0, i4 %tmp_385

]]></Node>
<StgValue><ssdm name="select_ln18631_1"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader9:28 %select_ln18632_2 = select i1 %and_ln18631, i4 %tmp_384, i4 %select_ln18631_1

]]></Node>
<StgValue><ssdm name="select_ln18632_2"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18625" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1130.loopexit343:0 %br_ln0 = br void %.loopexit1130

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader7.preheader:0 %indvar_flatten133 = phi i17 %add_ln18684, void, i17 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten133"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader7.preheader:1 %indvar_flatten103 = phi i11 %select_ln890_390, void, i11 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten103"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader7.preheader:2 %indvar_flatten81 = phi i10 %select_ln890_389, void, i10 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten81"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader7.preheader:3 %c6_V_127 = phi i6 %select_ln890_387, void, i6 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_127"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7.preheader:4 %c7_V_65 = phi i4 %add_ln691_1124, void, i4 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_65"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader7.preheader:5 %add_ln18684 = add i17 %indvar_flatten133, i17 1

]]></Node>
<StgValue><ssdm name="add_ln18684"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="6">
<![CDATA[
.preheader7.preheader:6 %empty_2458 = trunc i6 %c6_V_127

]]></Node>
<StgValue><ssdm name="empty_2458"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader7.preheader:7 %icmp_ln18684 = icmp_eq  i17 %indvar_flatten133, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln18684"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:8 %br_ln18684 = br i1 %icmp_ln18684, void %.preheader7, void %.loopexit1130.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18684"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7:2 %icmp_ln890_1168 = icmp_eq  i11 %indvar_flatten103, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1168"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:3 %xor_ln18684 = xor i1 %icmp_ln890_1168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18684"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4 %icmp_ln890_1169 = icmp_eq  i4 %c7_V_65, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1169"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:5 %and_ln18684 = and i1 %icmp_ln890_1169, i1 %xor_ln18684

]]></Node>
<StgValue><ssdm name="and_ln18684"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:6 %icmp_ln890_1170 = icmp_eq  i10 %indvar_flatten81, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1170"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:7 %and_ln18684_1 = and i1 %icmp_ln890_1170, i1 %xor_ln18684

]]></Node>
<StgValue><ssdm name="and_ln18684_1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:9 %or_ln18690 = or i1 %and_ln18684_1, i1 %icmp_ln890_1168

]]></Node>
<StgValue><ssdm name="or_ln18690"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7:10 %select_ln18690 = select i1 %or_ln18690, i6 0, i6 %c6_V_127

]]></Node>
<StgValue><ssdm name="select_ln18690"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:11 %xor_ln18690_1 = xor i1 %or_ln18690, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18690_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:12 %and_ln18690_1 = and i1 %empty_2458, i1 %xor_ln18690_1

]]></Node>
<StgValue><ssdm name="and_ln18690_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:13 %xor_ln18690 = xor i1 %icmp_ln890_1170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18690"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:14 %or_ln18690_1 = or i1 %icmp_ln890_1168, i1 %xor_ln18690

]]></Node>
<StgValue><ssdm name="or_ln18690_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:15 %and_ln18690 = and i1 %and_ln18684, i1 %or_ln18690_1

]]></Node>
<StgValue><ssdm name="and_ln18690"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7:16 %add_ln691_1121 = add i6 %select_ln18690, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1121"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:18 %or_ln18691 = or i1 %and_ln18690, i1 %and_ln18684_1

]]></Node>
<StgValue><ssdm name="or_ln18691"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:19 %or_ln18691_1 = or i1 %or_ln18691, i1 %icmp_ln890_1168

]]></Node>
<StgValue><ssdm name="or_ln18691_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:20 %select_ln18691 = select i1 %or_ln18691_1, i4 0, i4 %c7_V_65

]]></Node>
<StgValue><ssdm name="select_ln18691"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="6">
<![CDATA[
.preheader7:21 %empty_2459 = trunc i6 %add_ln691_1121

]]></Node>
<StgValue><ssdm name="empty_2459"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader7:22 %select_ln18691_1 = select i1 %and_ln18690, i1 %empty_2459, i1 %and_ln18690_1

]]></Node>
<StgValue><ssdm name="select_ln18691_1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7:24 %select_ln890_387 = select i1 %and_ln18690, i6 %add_ln691_1121, i6 %select_ln18690

]]></Node>
<StgValue><ssdm name="select_ln890_387"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:25 %tmp_382 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1121, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:26 %tmp_383 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_127, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:27 %select_ln18690_1 = select i1 %or_ln18690, i4 0, i4 %tmp_383

]]></Node>
<StgValue><ssdm name="select_ln18690_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:28 %select_ln18691_2 = select i1 %and_ln18690, i4 %tmp_382, i4 %select_ln18690_1

]]></Node>
<StgValue><ssdm name="select_ln18691_2"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="or_ln18592" val="1"/>
<literal name="icmp_ln18684" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1130.loopexit:0 %br_ln0 = br void %.loopexit1130

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18592" val="0"/>
</and_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="icmp_ln18684" val="1"/>
</and_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="icmp_ln18625" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1130:0 %xor_ln18717 = xor i1 %arb_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18717"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18592" val="0"/>
</and_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="icmp_ln18684" val="1"/>
</and_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="icmp_ln18625" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1130:1 %arb = or i1 %icmp_ln890313, i1 %xor_ln18717

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18592" val="0"/>
</and_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="icmp_ln18684" val="1"/>
</and_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="icmp_ln18625" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1130:2 %add_ln691_1123 = add i3 %select_ln18592, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1123"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18592" val="0"/>
</and_exp><and_exp><literal name="and_ln18592" val="1"/>
<literal name="icmp_ln18684" val="1"/>
</and_exp><and_exp><literal name="and_ln18592" val="0"/>
<literal name="icmp_ln18625" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1130:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader9:29 %tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18632, i4 %select_ln18632_2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:30 %local_C_ping_V_addr_2 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_2"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="512" op_0_bw="7">
<![CDATA[
.preheader9:32 %in_data_V_4 = load i7 %local_C_ping_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_6_C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_7_C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_8_C_IO_L2_in_boundary_x1_loop_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="1">
<![CDATA[
.preheader9:23 %zext_ln890_66 = zext i1 %select_ln18632_1

]]></Node>
<StgValue><ssdm name="zext_ln890_66"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:31 %specloopname_ln18634 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1387

]]></Node>
<StgValue><ssdm name="specloopname_ln18634"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="512" op_0_bw="7">
<![CDATA[
.preheader9:32 %in_data_V_4 = load i7 %local_C_ping_V_addr_2

]]></Node>
<StgValue><ssdm name="in_data_V_4"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:33 %data_split_V_2_addr = getelementptr i256 %data_split_V_2, i64 0, i64 %zext_ln890_66

]]></Node>
<StgValue><ssdm name="data_split_V_2_addr"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader9:34 %br_ln18636 = br void

]]></Node>
<StgValue><ssdm name="br_ln18636"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i6 0, void %.preheader9, i6 %add_ln890_201, void %ifFalse

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %n_V_2 = phi i2 0, void %.preheader9, i2 %add_ln691_1127, void %ifFalse

]]></Node>
<StgValue><ssdm name="n_V_2"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2 %p_Val2_s = phi i512 %in_data_V_4, void %.preheader9, i512 %zext_ln1497_2, void %ifFalse

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln890_201 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_201"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1175 = icmp_eq  i6 %indvar_flatten, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1175"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890_1175, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_10_C_IO_L2_in_boundary_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split39:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split39:2 %icmp_ln878_6 = icmp_eq  i2 %n_V_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_6"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split39:3 %select_ln18636 = select i1 %icmp_ln878_6, i2 0, i2 %n_V_2

]]></Node>
<StgValue><ssdm name="select_ln18636"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split39:4 %select_ln18636_1 = select i1 %icmp_ln878_6, i512 %in_data_V_4, i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="select_ln18636_1"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="2">
<![CDATA[
.split39:5 %zext_ln878_2 = zext i2 %select_ln18636

]]></Node>
<StgValue><ssdm name="zext_ln878_2"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split39:6 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:7 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1127

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="256" op_0_bw="512">
<![CDATA[
.split39:8 %trunc_ln674_2 = trunc i512 %select_ln18636_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_2"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split39:9 %data_split_V_2_addr_1 = getelementptr i256 %data_split_V_2, i64 0, i64 %zext_ln878_2

]]></Node>
<StgValue><ssdm name="data_split_V_2_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split39:10 %store_ln18644 = store i256 %trunc_ln674_2, i1 %data_split_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18644"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split39:11 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18636_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="512" op_0_bw="256">
<![CDATA[
.split39:12 %zext_ln1497_2 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_2"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split39:13 %add_ln691_1127 = add i2 %select_ln18636, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1127"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split39:14 %icmp_ln878_7 = icmp_eq  i2 %add_ln691_1127, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_7"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split39:15 %br_ln878 = br i1 %icmp_ln878_7, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="198" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_2_load = load i1 %data_split_V_2_addr

]]></Node>
<StgValue><ssdm name="data_split_V_2_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="199" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_2_load = load i1 %data_split_V_2_addr

]]></Node>
<StgValue><ssdm name="data_split_V_2_load"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_2_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="202" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln691_1126 = add i4 %select_ln18632, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1126"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18631" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln890_198 = add i10 %indvar_flatten8, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_198"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2 %select_ln890_391 = select i1 %or_ln18631, i10 1, i10 %add_ln890_198

]]></Node>
<StgValue><ssdm name="select_ln890_391"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890_199 = add i11 %indvar_flatten30, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_199"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4 %select_ln890_392 = select i1 %icmp_ln890_1171, i11 1, i11 %add_ln890_199

]]></Node>
<StgValue><ssdm name="select_ln890_392"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader8:0 %c4_V = phi i4 %add_ln691_1117, void, i4 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:1 %add_ln691_1117 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1117"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="4">
<![CDATA[
.preheader8:2 %trunc_ln18673 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln18673"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader8:3 %tmp_403_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18673, i4 0

]]></Node>
<StgValue><ssdm name="tmp_403_cast"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:4 %icmp_ln890_1164 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1164"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:6 %br_ln18664 = br i1 %icmp_ln890_1164, void %.split18, void %.loopexit1055.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18664"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln18664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1775

]]></Node>
<StgValue><ssdm name="specloopname_ln18664"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.split18:1 %br_ln18666 = br void

]]></Node>
<StgValue><ssdm name="br_ln18666"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln890_1164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1055.loopexit:0 %br_ln0 = br void %.loopexit1055

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1164" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1055:0 %br_ln18683 = br i1 %or_ln18592, void %.loopexit1130, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18683"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18592" val="1"/>
<literal name="icmp_ln890_1164" val="1"/>
</and_exp><and_exp><literal name="icmp_ln886" val="1"/>
<literal name="or_ln18592" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.preheader:0 %br_ln18691 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln18691"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i5 %add_ln691_1118, void %.split16, i5 0, void %.split18

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1118 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1118"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln18673 = zext i5 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln18673"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln18673 = add i7 %tmp_403_cast, i7 %zext_ln18673

]]></Node>
<StgValue><ssdm name="add_ln18673"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln18673_1 = zext i7 %add_ln18673

]]></Node>
<StgValue><ssdm name="zext_ln18673_1"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_1 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18673_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1166 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1166"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln18666 = br i1 %icmp_ln890_1166, void %.split16, void

]]></Node>
<StgValue><ssdm name="br_ln18666"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:0 %specloopname_ln18666 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1758

]]></Node>
<StgValue><ssdm name="specloopname_ln18666"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split16:1 %tmp_387 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_7_x124

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split16:2 %store_ln18673 = store i512 %tmp_387, i7 %local_C_ping_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18673"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.split16:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader7:29 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18691, i4 %select_ln18691_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:30 %local_C_pong_V_addr_1 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="512" op_0_bw="7">
<![CDATA[
.preheader7:32 %in_data_V_3 = load i7 %local_C_pong_V_addr_1

]]></Node>
<StgValue><ssdm name="in_data_V_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_15_C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_16_C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_17_C_IO_L2_in_boundary_x1_loop_18_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="1">
<![CDATA[
.preheader7:23 %zext_ln890_65 = zext i1 %select_ln18691_1

]]></Node>
<StgValue><ssdm name="zext_ln890_65"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:31 %specloopname_ln18693 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1115

]]></Node>
<StgValue><ssdm name="specloopname_ln18693"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="512" op_0_bw="7">
<![CDATA[
.preheader7:32 %in_data_V_3 = load i7 %local_C_pong_V_addr_1

]]></Node>
<StgValue><ssdm name="in_data_V_3"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:33 %data_split_V_1_addr = getelementptr i256 %data_split_V_1, i64 0, i64 %zext_ln890_65

]]></Node>
<StgValue><ssdm name="data_split_V_1_addr"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.preheader7:34 %br_ln18695 = br void

]]></Node>
<StgValue><ssdm name="br_ln18695"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten72 = phi i6 0, void %.preheader7, i6 %add_ln890_200, void %ifFalse65

]]></Node>
<StgValue><ssdm name="indvar_flatten72"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %n_V_1 = phi i2 0, void %.preheader7, i2 %add_ln691_1125, void %ifFalse65

]]></Node>
<StgValue><ssdm name="n_V_1"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2 %p_Val2_5 = phi i512 %in_data_V_3, void %.preheader7, i512 %zext_ln1497_1, void %ifFalse65

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln890_200 = add i6 %indvar_flatten72, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_200"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1174 = icmp_eq  i6 %indvar_flatten72, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1174"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890_1174, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_19_C_IO_L2_in_boundary_x1_loop_20_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split22:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split22:2 %icmp_ln878_4 = icmp_eq  i2 %n_V_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split22:3 %select_ln18695 = select i1 %icmp_ln878_4, i2 0, i2 %n_V_1

]]></Node>
<StgValue><ssdm name="select_ln18695"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split22:4 %select_ln18695_1 = select i1 %icmp_ln878_4, i512 %in_data_V_3, i512 %p_Val2_5

]]></Node>
<StgValue><ssdm name="select_ln18695_1"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="2">
<![CDATA[
.split22:5 %zext_ln878_1 = zext i2 %select_ln18695

]]></Node>
<StgValue><ssdm name="zext_ln878_1"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split22:6 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:7 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1151

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="256" op_0_bw="512">
<![CDATA[
.split22:8 %trunc_ln674_1 = trunc i512 %select_ln18695_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split22:9 %data_split_V_1_addr_1 = getelementptr i256 %data_split_V_1, i64 0, i64 %zext_ln878_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split22:10 %store_ln18703 = store i256 %trunc_ln674_1, i1 %data_split_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18703"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split22:11 %r_3 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18695_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="512" op_0_bw="256">
<![CDATA[
.split22:12 %zext_ln1497_1 = zext i256 %r_3

]]></Node>
<StgValue><ssdm name="zext_ln1497_1"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split22:13 %add_ln691_1125 = add i2 %select_ln18695, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1125"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split22:14 %icmp_ln878_5 = icmp_eq  i2 %add_ln691_1125, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split22:15 %br_ln878 = br i1 %icmp_ln878_5, void %ifFalse65, void %ifTrue64

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
ifFalse65:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="269" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue64:0 %data_split_V_1_load = load i1 %data_split_V_1_addr

]]></Node>
<StgValue><ssdm name="data_split_V_1_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="270" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue64:0 %data_split_V_1_load = load i1 %data_split_V_1_addr

]]></Node>
<StgValue><ssdm name="data_split_V_1_load"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue64:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
ifTrue64:2 %br_ln0 = br void %ifFalse65

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="273" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln691_1124 = add i4 %select_ln18691, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1124"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18690" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln890_196 = add i10 %indvar_flatten81, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_196"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2 %select_ln890_389 = select i1 %or_ln18690, i10 1, i10 %add_ln890_196

]]></Node>
<StgValue><ssdm name="select_ln890_389"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890_197 = add i11 %indvar_flatten103, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_197"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4 %select_ln890_390 = select i1 %icmp_ln890_1168, i11 1, i11 %add_ln890_197

]]></Node>
<StgValue><ssdm name="select_ln890_390"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="279" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten214 = phi i17 %add_ln18727, void, i17 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten214"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %indvar_flatten184 = phi i11 %select_ln890_386, void, i11 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten184"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten162 = phi i10 %select_ln890_385, void, i10 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten162"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V = phi i6 %select_ln890, void, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c7_V = phi i4 %add_ln691_1115, void, i4 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:5 %add_ln18727 = add i17 %indvar_flatten214, i17 1

]]></Node>
<StgValue><ssdm name="add_ln18727"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:6 %empty_2460 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2460"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:7 %icmp_ln18727 = icmp_eq  i17 %indvar_flatten214, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln18727"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln18727 = br i1 %icmp_ln18727, void %.preheader, void %.loopexit1126

]]></Node>
<StgValue><ssdm name="br_ln18727"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2 %icmp_ln890_1160 = icmp_eq  i11 %indvar_flatten184, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1160"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:3 %xor_ln18727 = xor i1 %icmp_ln890_1160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18727"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4 %icmp_ln890_1161 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1161"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:5 %and_ln18727 = and i1 %icmp_ln890_1161, i1 %xor_ln18727

]]></Node>
<StgValue><ssdm name="and_ln18727"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:6 %icmp_ln890_1162 = icmp_eq  i10 %indvar_flatten162, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1162"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:7 %and_ln18727_1 = and i1 %icmp_ln890_1162, i1 %xor_ln18727

]]></Node>
<StgValue><ssdm name="and_ln18727_1"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %or_ln18733 = or i1 %and_ln18727_1, i1 %icmp_ln890_1160

]]></Node>
<StgValue><ssdm name="or_ln18733"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:10 %select_ln18733 = select i1 %or_ln18733, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln18733"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %xor_ln18733_1 = xor i1 %or_ln18733, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18733_1"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %and_ln18733_1 = and i1 %empty_2460, i1 %xor_ln18733_1

]]></Node>
<StgValue><ssdm name="and_ln18733_1"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %xor_ln18733 = xor i1 %icmp_ln890_1162, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18733"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %or_ln18733_1 = or i1 %icmp_ln890_1160, i1 %xor_ln18733

]]></Node>
<StgValue><ssdm name="or_ln18733_1"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %and_ln18733 = and i1 %and_ln18727, i1 %or_ln18733_1

]]></Node>
<StgValue><ssdm name="and_ln18733"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:16 %add_ln691 = add i6 %select_ln18733, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %or_ln18734 = or i1 %and_ln18733, i1 %and_ln18727_1

]]></Node>
<StgValue><ssdm name="or_ln18734"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %or_ln18734_1 = or i1 %or_ln18734, i1 %icmp_ln890_1160

]]></Node>
<StgValue><ssdm name="or_ln18734_1"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:20 %select_ln18734 = select i1 %or_ln18734_1, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln18734"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="6">
<![CDATA[
.preheader:21 %empty_2461 = trunc i6 %add_ln691

]]></Node>
<StgValue><ssdm name="empty_2461"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:22 %select_ln18734_1 = select i1 %and_ln18733, i1 %empty_2461, i1 %and_ln18733_1

]]></Node>
<StgValue><ssdm name="select_ln18734_1"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:24 %select_ln890 = select i1 %and_ln18733, i6 %add_ln691, i6 %select_ln18733

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:25 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:26 %tmp_379 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:27 %select_ln18733_1 = select i1 %or_ln18733, i4 0, i4 %tmp_379

]]></Node>
<StgValue><ssdm name="select_ln18733_1"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:28 %select_ln18734_2 = select i1 %and_ln18733, i4 %tmp, i4 %select_ln18733_1

]]></Node>
<StgValue><ssdm name="select_ln18734_2"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18727" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0">
<![CDATA[
.loopexit1126:0 %ret_ln18796 = ret

]]></Node>
<StgValue><ssdm name="ret_ln18796"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader:29 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18734, i4 %select_ln18734_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="512" op_0_bw="7">
<![CDATA[
.preheader:32 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_21_C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_22_C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_23_C_IO_L2_in_boundary_x1_loop_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="1">
<![CDATA[
.preheader:23 %zext_ln890 = zext i1 %select_ln18734_1

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:31 %specloopname_ln18736 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1159

]]></Node>
<StgValue><ssdm name="specloopname_ln18736"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="512" op_0_bw="7">
<![CDATA[
.preheader:32 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:33 %data_split_V_addr156 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln890

]]></Node>
<StgValue><ssdm name="data_split_V_addr156"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
.preheader:34 %br_ln18738 = br void

]]></Node>
<StgValue><ssdm name="br_ln18738"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten153 = phi i6 0, void %.preheader, i6 %add_ln890_194, void %ifFalse146

]]></Node>
<StgValue><ssdm name="indvar_flatten153"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %n_V = phi i2 0, void %.preheader, i2 %add_ln691_1116, void %ifFalse146

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2 %p_Val2_6 = phi i512 %in_data_V, void %.preheader, i512 %zext_ln1497, void %ifFalse146

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln890_194 = add i6 %indvar_flatten153, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_194"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1163 = icmp_eq  i6 %indvar_flatten153, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1163"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890_1163, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_boundary_x1_loop_25_C_IO_L2_in_boundary_x1_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split5:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5:2 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split5:3 %select_ln18738 = select i1 %icmp_ln878, i2 0, i2 %n_V

]]></Node>
<StgValue><ssdm name="select_ln18738"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split5:4 %select_ln18738_1 = select i1 %icmp_ln878, i512 %in_data_V, i512 %p_Val2_6

]]></Node>
<StgValue><ssdm name="select_ln18738_1"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="2">
<![CDATA[
.split5:5 %zext_ln878 = zext i2 %select_ln18738

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split5:6 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:7 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1144

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="256" op_0_bw="512">
<![CDATA[
.split5:8 %trunc_ln674 = trunc i512 %select_ln18738_1

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:9 %data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="data_split_V_addr"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split5:10 %store_ln18746 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln18746"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:11 %r_4 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18738_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_4"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="512" op_0_bw="256">
<![CDATA[
.split5:12 %zext_ln1497 = zext i256 %r_4

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5:13 %add_ln691_1116 = add i2 %select_ln18738, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1116"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5:14 %icmp_ln878_3 = icmp_eq  i2 %add_ln691_1116, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5:15 %br_ln878 = br i1 %icmp_ln878_3, void %ifFalse146, void %ifTrue145

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
ifFalse146:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="348" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue145:0 %data_split_V_load = load i1 %data_split_V_addr156

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="349" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue145:0 %data_split_V_load = load i1 %data_split_V_addr156

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="350" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue145:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_7_x1136, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="351" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
ifTrue145:2 %br_ln0 = br void %ifFalse146

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="352" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln691_1115 = add i4 %select_ln18734, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1115"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18733" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln890 = add i10 %indvar_flatten162, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2 %select_ln890_385 = select i1 %or_ln18733, i10 1, i10 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_385"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890_193 = add i11 %indvar_flatten184, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_193"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4 %select_ln890_386 = select i1 %icmp_ln890_1160, i11 1, i11 %add_ln890_193

]]></Node>
<StgValue><ssdm name="select_ln890_386"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
