#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jul  4 22:34:50 2020
# Process ID: 7065
# Current directory: /home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.runs/synth_1/top.vds
# Journal file: /home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2119.648 ; gain = 0.000 ; free physical = 676 ; free virtual = 2621
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2489] overwriting existing secondary unit main [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/rowcolcntr.vhd:67]
INFO: [Synth 8-638] synthesizing module 'top' [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/top.vhd:59]
INFO: [Synth 8-638] synthesizing module 'core_t' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/core.vhd:47]
	Parameter xm bound to: 1 - type: integer 
	Parameter ym bound to: 1 - type: integer 
	Parameter xMy bound to: 598 - type: integer 
	Parameter yMy bound to: 598 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RGBtoHSV_main' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/rgbtohsv.vhdl:26]
WARNING: [Synth 8-614] signal 'de' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/rgbtohsv.vhdl:29]
INFO: [Synth 8-256] done synthesizing module 'RGBtoHSV_main' (1#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/rgbtohsv.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'rgblum' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/rgblum.vhd:23]
INFO: [Synth 8-3491] module 'controlsat' declared at '/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/controlsat.vhd:15' bound to instance 'MXN1' of component 'controlsat' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/rgblum.vhd:40]
INFO: [Synth 8-638] synthesizing module 'controlsat' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/controlsat.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'controlsat' (2#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/controlsat.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'rgblum' (3#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/rgblum.vhd:23]
INFO: [Synth 8-638] synthesizing module 'crcntr' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/rowcolcntr.vhd:67]
	Parameter xm bound to: 1 - type: integer 
	Parameter ym bound to: 1 - type: integer 
	Parameter xMy bound to: 598 - type: integer 
	Parameter yMy bound to: 598 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'crcntr' (4#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/rowcolcntr.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pipe' [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/pipe.vhd:27]
	Parameter uw bound to: 78 - type: integer 
	Parameter sw bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipe' (5#1) [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/pipe.vhd:27]
INFO: [Synth 8-638] synthesizing module 'segmentor' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/sgm.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'treeChain' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/treeChain.vhdl:23]
	Parameter typ bound to: <= - type: string 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'treeChain' (6#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/treeChain.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'segmentor' (7#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/sgm.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'pipe__parameterized0' [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/pipe.vhd:27]
	Parameter uw bound to: 78 - type: integer 
	Parameter sw bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipe__parameterized0' (7#1) [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/pipe.vhd:27]
INFO: [Synth 8-638] synthesizing module 'treeclass' [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/treeclass.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fivebinhisto' [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/fivebinhisto.vhd:137]
	Parameter b0 bound to: 8'b00000000 
	Parameter b1 bound to: 8'b00110011 
	Parameter b2 bound to: 8'b01100110 
	Parameter b3 bound to: 8'b10011001 
	Parameter b4 bound to: 8'b11001100 
	Parameter b5 bound to: 8'b11111111 
WARNING: [Synth 8-614] signal 'bi4' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/fivebinhisto.vhd:141]
WARNING: [Synth 8-614] signal 'bi3' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/fivebinhisto.vhd:141]
WARNING: [Synth 8-614] signal 'bi2' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/fivebinhisto.vhd:141]
WARNING: [Synth 8-614] signal 'bi1' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/fivebinhisto.vhd:141]
WARNING: [Synth 8-614] signal 'bi0' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/fivebinhisto.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'fivebinhisto' (8#1) [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/fivebinhisto.vhd:137]
INFO: [Synth 8-638] synthesizing module 'colorer' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/clclass.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'treeChain__parameterized0' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/treeChain.vhdl:23]
	Parameter typ bound to: <= - type: string 
	Parameter width bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'treeChain__parameterized0' (8#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/treeChain.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'colorer' (9#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/clclass.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'treeclass' (10#1) [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/treeclass.vhd:22]
INFO: [Synth 8-638] synthesizing module 'videoMux' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/videoMux.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'videoMux' (11#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/videoMux.vhd:24]
INFO: [Synth 8-638] synthesizing module 'drawer' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/drawer.vhd:23]
	Parameter xm bound to: 1 - type: integer 
	Parameter ym bound to: 1 - type: integer 
	Parameter xMy bound to: 598 - type: integer 
	Parameter yMy bound to: 598 - type: integer 
WARNING: [Synth 8-614] signal 'row' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/drawer.vhd:38]
WARNING: [Synth 8-614] signal 'col' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/drawer.vhd:38]
WARNING: [Synth 8-614] signal 'roien' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/drawer.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'drawer' (12#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/drawer.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'core_t' (13#1) [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/core.vhd:47]
INFO: [Synth 8-638] synthesizing module 'fourdigitdriver' [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:51]
	Parameter mode bound to: 1'b0 
WARNING: [Synth 8-614] signal 'D3' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:117]
WARNING: [Synth 8-614] signal 'D2' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:117]
WARNING: [Synth 8-614] signal 'D1' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:117]
WARNING: [Synth 8-614] signal 'D0' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:117]
WARNING: [Synth 8-614] signal 'D7' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:117]
WARNING: [Synth 8-614] signal 'D6' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:117]
WARNING: [Synth 8-614] signal 'D5' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:117]
WARNING: [Synth 8-614] signal 'D4' is read in the process but is not in the sensitivity list [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'fourdigitdriver' (14#1) [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/4digitdriver.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/sources_1/new/top.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2119.648 ; gain = 0.000 ; free physical = 703 ; free virtual = 2651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2119.648 ; gain = 0.000 ; free physical = 701 ; free virtual = 2649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2119.648 ; gain = 0.000 ; free physical = 701 ; free virtual = 2649
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2119.648 ; gain = 0.000 ; free physical = 691 ; free virtual = 2640
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-507] No nets matched 'LED_OBUF[15]'. [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'JA_IBUF[0]'. [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'JA_IBUF[1]'. [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'JA_IBUF[3]'. [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.355 ; gain = 0.000 ; free physical = 579 ; free virtual = 2545
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2186.355 ; gain = 0.000 ; free physical = 579 ; free virtual = 2545
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2186.355 ; gain = 66.707 ; free physical = 658 ; free virtual = 2625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2186.355 ; gain = 66.707 ; free physical = 658 ; free virtual = 2625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2186.355 ; gain = 66.707 ; free physical = 658 ; free virtual = 2625
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'MAX_reg' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/controlsat.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'MIN_reg' [/home/tonny/Documents/Maestria/CFPGA2/CFPGA/PythonCompleto/vhdls/controlsat.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 2186.355 ; gain = 66.707 ; free physical = 636 ; free virtual = 2605
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top/sgm/c14' (treeChain) to 'top/sgm/c15744'
INFO: [Synth 8-223] decloning instance 'top/sgm/c115' (treeChain) to 'top/sgm/c61'
INFO: [Synth 8-223] decloning instance 'top/sgm/c245' (treeChain) to 'top/sgm/c123'
INFO: [Synth 8-223] decloning instance 'top/sgm/c490' (treeChain) to 'top/sgm/c3936'
INFO: [Synth 8-223] decloning instance 'top/sgm/c490' (treeChain) to 'top/sgm/c7874'
INFO: [Synth 8-223] decloning instance 'top/sgm/c490' (treeChain) to 'top/sgm/c7875'
INFO: [Synth 8-223] decloning instance 'top/sgm/c490' (treeChain) to 'top/sgm/c7896'
INFO: [Synth 8-223] decloning instance 'top/sgm/c490' (treeChain) to 'top/sgm/c3950'
INFO: [Synth 8-223] decloning instance 'top/sgm/c1962' (treeChain) to 'top/sgm/c984'
INFO: [Synth 8-223] decloning instance 'top/sgm/c1962' (treeChain) to 'top/sgm/c1975'
INFO: [Synth 8-223] decloning instance 'top/sgm/c3924' (treeChain) to 'top/sgm/c982'
INFO: [Synth 8-223] decloning instance 'top/cltree/classer/c2' (treeChain__parameterized0) to 'top/cltree/classer/c3'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   50 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 30    
	   3 Input   14 Bit       Adders := 2     
	   4 Input   14 Bit       Adders := 2     
	   5 Input   14 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               78 Bit    Registers := 3     
	               64 Bit    Registers := 30    
	               50 Bit    Registers := 6     
	               14 Bit    Registers := 60    
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	              14x32  Multipliers := 30    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 60    
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 42    
	   8 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:05:12 . Memory (MB): peak = 2186.355 ; gain = 66.707 ; free physical = 1241 ; free virtual = 2555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:05:23 . Memory (MB): peak = 2186.355 ; gain = 66.707 ; free physical = 1080 ; free virtual = 2423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:05:36 . Memory (MB): peak = 2186.355 ; gain = 66.707 ; free physical = 1046 ; free virtual = 2390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:05:54 . Memory (MB): peak = 2208.129 ; gain = 88.480 ; free physical = 1029 ; free virtual = 2374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:05:59 . Memory (MB): peak = 2208.129 ; gain = 88.480 ; free physical = 1026 ; free virtual = 2370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:05:59 . Memory (MB): peak = 2208.129 ; gain = 88.480 ; free physical = 1026 ; free virtual = 2370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:06:02 . Memory (MB): peak = 2208.129 ; gain = 88.480 ; free physical = 1023 ; free virtual = 2367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:06:02 . Memory (MB): peak = 2208.129 ; gain = 88.480 ; free physical = 1023 ; free virtual = 2367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:06:02 . Memory (MB): peak = 2208.129 ; gain = 88.480 ; free physical = 1023 ; free virtual = 2367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:06:02 . Memory (MB): peak = 2208.129 ; gain = 88.480 ; free physical = 1023 ; free virtual = 2367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |  7280|
|3     |LUT1   |  1228|
|4     |LUT2   |  1484|
|5     |LUT3   | 25098|
|6     |LUT4   |   448|
|7     |LUT5   |   566|
|8     |LUT6   |   859|
|9     |FDCE   |   904|
|10    |FDRE   |   256|
|11    |LD     |    14|
|12    |IBUF   |    25|
|13    |OBUF   |    36|
|14    |OBUFT  |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:06:02 . Memory (MB): peak = 2208.129 ; gain = 88.480 ; free physical = 1023 ; free virtual = 2367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:06:08 . Memory (MB): peak = 2212.039 ; gain = 25.684 ; free physical = 3660 ; free virtual = 5067
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:06:13 . Memory (MB): peak = 2212.039 ; gain = 92.391 ; free physical = 3663 ; free virtual = 5067
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2212.039 ; gain = 0.000 ; free physical = 3638 ; free virtual = 5044
INFO: [Netlist 29-17] Analyzing 7294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.965 ; gain = 0.000 ; free physical = 3569 ; free virtual = 4981
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 23 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:06:29 . Memory (MB): peak = 2274.965 ; gain = 155.609 ; free physical = 3725 ; free virtual = 5137
INFO: [Common 17-1381] The checkpoint '/home/tonny/Documents/Maestria/CFPGA2/vivaProj/Master.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2306.980 ; gain = 32.016 ; free physical = 3719 ; free virtual = 5138
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul  4 22:41:34 2020...
