#as: -mcpu=hs6x
#source: load.s
#objdump: -d --prefix-addresses --show-raw-insn

.*: +file format elf64-.*arc64


Disassembly of section .text:
0x[0-9a-f]+ 2031 8f01 ffff f020 	ldl	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2030 0f01 ffff f020 	ld	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2032 0f01 ffff f020 	ldb	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 20f2 0f02 ffff f020 	lddl	r2r3,\[r0,-4064@s32\]
0x[0-9a-f]+ 2034 0f01 ffff f020 	ldh	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2431 f001 ffff f020 	ldl	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2430 7001 ffff f020 	ld	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2432 7001 ffff f020 	ldb	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 24f2 7002 ffff f020 	lddl	r2r3,\[-4064@s32,r0\]
0x[0-9a-f]+ 2434 7001 ffff f020 	ldh	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2631 f001 ffff f020 	ldl	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2630 7001 ffff f020 	ld	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2632 7001 ffff f020 	ldb	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 26f2 7002 ffff f020 	lddl	r2r3,\[0xfffff020,r0\]
0x[0-9a-f]+ 2634 7001 ffff f020 	ldh	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2031 8f81 ffff f020 	ldl	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2030 0f81 ffff f020 	ld	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2032 0f81 ffff f020 	ldb	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 20f2 0f82 ffff f020 	lddl	r2r3,\[r0,0xfffff020\]
0x[0-9a-f]+ 2034 0f81 ffff f020 	ldh	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2071 8f01 ffff f020 	ldl.aw	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2070 0f01 ffff f020 	ld.aw	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2072 0f01 ffff f020 	ldb.aw	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 20f3 0f02 ffff f020 	lddl.aw	r2r3,\[r0,-4064@s32\]
0x[0-9a-f]+ 2074 0f01 ffff f020 	ldh.aw	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2471 f001 ffff f020 	ldl.aw	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2470 7001 ffff f020 	ld.aw	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2472 7001 ffff f020 	ldb.aw	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2474 7001 ffff f020 	ldh.aw	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2671 f001 ffff f020 	ldl.aw	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2670 7001 ffff f020 	ld.aw	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2672 7001 ffff f020 	ldb.aw	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2674 7001 ffff f020 	ldh.aw	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2071 8f81 ffff f020 	ldl.aw	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2070 0f81 ffff f020 	ld.aw	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2072 0f81 ffff f020 	ldb.aw	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 20f3 0f82 ffff f020 	lddl.aw	r2r3,\[r0,0xfffff020\]
0x[0-9a-f]+ 2074 0f81 ffff f020 	ldh.aw	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2030 8f01 ffff f020 	ld.di	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2032 8f01 ffff f020 	ldb.di	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2034 8f01 ffff f020 	ldh.di	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2430 f001 ffff f020 	ld.di	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2432 f001 ffff f020 	ldb.di	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2434 f001 ffff f020 	ldh.di	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2630 f001 ffff f020 	ld.di	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2632 f001 ffff f020 	ldb.di	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2634 f001 ffff f020 	ldh.di	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2030 8f81 ffff f020 	ld.di	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2032 8f81 ffff f020 	ldb.di	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2034 8f81 ffff f020 	ldh.di	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2031 0f01 ffff f020 	ld.x	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2033 0f01 ffff f020 	ldb.x	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2035 0f01 ffff f020 	ldh.x	r1,\[r0,-4064@s32\]
0x[0-9a-f]+ 2431 7001 ffff f020 	ld.x	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2433 7001 ffff f020 	ldb.x	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2435 7001 ffff f020 	ldh.x	r1,\[-4064@s32,r0\]
0x[0-9a-f]+ 2631 7001 ffff f020 	ld.x	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2633 7001 ffff f020 	ldb.x	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2635 7001 ffff f020 	ldh.x	r1,\[0xfffff020,r0\]
0x[0-9a-f]+ 2031 0f81 ffff f020 	ld.x	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2033 0f81 ffff f020 	ldb.x	r1,\[r0,0xfffff020\]
0x[0-9a-f]+ 2035 0f81 ffff f020 	ldh.x	r1,\[r0,0xfffff020\]
