Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2-6_Full64; Runtime version O-2018.09-SP2-6_Full64;  Mar 17 10:20 2020
NOTE: automatic random seed used: 4125176412
tb.card.fpga.CL.core_clk_gen with cycle_time_p      400000
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[0].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[1].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[2].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[1].x[3].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[0].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[1].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[2].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[2].x[3].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[0].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[1].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[2].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[3].x[3].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[0].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[1].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[2].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.rtr.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.endp.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.endp.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.vcore.int_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_2r1w_sync: instantiating width_p=         32, els_p=         32, read_write_same_addr_p=1, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.vcore.float_rf.rf_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.vcore.dmem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.vcore.dmem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.vcore.dmem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.vcore.dmem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=         32, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.vcore.dmem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=         46, els_p=       1024 (tb.card.fpga.CL.manycore_wrapper.manycore.y[4].x[3].tile.proc.h.z.vcore.icache0.imem_0.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[0].io_router.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[1].io_router.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[2].io_router.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[0].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[0].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[0].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[0].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[0].bmrb.rof[4].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[1].bmrb.rof[0].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[1].bmrb.rof[1].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[1].bmrb.rof[2].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[1].bmrb.rof[3].fi.twofer.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.manycore_wrapper.manycore.io[3].io_router.rof[1].bmrb.rof[4].fi.twofer.mem_1r1w)
## ----------------------------------------------------------------
## MANYCORE HETERO TYPE CONFIGUREATIONS
## ----------------------------------------------------------------
## 0,0,0,0, //Ignored, Set to IO Router
## 0,0,0,0,
## 0,0,0,0,
## 0,0,0,0,
## 0,0,0,0,
## ----------------------------------------------------------------
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=         16, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.async_buf.left2right_fwd.MSYNC_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=         16, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.async_buf.right2left_rev.MSYNC_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=         16, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.async_buf.left2right_rev.MSYNC_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=         16, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.async_buf.right2left_fwd.MSYNC_1r1w)
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.mcl_to_axil.mc_ep_to_fifos.epsd.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.mcl_to_axil.mc_ep_to_fifos.epsd.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.mcl_to_axil.tx.sipof_req.fifos[0].twofifo.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=        128, els_p=        256, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.mcl_to_axil.tx.fifo_rsp.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=        128, els_p=        256, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.mcl_to_axil.rx.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=       1019, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.mcl_to_axil.tx.fifo_req.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[4].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[5].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[6].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[7].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[8].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[9].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[10].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[11].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[12].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[13].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[14].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[15].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[16].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[17].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[18].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[19].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[20].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[21].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[22].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[23].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[24].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[25].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[26].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[27].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[28].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[29].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[30].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem.synth.bk[31].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.dma.out_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.link_to_cache.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.link_to_cache.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.dma.in_fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=        256, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.data_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        160, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.tag_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[0].vcache.cache.stat_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[4].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[5].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[6].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[7].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[8].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[9].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[10].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[11].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[12].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[13].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[14].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[15].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[16].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[17].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[18].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[19].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[20].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[21].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[22].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[23].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[24].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[25].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[26].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[27].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[28].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[29].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[30].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem.synth.bk[31].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.dma.out_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.link_to_cache.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.link_to_cache.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.dma.in_fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=        256, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.data_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        160, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.tag_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[1].vcache.cache.stat_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[4].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[5].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[6].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[7].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[8].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[9].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[10].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[11].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[12].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[13].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[14].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[15].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[16].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[17].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[18].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[19].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[20].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[21].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[22].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[23].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[24].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[25].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[26].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[27].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[28].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[29].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[30].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem.synth.bk[31].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.dma.out_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.link_to_cache.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.link_to_cache.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.dma.in_fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=        256, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.data_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        160, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.tag_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[2].vcache.cache.stat_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[4].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[5].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[6].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[7].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[8].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[9].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[10].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[11].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[12].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[13].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[14].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[15].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[16].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[17].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[18].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[19].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[20].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[21].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[22].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[23].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[24].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[25].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[26].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[27].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[28].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[29].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[30].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem.synth.bk[31].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.dma.out_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.link_to_cache.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.link_to_cache.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.dma.in_fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=        256, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.data_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        160, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.tag_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[3].vcache.cache.stat_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[4].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[5].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[6].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[7].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[8].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[9].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[10].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[11].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[12].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[13].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[14].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[15].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[16].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[17].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[18].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[19].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[20].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[21].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[22].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[23].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[24].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[25].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[26].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[27].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[28].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[29].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[30].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem.synth.bk[31].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.dma.out_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.link_to_cache.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.link_to_cache.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.dma.in_fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=        256, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.data_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        160, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.tag_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[4].vcache.cache.stat_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[4].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[5].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[6].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[7].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[8].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[9].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[10].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[11].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[12].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[13].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[14].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[15].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[16].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[17].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[18].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[19].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[20].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[21].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[22].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[23].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[24].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[25].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[26].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[27].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[28].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[29].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[30].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem.synth.bk[31].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.dma.out_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.link_to_cache.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.link_to_cache.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.dma.in_fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=        256, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.data_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        160, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.tag_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[5].vcache.cache.stat_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[4].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[5].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[6].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[7].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[8].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[9].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[10].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[11].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[12].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[13].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[14].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[15].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[16].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[17].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[18].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[19].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[20].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[21].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[22].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[23].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[24].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[25].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[26].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[27].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[28].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[29].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[30].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem.synth.bk[31].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.dma.out_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.link_to_cache.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.link_to_cache.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.dma.in_fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=        256, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.data_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        160, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.tag_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[6].vcache.cache.stat_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[0].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[1].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[2].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[3].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[4].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[5].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[6].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[7].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[8].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[9].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[10].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[11].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[12].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[13].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[14].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[15].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[16].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[17].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[18].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[19].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[20].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[21].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[22].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[23].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[24].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[25].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[26].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[27].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[28].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[29].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[30].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1rw_sync_synth: instantiating width_p=          8, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem.synth.bk[31].mem_1rw_sync.synth)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.dma.out_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         44, els_p=          2, read_write_same_addr_p=          1, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.link_to_cache.bme.returned_fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         81, els_p=          4, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.link_to_cache.bme.fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.dma.in_fifo.unhardened.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_byte: instantiating data_width_p=        256, els_p=        512 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.data_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=        160, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.tag_mem)
## COSIM_WRAPPER.bsg_mem_1rw_sync_mask_write_bit: instantiating width_p=         15, els_p=         64 (tb.card.fpga.CL.lv1_vcache.vcache[7].vcache.cache.stat_mem)
tb.card.fpga.CL.lv2_ramulator_hbm.clk_gen with cycle_time_p        1000
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=        256, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.tx0.data_afifo.MSYNC_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.tx0.genblk1[0].sipo.fifos[0].twofifo.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.tx0.genblk1[1].sipo.fifos[0].twofifo.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.tx0.genblk1[2].sipo.fifos[0].twofifo.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.tx0.genblk1[3].sipo.fifos[0].twofifo.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.tx0.genblk1[4].sipo.fifos[0].twofifo.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.tx0.genblk1[5].sipo.fifos[0].twofifo.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.tx0.genblk1[6].sipo.fifos[0].twofifo.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         32, els_p=          2, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.tx0.genblk1[7].sipo.fifos[0].twofifo.fifo.mem_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=        256, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.rx0.data_afifo.MSYNC_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         29, els_p=          8, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.rx0.ch_addr_afifo.MSYNC_1r1w)
## COSIM_WRAPPER.bsg_mem_1r1w: instantiating width_p=         30, els_p=         32, read_write_same_addr_p=          0, harden_p=          0 (tb.card.fpga.CL.lv2_ramulator_hbm.genblk3[0].cache_to_test_dram.req_afifo.MSYNC_1r1w)
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
==================== BSG MACHINE SETTINGS: ====================
[INFO][TESTBENCH] BSG_MACHINE_GLOBAL_X                 =           4
[INFO][TESTBENCH] BSG_MACHINE_GLOBAL_Y                 =           4
[INFO][TESTBENCH] BSG_MACHINE_VCACHE_SET               =          64
[INFO][TESTBENCH] BSG_MACHINE_VCACHE_WAY               =           8
[INFO][TESTBENCH] BSG_MACHINE_VCACHE_BLOCK_SIZE_WORDS  =           8
[INFO][TESTBENCH] BSG_MACHINE_MAX_EPA_WIDTH            =          28
[INFO][TESTBENCH] BSG_MACHINE_MEM_CFG                  = e_vcache_blocking_dramsim3_hbm2_4gb_x128
BSG INFO: Unified Main Regression Test (COSIMULATION)
"/mnt/users/spin0/no_backup/eafurst/bsg_bladerunner/bsg_manycore/v/bsg_manycore_endpoint_standard.v", 346: tb.card.fpga.CL.mcl_to_axil.mc_ep_to_fifos.epsd.genblk2.unnamed$$_0: started at 32888000ps failed at 32888000ps
	Offending '((out_credits_o === 'x) || (out_credits_o > 5'b0))'
## out of remote store credits(= 0) x,y=0,1 displaying only once (tb.card.fpga.CL.mcl_to_axil.mc_ep_to_fifos.epsd)
##   (this may be a performance problem; or normal behavior)
[INFO][RX] Unfreezing tile t=12141200000, x=0, y=2
[INFO][RX] Unfreezing tile t=12146400000, x=1, y=2
[INFO][RX] Unfreezing tile t=12152400000, x=2, y=2
[INFO][RX] Unfreezing tile t=12159200000, x=3, y=2
[INFO][RX] Unfreezing tile t=12163600000, x=0, y=3
[INFO][RX] Unfreezing tile t=12169600000, x=1, y=3
[INFO][RX] Unfreezing tile t=12176400000, x=2, y=3
[INFO][RX] Unfreezing tile t=12184000000, x=3, y=3
[INFO][RX] Unfreezing tile t=12189200000, x=0, y=4
[INFO][RX] Unfreezing tile t=12196000000, x=1, y=4
[INFO][RX] Unfreezing tile t=12203600000, x=2, y=4
[INFO][RX] Unfreezing tile t=12212000000, x=3, y=4
[INFO][RX] Unfreezing tile t=12218000000, x=0, y=5
[INFO][RX] Unfreezing tile t=12225600000, x=1, y=5
[INFO][RX] Unfreezing tile t=12234000000, x=2, y=5
[INFO][RX] Unfreezing tile t=12240208000, x=3, y=5

Info: [STACK_OVERFLOW] Stack Overflow Detected.
Warning: [STACK_INCREASE_STEP_TOO_LARGE] Failed to increase stack by 117281567384512 bytes
Info: [CURRENT_STACK_LIMIT] Current stack limit is 8395776 bytes
	If current stack limit is low then increase the stack limit of the SHELL by
	limit stacksize <number> 
	and rerun the job.


An unexpected termination has occurred in ./bfs_pull_benchmark.cosim due to a signal: Segmentation fault
Hostname kk9.cs.washington.edu

During DPI-C function call Function="cosim_main" from /mnt/users/spin0/no_backup/eafurst/bsg_bladerunner/bsg_replicant/../aws-fpga/hdk/common/verif/tb/sv/tb.sv, 16

Command line: ./bfs_pull_benchmark.cosim +ntb_random_seed_automatic +rad "+c_args=kernel.riscv v0"

--- Stack trace follows:

Dumping VCS Annotated Stack:
#0  0x0000155549daa41c in waitpid () from /lib64/libc.so.6
#1  0x0000155549d27f12 in do_system () from /lib64/libc.so.6
#2  0x000015555167766c in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313e639d2928478c79b3f673f99203bcf8be64600612100082236bffb2007f1e0ef9 () from /gro/cad/synopsys/vcs-mx/O-2018.09-SP2-6/linux64/lib/liberrorinf.so
#3  0x00001555516791ae in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313efba706aab251478fa49e66610e453774633a6c152e7ef778f2202cda681f3d4e () from /gro/cad/synopsys/vcs-mx/O-2018.09-SP2-6/linux64/lib/liberrorinf.so
#4  0x0000155551671b33 in SNPSle_d35ca1ff70d465c2b9b1a72eee90a506fdd009d3de3db1de () from /gro/cad/synopsys/vcs-mx/O-2018.09-SP2-6/linux64/lib/liberrorinf.so
#5  0x000015554de14f9f in SNPSle_64133461705005bb725549e2e6fa1b3f () from /gro/cad/synopsys/vcs-mx/O-2018.09-SP2-6/linux64/lib/libvcsnew.so
#6  0x000015554dc4ef69 in SNPSle_82244d58c54c18c70d63edc9becab634 () from /gro/cad/synopsys/vcs-mx/O-2018.09-SP2-6/linux64/lib/libvcsnew.so
#8  0x000015554dc4ec08 in SNPSle_82244d58c54c18c70d63edc9becab634 () from /gro/cad/synopsys/vcs-mx/O-2018.09-SP2-6/linux64/lib/libvcsnew.so
#10 0x000000000042f4b0 in launch(int, char**) ()
#11 0x000000000042f86a in cosim_main ()
#12 0x0000155551e36bf4 in T_VCSgd_g7hgQ_26_0 () from /mnt/users/spin0/no_backup/eafurst/bsg_bladerunner/baseline/examples/bfs_pull_params/bfs_pull_benchmark.cosim.daidir/_139482_archive_1.so
#13 0x000015554f1fa2ab in SNPSle_8019c4c21dc45cf13790e71a253a4d8d () from /gro/cad/synopsys/vcs-mx/O-2018.09-SP2-6/linux64/lib/libvcsnew.so
#14 0x00001555443704d0 in ?? ()
#15 0x0000155544370470 in ?? ()
#16 0x0000155544370480 in ?? ()
#17 0x0000000000000000 in ?? ()

Process VmPeak: 4850440 kb, VmSize: 4850436 kb
System Free Memory: 121665856 kb, System Free Swap: 4817016 kb

Completed context dump phase data location*
