/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_DMTIMER_H_
#define CSLR_DMTIMER_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 TIDR;
    volatile Uint8  RSVD0[12];
    volatile Uint32 TIOCP_CFG;
    volatile Uint8  RSVD1[12];
    volatile Uint32 IRQ_EOI;
    volatile Uint32 IRQSTATUS_RAW;
    volatile Uint32 IRQSTATUS;
    volatile Uint32 IRQENABLE_SET;
    volatile Uint32 IRQENABLE_CLR;
    volatile Uint32 IRQWAKEEN;
    volatile Uint32 TCLR;
    volatile Uint32 TCRR;
    volatile Uint32 TLDR;
    volatile Uint32 TTGR;
    volatile Uint32 TWPS;
    volatile Uint32 TMAR;
    volatile Uint32 TCAR1;
    volatile Uint32 TSICR;
    volatile Uint32 TCAR2;
} CSL_DmtimerRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* This read only register contains the revision number of the module. A write 
 * to this register has no effect. This Register is used by software to track 
 * features, bugs, and compatibility. */
#define CSL_DMTIMER_TIDR                                        (0x0U)

/* This register controls the various parameters of the OCP interface */
#define CSL_DMTIMER_TIOCP_CFG                                   (0x10U)

/* Software End-Of-Interrupt: Allows the generation of further pulses on the 
 * interrupt line, if an new interrupt event is pending, when using the pulsed 
 * output. Unused when using the level interrupt line (depending on module 
 * integration). */
#define CSL_DMTIMER_IRQ_EOI                                     (0x20U)

/* Component interrupt request status. Check the corresponding secondary 
 * status register. Raw status is set even if event is not enabled. Write 1 to 
 * set the (raw) status, mostly for debug. */
#define CSL_DMTIMER_IRQSTATUS_RAW                               (0x24U)

/* Component interrupt request status. Check the corresponding secondary 
 * status register.Enabled status isn't set unless event is enabled.Write 1 to 
 * clear the status after interrupt has been serviced (raw status gets 
 * cleared, i.e. even if not enabled). */
#define CSL_DMTIMER_IRQSTATUS                                   (0x28U)

/* Component interrupt request enable Write 1 to set (enable interrupt). 
 * Readout equal to corresponding _CLR register. */
#define CSL_DMTIMER_IRQENABLE_SET                               (0x2CU)

/* Component interrupt request enable Write 1 to clear (disable interrupt). 
 * Readout equal to corresponding _SET register. */
#define CSL_DMTIMER_IRQENABLE_CLR                               (0x30U)

/* Wakeup-enabled events taking place when module is idle shall generate an 
 * asynchronous wakeup. */
#define CSL_DMTIMER_IRQWAKEEN                                   (0x34U)

/* ï»¿This register controls optional features specific to the timer 
 * functionality Note: The bit */
#define CSL_DMTIMER_TCLR                                        (0x38U)

/* This register holds the value of the internal counter */
#define CSL_DMTIMER_TCRR                                        (0x3CU)

/* This register holds the timer's load value */
#define CSL_DMTIMER_TLDR                                        (0x40U)

/* The read value of this register is always 0xFFFF FFFF. */
#define CSL_DMTIMER_TTGR                                        (0x44U)

/* This register contains the write posting bits for all writ-able functional 
 * registers */
#define CSL_DMTIMER_TWPS                                        (0x48U)

/* The compare logic consists of a 32-bit wide, read/write data TMAR register 
 * and logic to compare counter */
#define CSL_DMTIMER_TMAR                                        (0x4CU)

/* TCAR1 */
#define CSL_DMTIMER_TCAR1                                       (0x50U)

/* Timer Synchronous Interface Control Register */
#define CSL_DMTIMER_TSICR                                       (0x54U)

/* TCAR2 */
#define CSL_DMTIMER_TCAR2                                       (0x58U)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* TIDR */

#define CSL_DMTIMER_TIDR_X_MAJOR_MASK                           (0x00000700U)
#define CSL_DMTIMER_TIDR_X_MAJOR_SHIFT                          (8U)
#define CSL_DMTIMER_TIDR_X_MAJOR_RESETVAL                       (0x00000003U)
#define CSL_DMTIMER_TIDR_X_MAJOR_MAX                            (0x00000007U)

#define CSL_DMTIMER_TIDR_Y_MINOR_MASK                           (0x0000003FU)
#define CSL_DMTIMER_TIDR_Y_MINOR_SHIFT                          (0U)
#define CSL_DMTIMER_TIDR_Y_MINOR_RESETVAL                       (0x00000001U)
#define CSL_DMTIMER_TIDR_Y_MINOR_MAX                            (0x0000003fU)

#define CSL_DMTIMER_TIDR_CUSTOM_MASK                            (0x000000C0U)
#define CSL_DMTIMER_TIDR_CUSTOM_SHIFT                           (6U)
#define CSL_DMTIMER_TIDR_CUSTOM_RESETVAL                        (0x00000000U)
#define CSL_DMTIMER_TIDR_CUSTOM_MAX                             (0x00000003U)

#define CSL_DMTIMER_TIDR_R_RTL_MASK                             (0x0000F800U)
#define CSL_DMTIMER_TIDR_R_RTL_SHIFT                            (11U)
#define CSL_DMTIMER_TIDR_R_RTL_RESETVAL                         (0x00000000U)
#define CSL_DMTIMER_TIDR_R_RTL_MAX                              (0x0000001fU)

#define CSL_DMTIMER_TIDR_FUNC_MASK                              (0x0FFF0000U)
#define CSL_DMTIMER_TIDR_FUNC_SHIFT                             (16U)
#define CSL_DMTIMER_TIDR_FUNC_RESETVAL                          (0x00000fffU)
#define CSL_DMTIMER_TIDR_FUNC_MAX                               (0x00000fffU)

#define CSL_DMTIMER_TIDR_SCHEME_MASK                            (0xC0000000U)
#define CSL_DMTIMER_TIDR_SCHEME_SHIFT                           (30U)
#define CSL_DMTIMER_TIDR_SCHEME_RESETVAL                        (0x00000001U)
#define CSL_DMTIMER_TIDR_SCHEME_SCHEME_VALUE_0                  (0x00000000U)
#define CSL_DMTIMER_TIDR_SCHEME_SCHEME_VALUE_1                  (0x00000001U)

#define CSL_DMTIMER_TIDR_RESETVAL                               (0x4fff0301U)

/* TIOCP_CFG */

#define CSL_DMTIMER_TIOCP_CFG_EMUFREE_MASK                      (0x00000002U)
#define CSL_DMTIMER_TIOCP_CFG_EMUFREE_SHIFT                     (1U)
#define CSL_DMTIMER_TIOCP_CFG_EMUFREE_RESETVAL                  (0x00000000U)
#define CSL_DMTIMER_TIOCP_CFG_EMUFREE_TIMER_FROZEN              (0x00000000U)
#define CSL_DMTIMER_TIOCP_CFG_EMUFREE_TIMER_FREE                (0x00000001U)

#define CSL_DMTIMER_TIOCP_CFG_IDLEMODE_MASK                     (0x0000000CU)
#define CSL_DMTIMER_TIOCP_CFG_IDLEMODE_SHIFT                    (2U)
#define CSL_DMTIMER_TIOCP_CFG_IDLEMODE_RESETVAL                 (0x00000000U)
#define CSL_DMTIMER_TIOCP_CFG_IDLEMODE_IDLE_MODE_0X0            (0x00000000U)
#define CSL_DMTIMER_TIOCP_CFG_IDLEMODE_IDLE_MODE_0X1            (0x00000001U)
#define CSL_DMTIMER_TIOCP_CFG_IDLEMODE_IDLE_MODE_0X2            (0x00000002U)
#define CSL_DMTIMER_TIOCP_CFG_IDLEMODE_IDLE_MODE_0X3            (0x00000003U)

#define CSL_DMTIMER_TIOCP_CFG_SOFTRESET_MASK                    (0x00000001U)
#define CSL_DMTIMER_TIOCP_CFG_SOFTRESET_SHIFT                   (0U)
#define CSL_DMTIMER_TIOCP_CFG_SOFTRESET_RESETVAL                (0x00000000U)
#define CSL_DMTIMER_TIOCP_CFG_SOFTRESET_SOFTRESET_VALUE_0       (0x00000000U)
#define CSL_DMTIMER_TIOCP_CFG_SOFTRESET_SOFTRESET_VALUE_1       (0x00000001U)

#define CSL_DMTIMER_TIOCP_CFG_RESETVAL                          (0x00000000U)

/* IRQ_EOI */

#define CSL_DMTIMER_IRQ_EOI_LINE_NUMBER_MASK                    (0x00000001U)
#define CSL_DMTIMER_IRQ_EOI_LINE_NUMBER_SHIFT                   (0U)
#define CSL_DMTIMER_IRQ_EOI_LINE_NUMBER_RESETVAL                (0x00000000U)
#define CSL_DMTIMER_IRQ_EOI_LINE_NUMBER_MAX                     (0x00000001U)

#define CSL_DMTIMER_IRQ_EOI_RESETVAL                            (0x00000000U)

/* IRQSTATUS_RAW */

#define CSL_DMTIMER_IRQSTATUS_RAW_MAT_IT_FLAG_MASK              (0x00000001U)
#define CSL_DMTIMER_IRQSTATUS_RAW_MAT_IT_FLAG_SHIFT             (0U)
#define CSL_DMTIMER_IRQSTATUS_RAW_MAT_IT_FLAG_RESETVAL          (0x00000000U)
#define CSL_DMTIMER_IRQSTATUS_RAW_MAT_IT_FLAG_MAX               (0x00000001U)

#define CSL_DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG_MASK              (0x00000002U)
#define CSL_DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG_SHIFT             (1U)
#define CSL_DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG_RESETVAL          (0x00000000U)
#define CSL_DMTIMER_IRQSTATUS_RAW_OVF_IT_FLAG_MAX               (0x00000001U)

#define CSL_DMTIMER_IRQSTATUS_RAW_TCAR_IT_FLAG_MASK             (0x00000004U)
#define CSL_DMTIMER_IRQSTATUS_RAW_TCAR_IT_FLAG_SHIFT            (2U)
#define CSL_DMTIMER_IRQSTATUS_RAW_TCAR_IT_FLAG_RESETVAL         (0x00000000U)
#define CSL_DMTIMER_IRQSTATUS_RAW_TCAR_IT_FLAG_MAX              (0x00000001U)

#define CSL_DMTIMER_IRQSTATUS_RAW_RESETVAL                      (0x00000000U)

/* IRQSTATUS */

#define CSL_DMTIMER_IRQSTATUS_MAT_IT_FLAG_MASK                  (0x00000001U)
#define CSL_DMTIMER_IRQSTATUS_MAT_IT_FLAG_SHIFT                 (0U)
#define CSL_DMTIMER_IRQSTATUS_MAT_IT_FLAG_RESETVAL              (0x00000000U)
#define CSL_DMTIMER_IRQSTATUS_MAT_IT_FLAG_MAX                   (0x00000001U)

#define CSL_DMTIMER_IRQSTATUS_OVF_IT_FLAG_MASK                  (0x00000002U)
#define CSL_DMTIMER_IRQSTATUS_OVF_IT_FLAG_SHIFT                 (1U)
#define CSL_DMTIMER_IRQSTATUS_OVF_IT_FLAG_RESETVAL              (0x00000000U)
#define CSL_DMTIMER_IRQSTATUS_OVF_IT_FLAG_MAX                   (0x00000001U)

#define CSL_DMTIMER_IRQSTATUS_TCAR_IT_FLAG_MASK                 (0x00000004U)
#define CSL_DMTIMER_IRQSTATUS_TCAR_IT_FLAG_SHIFT                (2U)
#define CSL_DMTIMER_IRQSTATUS_TCAR_IT_FLAG_RESETVAL             (0x00000000U)
#define CSL_DMTIMER_IRQSTATUS_TCAR_IT_FLAG_MAX                  (0x00000001U)

#define CSL_DMTIMER_IRQSTATUS_RESETVAL                          (0x00000000U)

/* IRQENABLE_SET */

#define CSL_DMTIMER_IRQENABLE_SET_MAT_EN_FLAG_MASK              (0x00000001U)
#define CSL_DMTIMER_IRQENABLE_SET_MAT_EN_FLAG_SHIFT             (0U)
#define CSL_DMTIMER_IRQENABLE_SET_MAT_EN_FLAG_RESETVAL          (0x00000000U)
#define CSL_DMTIMER_IRQENABLE_SET_MAT_EN_FLAG_MAX               (0x00000001U)

#define CSL_DMTIMER_IRQENABLE_SET_OVF_EN_FLAG_MASK              (0x00000002U)
#define CSL_DMTIMER_IRQENABLE_SET_OVF_EN_FLAG_SHIFT             (1U)
#define CSL_DMTIMER_IRQENABLE_SET_OVF_EN_FLAG_RESETVAL          (0x00000000U)
#define CSL_DMTIMER_IRQENABLE_SET_OVF_EN_FLAG_MAX               (0x00000001U)

#define CSL_DMTIMER_IRQENABLE_SET_TCAR_EN_FLAG_MASK             (0x00000004U)
#define CSL_DMTIMER_IRQENABLE_SET_TCAR_EN_FLAG_SHIFT            (2U)
#define CSL_DMTIMER_IRQENABLE_SET_TCAR_EN_FLAG_RESETVAL         (0x00000000U)
#define CSL_DMTIMER_IRQENABLE_SET_TCAR_EN_FLAG_MAX              (0x00000001U)

#define CSL_DMTIMER_IRQENABLE_SET_RESETVAL                      (0x00000000U)

/* IRQENABLE_CLR */

#define CSL_DMTIMER_IRQENABLE_CLR_MAT_EN_FLAG_MASK              (0x00000001U)
#define CSL_DMTIMER_IRQENABLE_CLR_MAT_EN_FLAG_SHIFT             (0U)
#define CSL_DMTIMER_IRQENABLE_CLR_MAT_EN_FLAG_RESETVAL          (0x00000000U)
#define CSL_DMTIMER_IRQENABLE_CLR_MAT_EN_FLAG_MAX               (0x00000001U)

#define CSL_DMTIMER_IRQENABLE_CLR_OVF_EN_FLAG_MASK              (0x00000002U)
#define CSL_DMTIMER_IRQENABLE_CLR_OVF_EN_FLAG_SHIFT             (1U)
#define CSL_DMTIMER_IRQENABLE_CLR_OVF_EN_FLAG_RESETVAL          (0x00000000U)
#define CSL_DMTIMER_IRQENABLE_CLR_OVF_EN_FLAG_MAX               (0x00000001U)

#define CSL_DMTIMER_IRQENABLE_CLR_TCAR_EN_FLAG_MASK             (0x00000004U)
#define CSL_DMTIMER_IRQENABLE_CLR_TCAR_EN_FLAG_SHIFT            (2U)
#define CSL_DMTIMER_IRQENABLE_CLR_TCAR_EN_FLAG_RESETVAL         (0x00000000U)
#define CSL_DMTIMER_IRQENABLE_CLR_TCAR_EN_FLAG_MAX              (0x00000001U)

#define CSL_DMTIMER_IRQENABLE_CLR_RESETVAL                      (0x00000000U)

/* IRQWAKEEN */

#define CSL_DMTIMER_IRQWAKEEN_MAT_WUP_ENA_MASK                  (0x00000001U)
#define CSL_DMTIMER_IRQWAKEEN_MAT_WUP_ENA_SHIFT                 (0U)
#define CSL_DMTIMER_IRQWAKEEN_MAT_WUP_ENA_RESETVAL              (0x00000000U)
#define CSL_DMTIMER_IRQWAKEEN_MAT_WUP_ENA_MAT_WUP_ENA_VALUE_0   (0x00000000U)
#define CSL_DMTIMER_IRQWAKEEN_MAT_WUP_ENA_MAT_WUP_ENA_VALUE_1   (0x00000001U)

#define CSL_DMTIMER_IRQWAKEEN_OVF_WUP_ENA_MASK                  (0x00000002U)
#define CSL_DMTIMER_IRQWAKEEN_OVF_WUP_ENA_SHIFT                 (1U)
#define CSL_DMTIMER_IRQWAKEEN_OVF_WUP_ENA_RESETVAL              (0x00000000U)
#define CSL_DMTIMER_IRQWAKEEN_OVF_WUP_ENA_OVF_WUP_ENA_VALUE_0   (0x00000000U)
#define CSL_DMTIMER_IRQWAKEEN_OVF_WUP_ENA_OVF_WUP_ENA_VALUE_1   (0x00000001U)

#define CSL_DMTIMER_IRQWAKEEN_TCAR_WUP_ENA_MASK                 (0x00000004U)
#define CSL_DMTIMER_IRQWAKEEN_TCAR_WUP_ENA_SHIFT                (2U)
#define CSL_DMTIMER_IRQWAKEEN_TCAR_WUP_ENA_RESETVAL             (0x00000000U)
#define CSL_DMTIMER_IRQWAKEEN_TCAR_WUP_ENA_TCAR_WUP_ENA_VALUE_0  (0x00000000U)
#define CSL_DMTIMER_IRQWAKEEN_TCAR_WUP_ENA_TCAR_WUP_ENA_VALUE_1  (0x00000001U)

#define CSL_DMTIMER_IRQWAKEEN_RESETVAL                          (0x00000000U)

/* TCLR */

#define CSL_DMTIMER_TCLR_TCM_MASK                               (0x00000300U)
#define CSL_DMTIMER_TCLR_TCM_SHIFT                              (8U)
#define CSL_DMTIMER_TCLR_TCM_RESETVAL                           (0x00000000U)
#define CSL_DMTIMER_TCLR_TCM_TCM_VALUE_0X0                      (0x00000000U)
#define CSL_DMTIMER_TCLR_TCM_TCM_VALUE_0X1                      (0x00000001U)
#define CSL_DMTIMER_TCLR_TCM_TCM_VALUE_0X2                      (0x00000002U)
#define CSL_DMTIMER_TCLR_TCM_TCM_VALUE_0X3                      (0x00000003U)

#define CSL_DMTIMER_TCLR_ST_MASK                                (0x00000001U)
#define CSL_DMTIMER_TCLR_ST_SHIFT                               (0U)
#define CSL_DMTIMER_TCLR_ST_RESETVAL                            (0x00000000U)
#define CSL_DMTIMER_TCLR_ST_ST_VALUE_0                          (0x00000000U)
#define CSL_DMTIMER_TCLR_ST_ST_VALUE_1                          (0x00000001U)

#define CSL_DMTIMER_TCLR_PTV_MASK                               (0x0000001CU)
#define CSL_DMTIMER_TCLR_PTV_SHIFT                              (2U)
#define CSL_DMTIMER_TCLR_PTV_RESETVAL                           (0x00000000U)
#define CSL_DMTIMER_TCLR_PTV_MAX                                (0x00000007U)

#define CSL_DMTIMER_TCLR_CE_MASK                                (0x00000040U)
#define CSL_DMTIMER_TCLR_CE_SHIFT                               (6U)
#define CSL_DMTIMER_TCLR_CE_RESETVAL                            (0x00000000U)
#define CSL_DMTIMER_TCLR_CE_CE_VALUE_0                          (0x00000000U)
#define CSL_DMTIMER_TCLR_CE_CE_VALUE_1                          (0x00000001U)

#define CSL_DMTIMER_TCLR_AR_MASK                                (0x00000002U)
#define CSL_DMTIMER_TCLR_AR_SHIFT                               (1U)
#define CSL_DMTIMER_TCLR_AR_RESETVAL                            (0x00000000U)
#define CSL_DMTIMER_TCLR_AR_AR_VALUE_0                          (0x00000000U)
#define CSL_DMTIMER_TCLR_AR_AR_VALUE_1                          (0x00000001U)

#define CSL_DMTIMER_TCLR_CAPT_MODE_MASK                         (0x00002000U)
#define CSL_DMTIMER_TCLR_CAPT_MODE_SHIFT                        (13U)
#define CSL_DMTIMER_TCLR_CAPT_MODE_RESETVAL                     (0x00000000U)
#define CSL_DMTIMER_TCLR_CAPT_MODE_CAPT_MODE_VALUE_0            (0x00000000U)
#define CSL_DMTIMER_TCLR_CAPT_MODE_CAPT_MODE_VALUE_1            (0x00000001U)

#define CSL_DMTIMER_TCLR_TRG_MASK                               (0x00000C00U)
#define CSL_DMTIMER_TCLR_TRG_SHIFT                              (10U)
#define CSL_DMTIMER_TCLR_TRG_RESETVAL                           (0x00000000U)
#define CSL_DMTIMER_TCLR_TRG_TRG_VALUE_0X0                      (0x00000000U)
#define CSL_DMTIMER_TCLR_TRG_TRG_VALUE_0X1                      (0x00000001U)
#define CSL_DMTIMER_TCLR_TRG_TRG_VALUE_0X2                      (0x00000002U)
#define CSL_DMTIMER_TCLR_TRG_TRG_VALUE_0X3                      (0x00000003U)

#define CSL_DMTIMER_TCLR_PT_MASK                                (0x00001000U)
#define CSL_DMTIMER_TCLR_PT_SHIFT                               (12U)
#define CSL_DMTIMER_TCLR_PT_RESETVAL                            (0x00000000U)
#define CSL_DMTIMER_TCLR_PT_PT_VALUE_0                          (0x00000000U)
#define CSL_DMTIMER_TCLR_PT_PT_VALUE_1                          (0x00000001U)

#define CSL_DMTIMER_TCLR_SCPWM_MASK                             (0x00000080U)
#define CSL_DMTIMER_TCLR_SCPWM_SHIFT                            (7U)
#define CSL_DMTIMER_TCLR_SCPWM_RESETVAL                         (0x00000000U)
#define CSL_DMTIMER_TCLR_SCPWM_SCPWM_VALUE_0                    (0x00000000U)
#define CSL_DMTIMER_TCLR_SCPWM_SCPWM_VALUE_1                    (0x00000001U)

#define CSL_DMTIMER_TCLR_PRE_MASK                               (0x00000020U)
#define CSL_DMTIMER_TCLR_PRE_SHIFT                              (5U)
#define CSL_DMTIMER_TCLR_PRE_RESETVAL                           (0x00000000U)
#define CSL_DMTIMER_TCLR_PRE_PRE_VALUE_0                        (0x00000000U)
#define CSL_DMTIMER_TCLR_PRE_PRE_VALUE_1                        (0x00000001U)

#define CSL_DMTIMER_TCLR_GPO_CFG_MASK                           (0x00000000U)
#define CSL_DMTIMER_TCLR_GPO_CFG_SHIFT                          (14U)
#define CSL_DMTIMER_TCLR_GPO_CFG_RESETVAL                       (0x00000000U)
#define CSL_DMTIMER_TCLR_GPO_CFG_GPO_CFG_0                      (0x00000000U)
#define CSL_DMTIMER_TCLR_GPO_CFG_GPO_CFG_1                      (0x00000001U)

#define CSL_DMTIMER_TCLR_IODIRECTION_MASK                       (0x00004000U)
#define CSL_DMTIMER_TCLR_IODIRECTION_SHIFT                      (14U)
#define CSL_DMTIMER_TCLR_IODIRECTION_RESETVAL                   (0x00000000U)
#define CSL_DMTIMER_TCLR_IODIRECTION_DIRECTIONOUTPUT            (0x00000000U)
#define CSL_DMTIMER_TCLR_IODIRECTION_DIRECTIONINPUT             (0x00000001U)

#define CSL_DMTIMER_TCLR_RESETVAL                               (0x00000000U)

/* TCRR */

#define CSL_DMTIMER_TCRR_TIMER_COUNTER_MASK                     (0xFFFFFFFFU)
#define CSL_DMTIMER_TCRR_TIMER_COUNTER_SHIFT                    (0U)
#define CSL_DMTIMER_TCRR_TIMER_COUNTER_RESETVAL                 (0x00000000U)
#define CSL_DMTIMER_TCRR_TIMER_COUNTER_MAX                      (0xffffffffU)

#define CSL_DMTIMER_TCRR_RESETVAL                               (0x00000000U)

/* TLDR */

#define CSL_DMTIMER_TLDR_LOAD_VALUE_MASK                        (0xFFFFFFFFU)
#define CSL_DMTIMER_TLDR_LOAD_VALUE_SHIFT                       (0U)
#define CSL_DMTIMER_TLDR_LOAD_VALUE_RESETVAL                    (0x00000000U)
#define CSL_DMTIMER_TLDR_LOAD_VALUE_MAX                         (0xffffffffU)

#define CSL_DMTIMER_TLDR_RESETVAL                               (0x00000000U)

/* TTGR */

#define CSL_DMTIMER_TTGR_TTGR_VALUE_MASK                        (0xFFFFFFFFU)
#define CSL_DMTIMER_TTGR_TTGR_VALUE_SHIFT                       (0U)
#define CSL_DMTIMER_TTGR_TTGR_VALUE_RESETVAL                    (0xffffffffU)
#define CSL_DMTIMER_TTGR_TTGR_VALUE_MAX                         (0xffffffffU)

#define CSL_DMTIMER_TTGR_RESETVAL                               (0xffffffffU)

/* TWPS */

#define CSL_DMTIMER_TWPS_W_PEND_TMAR_MASK                       (0x00000010U)
#define CSL_DMTIMER_TWPS_W_PEND_TMAR_SHIFT                      (4U)
#define CSL_DMTIMER_TWPS_W_PEND_TMAR_RESETVAL                   (0x00000000U)
#define CSL_DMTIMER_TWPS_W_PEND_TMAR_MAX                        (0x00000001U)

#define CSL_DMTIMER_TWPS_W_PEND_TCRR_MASK                       (0x00000002U)
#define CSL_DMTIMER_TWPS_W_PEND_TCRR_SHIFT                      (1U)
#define CSL_DMTIMER_TWPS_W_PEND_TCRR_RESETVAL                   (0x00000000U)
#define CSL_DMTIMER_TWPS_W_PEND_TCRR_MAX                        (0x00000001U)

#define CSL_DMTIMER_TWPS_W_PEND_TTGR_MASK                       (0x00000008U)
#define CSL_DMTIMER_TWPS_W_PEND_TTGR_SHIFT                      (3U)
#define CSL_DMTIMER_TWPS_W_PEND_TTGR_RESETVAL                   (0x00000000U)
#define CSL_DMTIMER_TWPS_W_PEND_TTGR_MAX                        (0x00000001U)

#define CSL_DMTIMER_TWPS_W_PEND_TCLR_MASK                       (0x00000001U)
#define CSL_DMTIMER_TWPS_W_PEND_TCLR_SHIFT                      (0U)
#define CSL_DMTIMER_TWPS_W_PEND_TCLR_RESETVAL                   (0x00000000U)
#define CSL_DMTIMER_TWPS_W_PEND_TCLR_MAX                        (0x00000001U)

#define CSL_DMTIMER_TWPS_W_PEND_TLDR_MASK                       (0x00000004U)
#define CSL_DMTIMER_TWPS_W_PEND_TLDR_SHIFT                      (2U)
#define CSL_DMTIMER_TWPS_W_PEND_TLDR_RESETVAL                   (0x00000000U)
#define CSL_DMTIMER_TWPS_W_PEND_TLDR_MAX                        (0x00000001U)

#define CSL_DMTIMER_TWPS_RESETVAL                               (0x00000000U)

/* TMAR */

#define CSL_DMTIMER_TMAR_COMPARE_VALUE_MASK                     (0xFFFFFFFFU)
#define CSL_DMTIMER_TMAR_COMPARE_VALUE_SHIFT                    (0U)
#define CSL_DMTIMER_TMAR_COMPARE_VALUE_RESETVAL                 (0x00000000U)
#define CSL_DMTIMER_TMAR_COMPARE_VALUE_MAX                      (0xffffffffU)

#define CSL_DMTIMER_TMAR_RESETVAL                               (0x00000000U)

/* TCAR1 */

#define CSL_DMTIMER_TCAR1_CAPTURE_VALUE1_MASK                   (0xFFFFFFFFU)
#define CSL_DMTIMER_TCAR1_CAPTURE_VALUE1_SHIFT                  (0U)
#define CSL_DMTIMER_TCAR1_CAPTURE_VALUE1_RESETVAL               (0x00000000U)
#define CSL_DMTIMER_TCAR1_CAPTURE_VALUE1_MAX                    (0xffffffffU)

#define CSL_DMTIMER_TCAR1_RESETVAL                              (0x00000000U)

/* TSICR */

#define CSL_DMTIMER_TSICR_POSTED_MASK                           (0x00000004U)
#define CSL_DMTIMER_TSICR_POSTED_SHIFT                          (2U)
#define CSL_DMTIMER_TSICR_POSTED_RESETVAL                       (0x00000000U)
#define CSL_DMTIMER_TSICR_POSTED_POSTED_VALUE_0                 (0x00000000U)
#define CSL_DMTIMER_TSICR_POSTED_POSTED_VALUE_1                 (0x00000001U)

#define CSL_DMTIMER_TSICR_SFT_MASK                              (0x00000002U)
#define CSL_DMTIMER_TSICR_SFT_SHIFT                             (1U)
#define CSL_DMTIMER_TSICR_SFT_RESETVAL                          (0x00000000U)
#define CSL_DMTIMER_TSICR_SFT_SFT_0                             (0x00000000U)
#define CSL_DMTIMER_TSICR_SFT_SFT_1                             (0x00000001U)

#define CSL_DMTIMER_TSICR_READ_MODE_MASK                        (0x00000008U)
#define CSL_DMTIMER_TSICR_READ_MODE_SHIFT                       (3U)
#define CSL_DMTIMER_TSICR_READ_MODE_RESETVAL                    (0x00000000U)
#define CSL_DMTIMER_TSICR_READ_MODE_READ_MODE_VALUE_0           (0x00000000U)
#define CSL_DMTIMER_TSICR_READ_MODE_READ_MODE_VALUE_1           (0x00000001U)

#define CSL_DMTIMER_TSICR_RESETVAL                              (0x00000000U)

/* TCAR2 */

#define CSL_DMTIMER_TCAR2_CAPTURE_VALUE2_MASK                   (0xFFFFFFFFU)
#define CSL_DMTIMER_TCAR2_CAPTURE_VALUE2_SHIFT                  (0U)
#define CSL_DMTIMER_TCAR2_CAPTURE_VALUE2_RESETVAL               (0x00000000U)
#define CSL_DMTIMER_TCAR2_CAPTURE_VALUE2_MAX                    (0xffffffffU)

#define CSL_DMTIMER_TCAR2_RESETVAL                              (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
