MIG: 17:30:00 : ################# RUNNING MIG BATCH ###################
MIG: 17:30:00 : MIG::Writing IN file for 'hdmi_mig_7series_0_0'...compDirPath: C:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: d:/Beni/Digilent19/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0
MIG: 17:30:00 : synp_flow:  -- synthesis_mode: Other
MIG: 17:30:00 : outputDirectory: d:/Beni/Digilent19/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/_tmp/
MIG: 17:30:00 : vivado_mode: xpg_bd
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:00 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 1
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : isPortInterface: 0
MIG: 17:30:01 : HDL Language: Verilog
MIG: 17:30:01 : compInfo: false
MIG: 17:30:01 : Vivado Options xc7a200t sbg484 -1
MIG: 17:30:01 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:30:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:30:01 : xilinx_path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:30:01 : Without MYMIG
MIG: 17:30:01 : mig_exec path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:30:01 : mig_exec path: C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:30:01 : mig_bin: C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:30:01 : C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -- d:/Beni/Digilent19/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_upgrade.out -- d:/Beni/Digilent19/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_upgrade.in
MIG: 17:30:01 : Running C:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp d:/Beni/Digilent19/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_upgrade.in -cg_exc_out d:/Beni/Digilent19/Nexys-Video-HDMI/src/bd/hdmi/ip/hdmi_mig_7series_0_0/xil_upgrade.out ... 
MIG: 17:30:06 : After isLin
MIG: 17:30:06 : result: 0
