#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# 
# vcom -work work -2008 -explicit -stats=none TBLogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbLogicUnit
# -- Compiling architecture behavioural of TbLogicUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:06 on Mar 30,2020
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration TimeLUSim
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration FuncAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# ** Error: (vcom-11) Could not find work.arithunit.
# ** Error (suppressible): ConfigExU.vhd(17): (vcom-1195) Cannot find expanded name "work.ArithUnit".
# ** Error: ConfigExU.vhd(17): (vcom-1105) Name (indexed name) does not denote an entity name.
# ** Error: ConfigExU.vhd(17): Unknown expanded name.
# ** Error: ConfigExU.vhd(19): VHDL Compiler exiting
# End time: 17:42:07 on Mar 30,2020, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./FunctionalLogicUnit.do line 11
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd"
do FunctionalLogicUnit.do
#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# 
# vcom -work work -2008 -explicit -stats=none TBLogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbLogicUnit
# -- Compiling architecture behavioural of TbLogicUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:57 on Mar 30,2020
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration TimeLUSim
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration FuncAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# ** Error: (vcom-11) Could not find work.arithunit.
# ** Error (suppressible): ConfigExU.vhd(17): (vcom-1195) Cannot find expanded name "work.ArithUnit".
# ** Error: ConfigExU.vhd(17): (vcom-1105) Name (indexed name) does not denote an entity name.
# ** Error: ConfigExU.vhd(17): Unknown expanded name.
# ** Error: ConfigExU.vhd(19): VHDL Compiler exiting
# End time: 18:39:57 on Mar 30,2020, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./FunctionalLogicUnit.do line 11
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd"
# Compile of Adder.vhd failed with 3 errors.
# Compile of Adder.vhd failed with 3 errors.
# Compile of Adder.vhd failed with 2 errors.
# Compile of Adder.vhd was successful.
# Compile of Adder.vhd was successful.
# Compile of Adder.vhd was successful.
# Compile of LogicUnit.vhd was successful.
# Compile of ArithUnit.vhd failed with 5 errors.
# Compile of ArithUnit.vhd failed with 10 errors.
# Compile of ArithUnit.vhd failed with 3 errors.
# Compile of ArithUnit.vhd was successful.
# Compile of TBArithUnit.vhd was successful.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd failed with 5 errors.
# Compile of ArithUnit.vhd failed with 4 errors.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd failed with 2 errors.
# Compile of ArithUnit.vhd was successful.
# Compile of ArithUnit.vhd was successful.
# Compile of ConfigExU.vhd was successful.
# Compile of ConfigExU.vhd was successful.
# Compile of TBArithUnit.vhd was successful.
# Compile of TBLogicUnit.vhd was successful.
# Compile of LogicUnit.vhd was successful.
# Compile of Adder.vhd was successful.
# Compile of ArithUnit.vhd was successful.
# 6 compiles, 0 failed with no errors.
do FunctionalLogicUnit.do
#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# 
# vcom -work work -2008 -explicit -stats=none TBLogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbLogicUnit
# -- Compiling architecture behavioural of TbLogicUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:25:25 on Mar 30,2020
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration TimeLUSim
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration FuncAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# -- Loading entity ArithUnit
# -- Compiling configuration TimeAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# -- Loading entity ArithUnit
# End time: 20:25:25 on Mar 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#----------------------------------------------------------------------------------------------------------
# Start the simulation
#----------------------------------------------------------------------------------------------------------
# vsim -gui work.FuncLUSim -t 100ps
# vsim -gui work.FuncLUSim -t 100ps 
# Start time: 20:25:25 on Mar 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.funclusim
# Loading work.tblogicunit(behavioural)
# Loading work.logicunit(rtl)
# transcript off
#----------------------------------------------------------------------------------------------------------
# Simulation Run
#----------------------------------------------------------------------------------------------------------
# restart -f
# run 6500 ns
# ** Warning: (vsim-7) Failed to open VHDL file "LogicUnit00.tvs" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 5 ns  Iteration: 0  Instance: /tblogicunit
# ** Fatal: (vsim-7) Failed to open VHDL file "LogicUnit00.tvs" in rb mode.
# No such file or directory. (errno = ENOENT)
#    Time: 5 ns  Iteration: 0  Process: /tblogicunit/STIM File: TBLogicUnit.vhd
# Fatal error in Process STIM at TBLogicUnit.vhd line 69
# 
# HDL call sequence:
# Stopped at TBLogicUnit.vhd 69 Process STIM
# 
# transcript off
