Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : snake

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../snake.vhd" into library work
Parsing entity <snake>.
Parsing architecture <behv> of entity <snake>.
WARNING:HDLCompiler:946 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../snake.vhd" Line 127: Actual for formal port value is neither a static name nor a globally static expression
Parsing VHDL file "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" into library work
Parsing entity <UART>.
Parsing architecture <behav> of entity <uart>.
ERROR:HDLCompiler:9 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 75: Found 0 definitions for operator "=".
ERROR:HDLCompiler:9 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 80: Found 0 definitions for operator "=".
ERROR:HDLCompiler:9 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 85: Found 0 definitions for operator "+".
ERROR:HDLCompiler:841 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 89: Expecting type boolean for <should_write_bus>.
ERROR:HDLCompiler:806 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 96: Syntax error near "=>".
ERROR:HDLCompiler:9 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 108: Found 0 definitions for operator "=".
ERROR:HDLCompiler:9 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 110: Found 0 definitions for operator "=".
ERROR:HDLCompiler:1314 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 119: Formal port/generic <should_shift> is not declared in <shiftregi>
ERROR:HDLCompiler:432 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 116: Formal <input> has no actual or default value.
input is declared here
load is declared here
store is declared here
shiftdir is declared here
ERROR:HDLCompiler:26 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 126: regi has only 0 generics
regi is declared here
ERROR:HDLCompiler:1314 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 129: Formal port/generic <should_read_input> is not declared in <regi>
ERROR:HDLCompiler:432 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 126: Formal <input> has no actual or default value.
input is declared here
load is declared here
store is declared here
ERROR:HDLCompiler:26 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 134: regi has only 0 generics
regi is declared here
ERROR:HDLCompiler:1314 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 137: Formal port/generic <should_read_input> is not declared in <regi>
ERROR:HDLCompiler:432 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 134: Formal <input> has no actual or default value.
input is declared here
load is declared here
store is declared here
ERROR:HDLCompiler:854 - "/edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd" Line 16: Unit <behav> ignored due to previous errors.
VHDL file /edu/sebpa096/snake/lab-synthdir/xst/synth/../../../UART/UART.vhd ignored due to errors
--> 


Total memory usage is 396672 kilobytes

Number of errors   :   16 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

