// Seed: 3922685547
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_4;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd38,
    parameter id_2 = 32'd71,
    parameter id_4 = 32'd49
) (
    _id_1[id_4 : id_4],
    _id_2,
    id_3,
    _id_4[id_2 : id_1]
);
  output logic [7:0] _id_4;
  input wire id_3;
  inout wire _id_2;
  inout logic [7:0] _id_1;
  wire id_5;
  logic [7:0][-1  -  1] id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
endmodule
