
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Sat Mar 22 17:26:58 2025
Host:		ieng6-ece-05.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Mar 22 17:27:32 2025
viaInitial ends at Sat Mar 22 17:27:32 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.23min, fe_real=0.60min, fe_mem=470.7M) ***
*** Begin netlist parsing (mem=470.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/core.out.v'

*** Memory Usage v#1 (Current mem = 475.691M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=475.7M) ***
Set top cell to core.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell core ...
*** Netlist is unique.
** info: there are 1751 modules.
** info: there are 18568 stdCell insts.

*** Memory Usage v#1 (Current mem = 544.523M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:14.5, real=0:00:37.0, peak res=293.7M, current mem=664.6M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=308.7M, current mem=680.8M)
Current (total cpu=0:00:14.6, real=0:00:37.0, peak res=308.7M, current mem=680.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.70 10.0 10.0 10.0 10.0
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=912.184 CPU=0:00:02.8 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 912.2M) ***
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:00:19.8 mem=912.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.611  |  6.611  |  8.253  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 5.69 sec
Total Real time: 6.0 sec
Total Memory Usage: 827.191406 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
18568 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
18568 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 827.2M) ***
<CMD> addStripe -number_of_sets 6 -spacing 4 -layer M4 -width 3 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 12 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 827.2M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Sat Mar 22 17:27:41 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/idegrood/ECE260B_FP/Step_1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-05.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1711.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 55 used
Read in 55 components
  55 core components: 55 unplaced, 0 placed, 0 fixed
Read in 243 logical pins
Read in 243 nets
Read in 2 special nets, 2 routed
Read in 110 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 402
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 201
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1727.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 104 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sat Mar 22 17:27:41 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sat Mar 22 17:27:42 2025

sroute post-processing starts at Sat Mar 22 17:27:42 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sat Mar 22 17:27:42 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 13.56 megs
sroute: Total Peak Memory used = 840.75 megs
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 3 -start 0.0 0.2 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
Successfully spread [83] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 840.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType start -spacing 2 -start 352.4 401.4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 840.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> legalizePin

Start pin legalization for the partition [core]:
Moving Pin [clk] to LEGAL location (   0.000    1.200 3 )
Moving Pin [out[159]] to LEGAL location (  34.300    0.000 2 )
Moving Pin [out[158]] to LEGAL location (  36.300    0.000 2 )
Moving Pin [out[157]] to LEGAL location (  38.300    0.000 2 )
Moving Pin [out[156]] to LEGAL location (  40.300    0.000 2 )
Moving Pin [out[155]] to LEGAL location (  42.300    0.000 2 )
Moving Pin [out[154]] to LEGAL location (  44.300    0.000 2 )
Moving Pin [out[153]] to LEGAL location (  46.300    0.000 2 )
Moving Pin [out[152]] to LEGAL location (  48.300    0.000 2 )
Moving Pin [out[151]] to LEGAL location (  50.300    0.000 2 )
Moving Pin [out[150]] to LEGAL location (  52.300    0.000 2 )
Moving Pin [out[149]] to LEGAL location (  54.300    0.000 2 )
Moving Pin [out[148]] to LEGAL location (  56.300    0.000 2 )
Moving Pin [out[147]] to LEGAL location (  58.300    0.000 2 )
Moving Pin [out[146]] to LEGAL location (  60.300    0.000 2 )
Moving Pin [out[145]] to LEGAL location (  62.300    0.000 2 )
Moving Pin [out[144]] to LEGAL location (  64.300    0.000 2 )
Moving Pin [out[143]] to LEGAL location (  66.300    0.000 2 )
Moving Pin [out[142]] to LEGAL location (  68.300    0.000 2 )
Moving Pin [out[141]] to LEGAL location (  70.300    0.000 2 )
Moving Pin [out[140]] to LEGAL location (  72.300    0.000 2 )
Moving Pin [out[139]] to LEGAL location (  74.300    0.000 2 )
Moving Pin [out[138]] to LEGAL location (  76.300    0.000 2 )
Moving Pin [out[137]] to LEGAL location (  78.300    0.000 2 )
Moving Pin [out[136]] to LEGAL location (  80.300    0.000 2 )
Moving Pin [out[135]] to LEGAL location (  82.300    0.000 2 )
Moving Pin [out[134]] to LEGAL location (  84.300    0.000 2 )
Moving Pin [out[133]] to LEGAL location (  86.300    0.000 2 )
Moving Pin [out[132]] to LEGAL location (  88.300    0.000 2 )
Moving Pin [out[131]] to LEGAL location (  90.300    0.000 2 )
Moving Pin [out[130]] to LEGAL location (  92.300    0.000 2 )
Moving Pin [out[129]] to LEGAL location (  94.300    0.000 2 )
Moving Pin [out[128]] to LEGAL location (  96.300    0.000 2 )
Moving Pin [out[127]] to LEGAL location (  98.300    0.000 2 )
Moving Pin [out[126]] to LEGAL location ( 100.300    0.000 2 )
Moving Pin [out[125]] to LEGAL location ( 102.300    0.000 2 )
Moving Pin [out[124]] to LEGAL location ( 104.300    0.000 2 )
Moving Pin [out[123]] to LEGAL location ( 106.300    0.000 2 )
Moving Pin [out[122]] to LEGAL location ( 108.300    0.000 2 )
Moving Pin [out[121]] to LEGAL location ( 110.300    0.000 2 )
Moving Pin [out[120]] to LEGAL location ( 112.300    0.000 2 )
Moving Pin [out[119]] to LEGAL location ( 114.300    0.000 2 )
Moving Pin [out[118]] to LEGAL location ( 116.300    0.000 2 )
Moving Pin [out[117]] to LEGAL location ( 118.300    0.000 2 )
Moving Pin [out[116]] to LEGAL location ( 120.300    0.000 2 )
Moving Pin [out[115]] to LEGAL location ( 122.300    0.000 2 )
Moving Pin [out[114]] to LEGAL location ( 124.300    0.000 2 )
Moving Pin [out[113]] to LEGAL location ( 126.300    0.000 2 )
Moving Pin [out[112]] to LEGAL location ( 128.300    0.000 2 )
Moving Pin [out[111]] to LEGAL location ( 130.300    0.000 2 )
Moving Pin [out[110]] to LEGAL location ( 132.300    0.000 2 )
Moving Pin [out[109]] to LEGAL location ( 134.300    0.000 2 )
Moving Pin [out[108]] to LEGAL location ( 136.300    0.000 2 )
Moving Pin [out[107]] to LEGAL location ( 138.300    0.000 2 )
Moving Pin [out[106]] to LEGAL location ( 140.300    0.000 2 )
Moving Pin [out[105]] to LEGAL location ( 142.300    0.000 2 )
Moving Pin [out[104]] to LEGAL location ( 144.300    0.000 2 )
Moving Pin [out[103]] to LEGAL location ( 146.300    0.000 2 )
Moving Pin [out[102]] to LEGAL location ( 148.300    0.000 2 )
Moving Pin [out[101]] to LEGAL location ( 150.300    0.000 2 )
Moving Pin [out[100]] to LEGAL location ( 152.300    0.000 2 )
Moving Pin [out[99]] to LEGAL location ( 154.300    0.000 2 )
Moving Pin [out[98]] to LEGAL location ( 156.300    0.000 2 )
Moving Pin [out[97]] to LEGAL location ( 158.300    0.000 2 )
Moving Pin [out[96]] to LEGAL location ( 160.300    0.000 2 )
Moving Pin [out[95]] to LEGAL location ( 162.300    0.000 2 )
Moving Pin [out[94]] to LEGAL location ( 164.300    0.000 2 )
Moving Pin [out[93]] to LEGAL location ( 166.300    0.000 2 )
Moving Pin [out[92]] to LEGAL location ( 168.300    0.000 2 )
Moving Pin [out[91]] to LEGAL location ( 170.300    0.000 2 )
Moving Pin [out[90]] to LEGAL location ( 172.300    0.000 2 )
Moving Pin [out[89]] to LEGAL location ( 174.300    0.000 2 )
Moving Pin [out[88]] to LEGAL location ( 176.300    0.000 2 )
Moving Pin [out[87]] to LEGAL location ( 178.300    0.000 2 )
Moving Pin [out[86]] to LEGAL location ( 180.300    0.000 2 )
Moving Pin [out[85]] to LEGAL location ( 182.300    0.000 2 )
Moving Pin [out[84]] to LEGAL location ( 184.300    0.000 2 )
Moving Pin [out[83]] to LEGAL location ( 186.300    0.000 2 )
Moving Pin [out[82]] to LEGAL location ( 188.300    0.000 2 )
Moving Pin [out[81]] to LEGAL location ( 190.300    0.000 2 )
Moving Pin [out[80]] to LEGAL location ( 192.300    0.000 2 )
Moving Pin [out[79]] to LEGAL location ( 194.300    0.000 2 )
Moving Pin [out[78]] to LEGAL location ( 196.300    0.000 2 )
Moving Pin [out[77]] to LEGAL location ( 198.300    0.000 2 )
Moving Pin [out[76]] to LEGAL location ( 200.300    0.000 2 )
Moving Pin [out[75]] to LEGAL location ( 202.300    0.000 2 )
Moving Pin [out[74]] to LEGAL location ( 204.300    0.000 2 )
Moving Pin [out[73]] to LEGAL location ( 206.300    0.000 2 )
Moving Pin [out[72]] to LEGAL location ( 208.300    0.000 2 )
Moving Pin [out[71]] to LEGAL location ( 210.300    0.000 2 )
Moving Pin [out[70]] to LEGAL location ( 212.300    0.000 2 )
Moving Pin [out[69]] to LEGAL location ( 214.300    0.000 2 )
Moving Pin [out[68]] to LEGAL location ( 216.300    0.000 2 )
Moving Pin [out[67]] to LEGAL location ( 218.300    0.000 2 )
Moving Pin [out[66]] to LEGAL location ( 220.300    0.000 2 )
Moving Pin [out[65]] to LEGAL location ( 222.300    0.000 2 )
Moving Pin [out[64]] to LEGAL location ( 224.300    0.000 2 )
Moving Pin [out[63]] to LEGAL location ( 226.300    0.000 2 )
Moving Pin [out[62]] to LEGAL location ( 228.300    0.000 2 )
Moving Pin [out[61]] to LEGAL location ( 230.300    0.000 2 )
Moving Pin [out[60]] to LEGAL location ( 232.300    0.000 2 )
Moving Pin [out[59]] to LEGAL location ( 234.300    0.000 2 )
Moving Pin [out[58]] to LEGAL location ( 236.300    0.000 2 )
Moving Pin [out[57]] to LEGAL location ( 238.300    0.000 2 )
Moving Pin [out[56]] to LEGAL location ( 240.300    0.000 2 )
Moving Pin [out[55]] to LEGAL location ( 242.300    0.000 2 )
Moving Pin [out[54]] to LEGAL location ( 244.300    0.000 2 )
Moving Pin [out[53]] to LEGAL location ( 246.300    0.000 2 )
Moving Pin [out[52]] to LEGAL location ( 248.300    0.000 2 )
Moving Pin [out[51]] to LEGAL location ( 250.300    0.000 2 )
Moving Pin [out[50]] to LEGAL location ( 252.300    0.000 2 )
Moving Pin [out[49]] to LEGAL location ( 254.300    0.000 2 )
Moving Pin [out[48]] to LEGAL location ( 256.300    0.000 2 )
Moving Pin [out[47]] to LEGAL location ( 258.300    0.000 2 )
Moving Pin [out[46]] to LEGAL location ( 260.300    0.000 2 )
Moving Pin [out[45]] to LEGAL location ( 262.300    0.000 2 )
Moving Pin [out[44]] to LEGAL location ( 264.300    0.000 2 )
Moving Pin [out[43]] to LEGAL location ( 266.300    0.000 2 )
Moving Pin [out[42]] to LEGAL location ( 268.300    0.000 2 )
Moving Pin [out[41]] to LEGAL location ( 270.300    0.000 2 )
Moving Pin [out[40]] to LEGAL location ( 272.300    0.000 2 )
Moving Pin [out[39]] to LEGAL location ( 274.300    0.000 2 )
Moving Pin [out[38]] to LEGAL location ( 276.300    0.000 2 )
Moving Pin [out[37]] to LEGAL location ( 278.300    0.000 2 )
Moving Pin [out[36]] to LEGAL location ( 280.300    0.000 2 )
Moving Pin [out[35]] to LEGAL location ( 282.300    0.000 2 )
Moving Pin [out[34]] to LEGAL location ( 284.300    0.000 2 )
Moving Pin [out[33]] to LEGAL location ( 286.300    0.000 2 )
Moving Pin [out[32]] to LEGAL location ( 288.300    0.000 2 )
Moving Pin [out[31]] to LEGAL location ( 290.300    0.000 2 )
Moving Pin [out[30]] to LEGAL location ( 292.300    0.000 2 )
Moving Pin [out[29]] to LEGAL location ( 294.300    0.000 2 )
Moving Pin [out[28]] to LEGAL location ( 296.300    0.000 2 )
Moving Pin [out[27]] to LEGAL location ( 298.300    0.000 2 )
Moving Pin [out[26]] to LEGAL location ( 300.300    0.000 2 )
Moving Pin [out[25]] to LEGAL location ( 302.300    0.000 2 )
Moving Pin [out[24]] to LEGAL location ( 304.300    0.000 2 )
Moving Pin [out[23]] to LEGAL location ( 306.300    0.000 2 )
Moving Pin [out[22]] to LEGAL location ( 308.300    0.000 2 )
Moving Pin [out[21]] to LEGAL location ( 310.300    0.000 2 )
Moving Pin [out[20]] to LEGAL location ( 312.300    0.000 2 )
Moving Pin [out[19]] to LEGAL location ( 314.300    0.000 2 )
Moving Pin [out[18]] to LEGAL location ( 316.300    0.000 2 )
Moving Pin [out[17]] to LEGAL location ( 318.300    0.000 2 )
Moving Pin [out[16]] to LEGAL location ( 320.300    0.000 2 )
Moving Pin [out[15]] to LEGAL location ( 322.300    0.000 2 )
Moving Pin [out[14]] to LEGAL location ( 324.300    0.000 2 )
Moving Pin [out[13]] to LEGAL location ( 326.300    0.000 2 )
Moving Pin [out[12]] to LEGAL location ( 328.300    0.000 2 )
Moving Pin [out[11]] to LEGAL location ( 330.300    0.000 2 )
Moving Pin [out[10]] to LEGAL location ( 332.300    0.000 2 )
Moving Pin [out[9]] to LEGAL location ( 334.300    0.000 2 )
Moving Pin [out[8]] to LEGAL location ( 336.300    0.000 2 )
Moving Pin [out[7]] to LEGAL location ( 338.300    0.000 2 )
Moving Pin [out[6]] to LEGAL location ( 340.300    0.000 2 )
Moving Pin [out[5]] to LEGAL location ( 342.300    0.000 2 )
Moving Pin [out[4]] to LEGAL location ( 344.300    0.000 2 )
Moving Pin [out[3]] to LEGAL location ( 346.300    0.000 2 )
Moving Pin [out[2]] to LEGAL location ( 348.300    0.000 2 )
Moving Pin [out[1]] to LEGAL location ( 350.300    0.000 2 )
Moving Pin [out[0]] to LEGAL location ( 352.300    0.000 2 )
Summary report for top level: [core] 
	Total Pads                         : 0
	Total Pins                         : 243
	Legally Assigned Pins              : 243
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
161 pin(s) of the Partition core were legalized.
End pin legalization for the partition [core].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 840.8M).
<CMD> editPin -fixedPin 1 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Updated attributes of 83 pin(s) of partition core
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 840.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixedPin 1 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
Updated attributes of 160 pin(s) of partition core
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 840.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false -placeIOPins false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.21117 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=937.066 CPU=0:00:02.8 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 937.1M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:04.6) (Real : 0:00:04.0) (mem : 937.1M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 81 instances (buffers/inverters) removed
*       :      6 instances of type 'INVD1' removed
*       :     14 instances of type 'INVD0' removed
*       :     23 instances of type 'CKBD2' removed
*       :     15 instances of type 'CKBD1' removed
*       :      9 instances of type 'BUFFD1' removed
*       :     14 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:00.8) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=18494 (0 fixed + 18494 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=21009 #term=80707 #term/net=3.84, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
stdCell: 18494 single + 0 double + 0 multi
Total standard cell length = 50.4776 (mm), area = 0.0909 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.705.
Density for the design = 0.705.
       = stdcell_area 252388 sites (90860 um^2) / alloc_area 357830 sites (128819 um^2).
Pin Density = 0.2234.
            = total # of pins 80707 / total area 361200.
*Internal placement parameters: 0.101 | 13 | 0x000155
End delay calculation. (MEM=956.145 CPU=0:00:02.8 REAL=0:00:03.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.849e+04 (5.14e+04 3.70e+04)
              Est.  stn bbox = 1.094e+05 (6.88e+04 4.05e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 956.1M
Iteration  2: Total net bbox = 1.345e+05 (5.14e+04 8.31e+04)
              Est.  stn bbox = 1.880e+05 (6.88e+04 1.19e+05)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 956.1M
Iteration  3: Total net bbox = 1.602e+05 (7.73e+04 8.29e+04)
              Est.  stn bbox = 2.290e+05 (1.12e+05 1.17e+05)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 956.1M
Iteration  4: Total net bbox = 1.658e+05 (7.09e+04 9.48e+04)
              Est.  stn bbox = 2.287e+05 (1.01e+05 1.27e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 956.1M
End delay calculation. (MEM=956.145 CPU=0:00:02.8 REAL=0:00:03.0)
Iteration  5: Total net bbox = 4.684e+05 (2.34e+05 2.34e+05)
              Est.  stn bbox = 5.721e+05 (2.81e+05 2.91e+05)
              cpu = 0:00:08.6 real = 0:00:09.0 mem = 956.1M
Iteration  6: Total net bbox = 3.051e+05 (1.36e+05 1.69e+05)
              Est.  stn bbox = 3.791e+05 (1.69e+05 2.10e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 956.1M
End delay calculation. (MEM=956.145 CPU=0:00:02.8 REAL=0:00:03.0)
Iteration  7: Total net bbox = 3.298e+05 (1.61e+05 1.69e+05)
              Est.  stn bbox = 4.092e+05 (1.99e+05 2.10e+05)
              cpu = 0:00:05.0 real = 0:00:05.0 mem = 956.1M
Iteration  8: Total net bbox = 3.617e+05 (1.61e+05 2.01e+05)
              Est.  stn bbox = 4.488e+05 (1.99e+05 2.49e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 956.1M
End delay calculation. (MEM=956.145 CPU=0:00:02.8 REAL=0:00:03.0)
Iteration  9: Total net bbox = 3.808e+05 (1.80e+05 2.01e+05)
              Est.  stn bbox = 4.723e+05 (2.23e+05 2.49e+05)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 956.1M
Iteration 10: Total net bbox = 4.037e+05 (1.80e+05 2.24e+05)
              Est.  stn bbox = 4.999e+05 (2.23e+05 2.77e+05)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 956.1M
End delay calculation. (MEM=956.145 CPU=0:00:02.9 REAL=0:00:03.0)
Iteration 11: Total net bbox = 4.157e+05 (1.80e+05 2.36e+05)
              Est.  stn bbox = 5.139e+05 (2.23e+05 2.91e+05)
              cpu = 0:00:05.4 real = 0:00:06.0 mem = 956.1M
Iteration 12: Total net bbox = 4.186e+05 (1.80e+05 2.39e+05)
              Est.  stn bbox = 5.171e+05 (2.23e+05 2.94e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 956.1M
Iteration 13: Total net bbox = 4.194e+05 (1.80e+05 2.39e+05)
              Est.  stn bbox = 5.179e+05 (2.23e+05 2.95e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 956.1M
Iteration 14: Total net bbox = 4.543e+05 (2.12e+05 2.42e+05)
              Est.  stn bbox = 5.535e+05 (2.56e+05 2.98e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 956.1M
*** cost = 4.543e+05 (2.12e+05 2.42e+05) (cpu for global=0:00:31.9) real=0:00:33.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:03 mem=845.2M) ***
Total net bbox length = 4.543e+05 (2.119e+05 2.424e+05) (ext = 4.422e+04)
Move report: Detail placement moves 17792 insts, mean move: 2.98 um, max move: 49.00 um
	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_): (94.20, 280.00) --> (96.40, 233.20)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 853.8MB
Summary Report:
Instances move: 17792 (out of 18494 movable)
Mean displacement: 2.98 um
Max displacement: 49.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_) (94.2, 280) -> (96.4, 233.2)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 4.453e+05 (1.995e+05 2.458e+05) (ext = 4.385e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 853.8MB
*** Finished refinePlace (0:01:07 mem=853.8M) ***
*** Finished Initial Placement (cpu=0:00:39.9, real=0:00:41.0, mem=853.8M) ***
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21009  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21009 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21009 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.30% V. EstWL: 5.426190e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 80464
[NR-eagl] Layer2(M2)(V) length: 1.627932e+05um, number of vias: 112536
[NR-eagl] Layer3(M3)(H) length: 1.875941e+05um, number of vias: 15688
[NR-eagl] Layer4(M4)(V) length: 1.050672e+05um, number of vias: 5926
[NR-eagl] Layer5(M5)(H) length: 6.284932e+04um, number of vias: 2865
[NR-eagl] Layer6(M6)(V) length: 3.680582e+04um, number of vias: 131
[NR-eagl] Layer7(M7)(H) length: 1.576599e+03um, number of vias: 91
[NR-eagl] Layer8(M8)(V) length: 2.495000e+03um, number of vias: 0
[NR-eagl] Total length: 5.591812e+05um, number of vias: 217701
[NR-eagl] End Peak syMemory usage = 885.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.81 seconds
**placeDesign ... cpu = 0: 0:46, real = 0: 0:47, mem = 876.3M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 884.3M, totSessionCpu=0:01:09 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=885.3M)
Extraction called for design 'core' of instances=18494 and nets=21105 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 885.332M)
** Profile ** Start :  cpu=0:00:00.0, mem=885.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=885.3M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=990.66 CPU=0:00:03.4 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:05.0  mem= 990.7M) ***
*** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:01:14 mem=990.7M)
** Profile ** Overall slacks :  cpu=0:00:04.8, mem=990.7M
** Profile ** DRVs :  cpu=0:00:00.4, mem=990.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.237 |
|           TNS (ns):| -8965.4 |
|    Violating Paths:|  1280   |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    284 (284)     |   -0.587   |    284 (284)     |
|   max_tran     |   321 (11050)    |  -19.744   |   321 (11050)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.875%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=990.7M
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 936.6M, totSessionCpu=0:01:15 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 939.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 939.6M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 18494

Instance distribution across the VT partitions:

 LVT : inst = 22 (0.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 22 (0.1%)

 HVT : inst = 18472 (99.9%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18472 (99.9%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  21009
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=788.82MB/788.82MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=788.93MB/788.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=788.97MB/788.97MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT)
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT): 10%
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT): 20%
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT): 30%
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT): 40%
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT): 50%
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT): 60%
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT): 70%
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT): 80%
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT): 90%

Finished Levelizing
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT)

Starting Activity Propagation
2025-Mar-22 17:28:37 (2025-Mar-23 00:28:37 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT): 10%
2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=789.81MB/789.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT)
 ... Calculating leakage power
2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT): 10%
2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT): 20%
2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT): 30%
2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT): 40%

Finished Calculating power
2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=789.97MB/789.97MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=789.97MB/789.97MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=790.00MB/790.00MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:28:38 (2025-Mar-23 00:28:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.67234487
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2754       40.97
Macro                                  0           0
IO                                     0           0
Combinational                     0.3969       59.03
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.6723         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.6723         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.47085e-10 F
* 		Total instances in design: 18494
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.672345 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18494 cells ( 100.000000%) , 0.672345 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=790.02MB/790.02MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -12.337 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.667 mW
Resizable instances =  18494 (100.0%), leakage = 0.667 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =     22 ( 0.1%), lkg = 0.000 mW ( 0.1%)
   -ve slk =      2 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  18472 (99.9%), lkg = 0.667 mW (99.9%)
   -ve slk =   2107 (11.4%), lkg = 0.079 mW (11.8%)

OptMgr: Begin forced downsizing
OptMgr: 71 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -12.337 ns
OptMgr: 8 (11%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -12.336 ns

Design leakage power (state independent) = 0.667 mW
Resizable instances =  18494 (100.0%), leakage = 0.667 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =     21 ( 0.1%), lkg = 0.000 mW ( 0.1%)
   -ve slk =      2 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  18473 (99.9%), lkg = 0.667 mW (99.9%)
   -ve slk =   2107 (11.4%), lkg = 0.079 mW (11.8%)


Summary: cell sizing

 63 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0         63         63

    1 instances changed cell type from      CKND2D1   to      ND2D0
    7 instances changed cell type from      IAO21D1   to    IAO21D0
    4 instances changed cell type from       IND2D1   to     IND2D0
    4 instances changed cell type from      INR2XD0   to     INR2D0
    6 instances changed cell type from        INVD1   to      CKND0
   41 instances changed cell type from       NR2XD0   to      NR2D0
  checkSum: 63



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=803.20MB/803.20MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=803.20MB/803.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=803.20MB/803.20MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT)
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT): 10%
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT): 20%
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT): 30%
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT): 40%
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT): 50%
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT): 60%
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT): 70%
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT): 80%
2025-Mar-22 17:28:41 (2025-Mar-23 00:28:41 GMT): 90%

Finished Levelizing
2025-Mar-22 17:28:42 (2025-Mar-23 00:28:42 GMT)

Starting Activity Propagation
2025-Mar-22 17:28:42 (2025-Mar-23 00:28:42 GMT)
2025-Mar-22 17:28:42 (2025-Mar-23 00:28:42 GMT): 10%
2025-Mar-22 17:28:42 (2025-Mar-23 00:28:42 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:28:42 (2025-Mar-23 00:28:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=806.39MB/806.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:28:42 (2025-Mar-23 00:28:42 GMT)
 ... Calculating leakage power
2025-Mar-22 17:28:42 (2025-Mar-23 00:28:42 GMT): 10%
2025-Mar-22 17:28:42 (2025-Mar-23 00:28:42 GMT): 20%
2025-Mar-22 17:28:42 (2025-Mar-23 00:28:42 GMT): 30%
2025-Mar-22 17:28:43 (2025-Mar-23 00:28:43 GMT): 40%

Finished Calculating power
2025-Mar-22 17:28:43 (2025-Mar-23 00:28:43 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=806.39MB/806.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=806.39MB/806.39MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=806.39MB/806.39MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:28:43 (2025-Mar-23 00:28:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.67209773
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2754       40.98
Macro                                  0           0
IO                                     0           0
Combinational                     0.3967       59.02
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.6721         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.6721         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.47058e-10 F
* 		Total instances in design: 18494
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.672098 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18494 cells ( 100.000000%) , 0.672098 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=806.90MB/806.90MB)

OptMgr: Leakage power optimization took: 6 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.3
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1093.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1093.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1093.2M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1093.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1093.2M)
CPU of: netlist preparation :0:00:00.0 (mem :1093.2M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1093.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 15 out of 18494 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 18453
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -12.236  TNS Slack -8970.909 Density 69.86
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    69.86%|        -| -12.236|-8970.909|   0:00:00.0| 1189.6M|
|    69.86%|        0| -12.236|-8970.909|   0:00:01.0| 1189.6M|
|    69.86%|        0| -12.236|-8970.909|   0:00:00.0| 1189.6M|
|    69.86%|        0| -12.236|-8970.909|   0:00:01.0| 1189.6M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -12.236  TNS Slack -8970.909 Density 69.86
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1032.75M, totSessionCpu=0:01:28).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    69.86%|        -| -12.236|-8970.909|   0:00:00.0| 1166.3M|
|    69.86%|        -| -12.236|-8970.909|   0:00:00.0| 1166.3M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1166.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   578   | 12558   |   449   |    449  |     0   |     0   |     0   |     0   | -12.24 |          0|          0|          0|  69.86  |            |           |
|    18   |   727   |     1   |      1  |     0   |     0   |     0   |     0   | 5.14 |        202|          0|        476|  70.38  |   0:00:11.0|    1191.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.14 |          0|          0|         18|  70.38  |   0:00:01.0|    1191.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:11.8 real=0:00:12.0 mem=1191.6M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 1042.8M, totSessionCpu=0:01:46 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 96 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   0.000|    70.38%|   0:00:00.0| 1186.3M|   WC_VIEW|       NA| NA                                                 |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1186.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1186.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.38%|        -|   0.000|   0.000|   0:00:00.0| 1201.6M|
|    70.38%|        0|   0.000|   0.000|   0:00:00.0| 1201.6M|
|    70.38%|        1|   0.000|   0.000|   0:00:01.0| 1201.6M|
|    70.34%|       68|   0.000|   0.000|   0:00:00.0| 1201.6M|
|    70.34%|        0|   0.000|   0.000|   0:00:01.0| 1201.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.34
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:04.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1052.75M, totSessionCpu=0:01:57).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1052.8 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21210  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21210 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21210 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.28% V. EstWL: 5.429268e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] End Peak syMemory usage = 1074.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.41 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:01:58 mem=1074.7M) ***
Move report: Timing Driven Placement moves 18686 insts, mean move: 21.72 um, max move: 147.00 um
	Max move on inst (FE_OFC30_array_out_30_): (41.20, 343.00) --> (112.60, 267.40)
	Runtime: CPU: 0:00:29.1 REAL: 0:00:30.0 MEM: 1082.7MB
Move report: Detail placement moves 7221 insts, mean move: 1.30 um, max move: 34.80 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U408): (356.00, 152.20) --> (321.20, 152.20)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1082.7MB
Summary Report:
Instances move: 18689 (out of 18695 movable)
Mean displacement: 21.73 um
Max displacement: 147.40 um (Instance: FE_OFC30_array_out_30_) (41.2, 343) -> (113, 267.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:00:31.7 REAL: 0:00:33.0 MEM: 1082.7MB
*** Finished refinePlace (0:02:29 mem=1082.7M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21210  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21210 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21210 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 4.971456e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 80866
[NR-eagl] Layer2(M2)(V) length: 1.665418e+05um, number of vias: 116562
[NR-eagl] Layer3(M3)(H) length: 1.938758e+05um, number of vias: 8789
[NR-eagl] Layer4(M4)(V) length: 9.437457e+04um, number of vias: 3190
[NR-eagl] Layer5(M5)(H) length: 3.944305e+04um, number of vias: 1363
[NR-eagl] Layer6(M6)(V) length: 1.676249e+04um, number of vias: 20
[NR-eagl] Layer7(M7)(H) length: 3.836995e+02um, number of vias: 16
[NR-eagl] Layer8(M8)(V) length: 7.116000e+02um, number of vias: 0
[NR-eagl] Total length: 5.120930e+05um, number of vias: 210806
End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1042.8M)
Extraction called for design 'core' of instances=18695 and nets=21306 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1042.762M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:23, real = 0:01:24, mem = 1032.6M, totSessionCpu=0:02:32 **
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1122.91 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1122.9M) ***
*** Timing Is met
*** Check timing (0:00:05.0)
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1122.9 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21210  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21210 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21210 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 4.971456e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1122.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.44 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:38 mem=1122.9M) ***
Move report: Timing Driven Placement moves 18674 insts, mean move: 9.95 um, max move: 115.60 um
	Max move on inst (FE_OFC53_array_out_3_): (104.20, 166.60) --> (89.40, 65.80)
	Runtime: CPU: 0:00:27.2 REAL: 0:00:27.0 MEM: 1122.9MB
Move report: Detail placement moves 6952 insts, mean move: 1.28 um, max move: 15.60 um
	Max move on inst (psum_mem_instance/FE_OFC186_n420): (206.00, 200.80) --> (190.40, 200.80)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1122.9MB
Summary Report:
Instances move: 18667 (out of 18695 movable)
Mean displacement: 9.98 um
Max displacement: 114.40 um (Instance: FE_OFC53_array_out_3_) (104.2, 166.6) -> (90.6, 65.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Runtime: CPU: 0:00:29.7 REAL: 0:00:29.0 MEM: 1122.9MB
*** Finished refinePlace (0:03:08 mem=1122.9M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21210  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21210 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21210 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.892076e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 80866
[NR-eagl] Layer2(M2)(V) length: 1.682630e+05um, number of vias: 117048
[NR-eagl] Layer3(M3)(H) length: 1.925044e+05um, number of vias: 8311
[NR-eagl] Layer4(M4)(V) length: 9.018987e+04um, number of vias: 2943
[NR-eagl] Layer5(M5)(H) length: 3.662046e+04um, number of vias: 1253
[NR-eagl] Layer6(M6)(V) length: 1.564700e+04um, number of vias: 16
[NR-eagl] Layer7(M7)(H) length: 3.140000e+02um, number of vias: 12
[NR-eagl] Layer8(M8)(V) length: 9.444000e+02um, number of vias: 0
[NR-eagl] Total length: 5.044832e+05um, number of vias: 210449
End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1045.8M)
Extraction called for design 'core' of instances=18695 and nets=21306 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1045.777M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:01, real = 0:02:02, mem = 1037.0M, totSessionCpu=0:03:10 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1113.49 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1113.5M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   132   |   489   |    54   |     54  |     0   |     0   |     0   |     0   | 5.03 |          0|          0|          0|  70.34  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.13 |         16|          0|        116|  70.39  |   0:00:03.0|    1228.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.13 |          0|          0|          0|  70.39  |   0:00:00.0|    1228.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1228.0M) ***

*** Starting refinePlace (0:03:23 mem=1260.0M) ***
Total net bbox length = 4.044e+05 (1.807e+05 2.237e+05) (ext = 3.488e+04)
Move report: Detail placement moves 33 insts, mean move: 0.97 um, max move: 3.20 um
	Max move on inst (psum_mem_instance/FE_OFC214_n295): (204.80, 85.60) --> (206.20, 83.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1260.0MB
Summary Report:
Instances move: 33 (out of 18711 movable)
Mean displacement: 0.97 um
Max displacement: 3.20 um (Instance: psum_mem_instance/FE_OFC214_n295) (204.8, 85.6) -> (206.2, 83.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 4.044e+05 (1.807e+05 2.237e+05) (ext = 3.488e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1260.0MB
*** Finished refinePlace (0:03:23 mem=1260.0M) ***
Finished re-routing un-routed nets (0:00:00.0 1260.0M)


Density : 0.7039
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1260.0M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1064.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1064.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1074.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1074.3M

------------------------------------------------------------
     Summary (cpu=0.13min real=0.13min mem=1064.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.130  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.386%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1074.3M
**optDesign ... cpu = 0:02:15, real = 0:02:16, mem = 1064.3M, totSessionCpu=0:03:24 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21226  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21226 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21226 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.892670e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 80898
[NR-eagl] Layer2(M2)(V) length: 1.682526e+05um, number of vias: 117140
[NR-eagl] Layer3(M3)(H) length: 1.930886e+05um, number of vias: 8308
[NR-eagl] Layer4(M4)(V) length: 9.082787e+04um, number of vias: 2922
[NR-eagl] Layer5(M5)(H) length: 3.617306e+04um, number of vias: 1231
[NR-eagl] Layer6(M6)(V) length: 1.498260e+04um, number of vias: 18
[NR-eagl] Layer7(M7)(H) length: 2.640000e+02um, number of vias: 12
[NR-eagl] Layer8(M8)(V) length: 9.428000e+02um, number of vias: 0
[NR-eagl] Total length: 5.045315e+05um, number of vias: 210529
[NR-eagl] End Peak syMemory usage = 1053.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.05 seconds
Extraction called for design 'core' of instances=18711 and nets=21322 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1045.035M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1135.73 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1135.7M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |     6   |     0   |      0  |     0   |     0   |     0   |     0   | 5.13 |          0|          0|          0|  70.39  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.13 |          0|          0|          3|  70.39  |   0:00:00.0|    1212.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 5.13 |          0|          0|          0|  70.39  |   0:00:00.0|    1212.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1212.0M) ***

*** Starting refinePlace (0:03:34 mem=1244.1M) ***
Total net bbox length = 4.044e+05 (1.807e+05 2.237e+05) (ext = 3.488e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1244.1MB
Summary Report:
Instances move: 0 (out of 18711 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.044e+05 (1.807e+05 2.237e+05) (ext = 3.488e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1244.1MB
*** Finished refinePlace (0:03:34 mem=1244.1M) ***
Finished re-routing un-routed nets (0:00:00.0 1244.1M)


Density : 0.7039
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1244.1M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1193.0M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:27, real = 0:02:28, mem = 1067.5M, totSessionCpu=0:03:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1067.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1067.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1075.5M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1075.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.131  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.386%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1075.5M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=897.54MB/897.54MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=897.54MB/897.54MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=897.54MB/897.54MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT)
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 10%
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 20%
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 30%
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 40%
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 50%
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 60%
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 70%
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 80%
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 90%

Finished Levelizing
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT)

Starting Activity Propagation
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT)
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 10%
2025-Mar-22 17:31:00 (2025-Mar-23 00:31:00 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:31:01 (2025-Mar-23 00:31:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=898.48MB/898.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:31:01 (2025-Mar-23 00:31:01 GMT)
 ... Calculating switching power
2025-Mar-22 17:31:01 (2025-Mar-23 00:31:01 GMT): 10%
2025-Mar-22 17:31:01 (2025-Mar-23 00:31:01 GMT): 20%
2025-Mar-22 17:31:01 (2025-Mar-23 00:31:01 GMT): 30%
2025-Mar-22 17:31:01 (2025-Mar-23 00:31:01 GMT): 40%
2025-Mar-22 17:31:01 (2025-Mar-23 00:31:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:31:02 (2025-Mar-23 00:31:02 GMT): 60%
2025-Mar-22 17:31:04 (2025-Mar-23 00:31:04 GMT): 70%
2025-Mar-22 17:31:05 (2025-Mar-23 00:31:05 GMT): 80%
2025-Mar-22 17:31:05 (2025-Mar-23 00:31:05 GMT): 90%

Finished Calculating power
2025-Mar-22 17:31:05 (2025-Mar-23 00:31:05 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=898.58MB/898.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=898.58MB/898.58MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=898.58MB/898.58MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:31:05 (2025-Mar-23 00:31:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.25179896 	   71.9583%
Total Switching Power:       1.74955121 	   20.1374%
Total Leakage Power:         0.68673688 	    7.9044%
Total Power:                 8.68808702
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.319      0.2725      0.2754       4.867       56.01
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.933       1.477      0.4113       3.821       43.99
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.252        1.75      0.6867       8.688         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      6.252        1.75      0.6867       8.688         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/intadd_0_U2 (FA1D0): 	  0.006495
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.3894e-10 F
* 		Total instances in design: 18711
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=898.58MB/898.58MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.39
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.39%|        -|   0.000|   0.000|   0:00:00.0| 1224.3M|
|    70.39%|        0|   0.000|   0.000|   0:00:04.0| 1224.3M|
|    70.39%|       11|   0.000|   0.000|   0:00:22.0| 1228.3M|
|    70.39%|        0|   0.000|   0.000|   0:00:02.0| 1231.0M|
|    70.36%|     1838|   0.000|   0.000|   0:00:08.0| 1232.4M|
|    70.36%|        2|   0.000|   0.000|   0:00:00.0| 1232.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.36
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:36.4) (real = 0:00:36.0) **
Executing incremental physical updates
*** Starting refinePlace (0:04:21 mem=1198.1M) ***
Total net bbox length = 4.043e+05 (1.807e+05 2.236e+05) (ext = 3.511e+04)
Move report: Detail placement moves 18 insts, mean move: 0.99 um, max move: 2.80 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U225): (308.20, 168.40) --> (309.20, 170.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1198.1MB
Summary Report:
Instances move: 18 (out of 18711 movable)
Mean displacement: 0.99 um
Max displacement: 2.80 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U225) (308.2, 168.4) -> (309.2, 170.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 4.043e+05 (1.807e+05 2.236e+05) (ext = 3.511e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1198.1MB
*** Finished refinePlace (0:04:21 mem=1198.1M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.071|    4.810|   0.000|    0.000|    70.36%|   0:00:00.0| 1251.5M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1251.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1251.5M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.14MB/938.14MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.14MB/938.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.14MB/938.14MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT)
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 10%
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 20%
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 30%
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 40%
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 50%
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 60%
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 70%
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 80%
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 90%

Finished Levelizing
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT)

Starting Activity Propagation
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT)
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 10%
2025-Mar-22 17:31:49 (2025-Mar-23 00:31:49 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:31:50 (2025-Mar-23 00:31:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=938.14MB/938.14MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:31:50 (2025-Mar-23 00:31:50 GMT)
 ... Calculating switching power
2025-Mar-22 17:31:50 (2025-Mar-23 00:31:50 GMT): 10%
2025-Mar-22 17:31:50 (2025-Mar-23 00:31:50 GMT): 20%
2025-Mar-22 17:31:50 (2025-Mar-23 00:31:50 GMT): 30%
2025-Mar-22 17:31:50 (2025-Mar-23 00:31:50 GMT): 40%
2025-Mar-22 17:31:50 (2025-Mar-23 00:31:50 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:31:51 (2025-Mar-23 00:31:51 GMT): 60%
2025-Mar-22 17:31:53 (2025-Mar-23 00:31:53 GMT): 70%
2025-Mar-22 17:31:54 (2025-Mar-23 00:31:54 GMT): 80%
2025-Mar-22 17:31:54 (2025-Mar-23 00:31:54 GMT): 90%

Finished Calculating power
2025-Mar-22 17:31:54 (2025-Mar-23 00:31:54 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=938.14MB/938.14MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=938.14MB/938.14MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=938.14MB/938.14MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:31:54 (2025-Mar-23 00:31:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.24815477 	   72.0068%
Total Switching Power:       1.74546735 	   20.1156%
Total Leakage Power:         0.68355622 	    7.8776%
Total Power:                 8.67717829
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.323      0.2711      0.2754       4.869       56.12
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.925       1.474      0.4081       3.808       43.88
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.248       1.745      0.6836       8.677         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      6.248       1.745      0.6836       8.677         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/intadd_0_U2 (FA1D0): 	  0.006479
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.3858e-10 F
* 		Total instances in design: 18711
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=938.14MB/938.14MB)

*** Finished Leakage Power Optimization (cpu=0:00:47, real=0:00:47, mem=1083.50M, totSessionCpu=0:04:31).
Extraction called for design 'core' of instances=18711 and nets=21322 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1058.895M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1141.41 CPU=0:00:03.3 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.4  real=0:00:04.0  mem= 1141.4M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=924.37MB/924.37MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=924.37MB/924.37MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=924.37MB/924.37MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-22 17:32:00 (2025-Mar-23 00:32:00 GMT)
2025-Mar-22 17:32:01 (2025-Mar-23 00:32:01 GMT): 10%
2025-Mar-22 17:32:01 (2025-Mar-23 00:32:01 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:32:01 (2025-Mar-23 00:32:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=925.10MB/925.10MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:32:01 (2025-Mar-23 00:32:01 GMT)
 ... Calculating switching power
2025-Mar-22 17:32:01 (2025-Mar-23 00:32:01 GMT): 10%
2025-Mar-22 17:32:01 (2025-Mar-23 00:32:01 GMT): 20%
2025-Mar-22 17:32:01 (2025-Mar-23 00:32:01 GMT): 30%
2025-Mar-22 17:32:01 (2025-Mar-23 00:32:01 GMT): 40%
2025-Mar-22 17:32:01 (2025-Mar-23 00:32:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:32:03 (2025-Mar-23 00:32:03 GMT): 60%
2025-Mar-22 17:32:04 (2025-Mar-23 00:32:04 GMT): 70%
2025-Mar-22 17:32:05 (2025-Mar-23 00:32:05 GMT): 80%
2025-Mar-22 17:32:05 (2025-Mar-23 00:32:05 GMT): 90%

Finished Calculating power
2025-Mar-22 17:32:06 (2025-Mar-23 00:32:06 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=925.10MB/925.10MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=925.10MB/925.10MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=925.10MB/925.10MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:32:06 (2025-Mar-23 00:32:06 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.24815211 	   72.0068%
Total Switching Power:       1.74546735 	   20.1156%
Total Leakage Power:         0.68355622 	    7.8776%
Total Power:                 8.67717564
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.323      0.2711      0.2754       4.869       56.12
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.925       1.474      0.4081       3.808       43.88
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.248       1.745      0.6836       8.677         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      6.248       1.745      0.6836       8.677         100
Total leakage power = 0.683556 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18711 cells ( 100.000000%) , 0.683556 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=925.10MB/925.10MB)


Output file is ./timingReports/core_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:34, real = 0:03:35, mem = 1079.3M, totSessionCpu=0:04:43 **
** Profile ** Start :  cpu=0:00:00.0, mem=1079.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1079.3M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1089.3M
** Profile ** Total reports :  cpu=0:00:00.6, mem=1081.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1081.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.810  |  4.810  |  7.427  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.363%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1081.3M
**optDesign ... cpu = 0:03:35, real = 0:03:36, mem = 1079.3M, totSessionCpu=0:04:44 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:04:23, real = 0:04:25, mem = 1019.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 5016 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1006.7M, init mem=1006.7M)
*info: Placed = 18711         
*info: Unplaced = 0           
Placement Density:70.36%(91494/130032)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1006.7M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 144856.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5016
    Delay constrained sinks:     5016
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=21226  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 21226 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21226 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.891572e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 80898
[NR-eagl] Layer2(M2)(V) length: 1.686807e+05um, number of vias: 116883
[NR-eagl] Layer3(M3)(H) length: 1.925205e+05um, number of vias: 8278
[NR-eagl] Layer4(M4)(V) length: 9.000318e+04um, number of vias: 2944
[NR-eagl] Layer5(M5)(H) length: 3.664026e+04um, number of vias: 1250
[NR-eagl] Layer6(M6)(V) length: 1.524760e+04um, number of vias: 14
[NR-eagl] Layer7(M7)(H) length: 2.638000e+02um, number of vias: 12
[NR-eagl] Layer8(M8)(V) length: 9.428000e+02um, number of vias: 0
[NR-eagl] Total length: 5.042988e+05um, number of vias: 210279
[NR-eagl] End Peak syMemory usage = 1014.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.84 seconds
setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 144856.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       5016
    Delay constrained sinks:     5016
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:04:55 mem=1070.1M) ***
Total net bbox length = 4.109e+05 (1.839e+05 2.270e+05) (ext = 3.530e+04)
Density distribution unevenness ratio = 6.839%
Move report: Detail placement moves 786 insts, mean move: 1.19 um, max move: 7.20 um
	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A17f79): (89.80, 119.80) --> (89.80, 112.60)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1070.1MB
Summary Report:
Instances move: 786 (out of 18796 movable)
Mean displacement: 1.19 um
Max displacement: 7.20 um (Instance: CTS_ccl_BUF_CLOCK_NODE_UID_A17f79) (89.8, 119.8) -> (89.8, 112.6)
	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
Total net bbox length = 4.114e+05 (1.843e+05 2.272e+05) (ext = 3.529e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1070.1MB
*** Finished refinePlace (0:04:56 mem=1070.1M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [3.6,3.96)             10
      [3.96,4.32)             0
      [4.32,4.68)             0
      [4.68,5.04)             0
      [5.04,5.4)              0
      [5.4,5.76)              0
      [5.76,6.12)             0
      [6.12,6.48)             0
      [6.48,6.84)             0
      [6.84,7.2)              1
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
           7.2         (92.308,120.517)     (92.308,113.317)     ccl clock buffer, uid:A17f79 (a lib_cell CKBD16) at (89.800,112.600), in power domain auto-default
           3.6         (96.108,192.518)     (96.108,196.118)     ccl clock buffer, uid:A17d47 (a lib_cell CKBD16) at (93.600,195.400), in power domain auto-default
           3.6         (258.507,120.517)    (258.507,116.918)    ccl clock buffer, uid:A17dfb (a lib_cell CKBD16) at (256.000,116.200), in power domain auto-default
           3.6         (92.308,120.517)     (92.308,116.918)     ccl clock buffer, uid:A17ccb (a lib_cell CKBD16) at (89.800,116.200), in power domain auto-default
           3.6         (254.308,232.118)    (254.308,228.518)    ccl clock buffer, uid:A17f01 (a lib_cell CKBD16) at (251.800,227.800), in power domain auto-default
           3.6         (139.308,250.118)    (139.308,246.517)    ccl clock buffer, uid:A17f76 (a lib_cell CKBD16) at (136.800,245.800), in power domain auto-default
           3.6         (100.707,134.917)    (100.707,131.317)    ccl clock buffer, uid:A17f75 (a lib_cell CKBD16) at (98.200,130.600), in power domain auto-default
           3.6         (258.507,120.517)    (258.507,124.118)    ccl clock buffer, uid:A17f73 (a lib_cell CKBD16) at (256.000,123.400), in power domain auto-default
           3.6         (92.308,120.517)     (92.308,124.118)     ccl clock buffer, uid:A17f72 (a lib_cell CKBD16) at (89.800,123.400), in power domain auto-default
           3.6         (254.308,232.118)    (254.308,235.718)    ccl clock buffer, uid:A17f71 (a lib_cell CKBD16) at (251.800,235.000), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
      gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
      wire capacitance : top=0.000pF, trunk=0.406pF, leaf=3.531pF, total=3.937pF
      wire lengths   : top=0.000um, trunk=2530.363um, leaf=17708.192um, total=20238.555um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.076),top(nil), margined worst slew is leaf(0.094),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.210, max=0.258, avg=0.239, sd=0.009], skew [0.047 vs 0.057, 100% {0.210, 0.236, 0.258}] (wid=0.029 ws=0.021) (gid=0.237 gs=0.047)
    Clock network insertion delays are now [0.210ns, 0.258ns] average 0.239ns std.dev 0.009ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=18796 and nets=25388 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1004.824M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=85, i=0, cg=0, l=0, total=85
  Rebuilding timing graph   cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.408pF, leaf=3.542pF, total=3.950pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2530.363um, leaf=17708.192um, total=20238.555um
  Rebuilding timing graph   sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.094),trunk(0.076),top(nil), margined worst slew is leaf(0.094),trunk(0.076),top(nil)
    skew_group clk/CON: insertion delay [min=0.211, max=0.258, avg=0.239, sd=0.009], skew [0.047 vs 0.057, 100% {0.211, 0.237, 0.258}] (wid=0.029 ws=0.021) (gid=0.238 gs=0.047)
  Clock network insertion delays are now [0.211ns, 0.258ns] average 0.239ns std.dev 0.009ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
      gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
      wire capacitance : top=0.000pF, trunk=0.408pF, leaf=3.542pF, total=3.950pF
      wire lengths   : top=0.000um, trunk=2530.363um, leaf=17708.192um, total=20238.555um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.076),top(nil), margined worst slew is leaf(0.094),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.211, max=0.258, avg=0.239, sd=0.009], skew [0.047 vs 0.057, 100% {0.211, 0.237, 0.258}] (wid=0.029 ws=0.021) (gid=0.238 gs=0.047)
    Clock network insertion delays are now [0.211ns, 0.258ns] average 0.239ns std.dev 0.009ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
      gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
      wire capacitance : top=0.000pF, trunk=0.408pF, leaf=3.542pF, total=3.950pF
      wire lengths   : top=0.000um, trunk=2530.363um, leaf=17708.192um, total=20238.555um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.076),top(nil), margined worst slew is leaf(0.094),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.211, max=0.258, avg=0.239, sd=0.009], skew [0.047 vs 0.057, 100% {0.211, 0.237, 0.258}] (wid=0.029 ws=0.021) (gid=0.238 gs=0.047)
    Clock network insertion delays are now [0.211ns, 0.258ns] average 0.239ns std.dev 0.009ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
      gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
      wire capacitance : top=0.000pF, trunk=0.408pF, leaf=3.542pF, total=3.950pF
      wire lengths   : top=0.000um, trunk=2530.363um, leaf=17708.192um, total=20238.555um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.076),top(nil), margined worst slew is leaf(0.094),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.211, max=0.258, avg=0.239, sd=0.009], skew [0.047 vs 0.057, 100% {0.211, 0.237, 0.258}] (wid=0.029 ws=0.021) (gid=0.238 gs=0.047)
    Clock network insertion delays are now [0.211ns, 0.258ns] average 0.239ns std.dev 0.009ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
      gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
      wire capacitance : top=0.000pF, trunk=0.408pF, leaf=3.542pF, total=3.950pF
      wire lengths   : top=0.000um, trunk=2530.363um, leaf=17708.192um, total=20238.555um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.076),top(nil), margined worst slew is leaf(0.094),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.211, max=0.258, avg=0.239, sd=0.009], skew [0.047 vs 0.057, 100% {0.211, 0.237, 0.258}] (wid=0.029 ws=0.021) (gid=0.238 gs=0.047)
    Clock network insertion delays are now [0.211ns, 0.258ns] average 0.239ns std.dev 0.009ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
      gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
      wire capacitance : top=0.000pF, trunk=0.408pF, leaf=3.542pF, total=3.950pF
      wire lengths   : top=0.000um, trunk=2530.363um, leaf=17708.192um, total=20238.555um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.076),top(nil), margined worst slew is leaf(0.094),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.211, max=0.258, avg=0.239, sd=0.009], skew [0.047 vs 0.057, 100% {0.211, 0.237, 0.258}] (wid=0.029 ws=0.021) (gid=0.238 gs=0.047)
    Clock network insertion delays are now [0.211ns, 0.258ns] average 0.239ns std.dev 0.009ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
      gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
      wire capacitance : top=0.000pF, trunk=0.408pF, leaf=3.542pF, total=3.950pF
      wire lengths   : top=0.000um, trunk=2530.363um, leaf=17708.192um, total=20238.555um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.094),trunk(0.076),top(nil), margined worst slew is leaf(0.094),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.211, max=0.258, avg=0.239, sd=0.009], skew [0.047 vs 0.057, 100% {0.211, 0.237, 0.258}] (wid=0.029 ws=0.021) (gid=0.238 gs=0.047)
    Clock network insertion delays are now [0.211ns, 0.258ns] average 0.239ns std.dev 0.009ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
      gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
      wire capacitance : top=0.000pF, trunk=0.408pF, leaf=3.542pF, total=3.950pF
      wire lengths   : top=0.000um, trunk=2530.363um, leaf=17708.192um, total=20238.555um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.076),top(nil), margined worst slew is leaf(0.094),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.211, max=0.258, avg=0.239, sd=0.009], skew [0.047 vs 0.057, 100% {0.211, 0.237, 0.258}] (wid=0.029 ws=0.021) (gid=0.238 gs=0.047)
    Clock network insertion delays are now [0.211ns, 0.258ns] average 0.239ns std.dev 0.009ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 322 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=856.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=856.800um^2
      gate capacitance : top=0.000pF, trunk=0.467pF, leaf=4.286pF, total=4.753pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.955pF
      wire lengths   : top=0.000um, trunk=2565.793um, leaf=17700.537um, total=20266.330um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.094),trunk(0.077),top(nil), margined worst slew is leaf(0.094),trunk(0.077),top(nil)
      skew_group clk/CON: insertion delay [min=0.212, max=0.256, avg=0.239, sd=0.009], skew [0.044 vs 0.057, 100% {0.212, 0.238, 0.256}] (wid=0.030 ws=0.021) (gid=0.239 gs=0.049)
    Clock network insertion delays are now [0.212ns, 0.256ns] average 0.239ns std.dev 0.009ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
      gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.262, avg=0.250, sd=0.005], skew [0.023 vs 0.057, 100% {0.239, 0.250, 0.262}] (wid=0.028 ws=0.019) (gid=0.248 gs=0.023)
    Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
      gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.262, avg=0.250, sd=0.005], skew [0.023 vs 0.057, 100% {0.239, 0.250, 0.262}] (wid=0.028 ws=0.019) (gid=0.248 gs=0.023)
    Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=85, i=0, cg=0, l=0, total=85
          cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
          gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
          wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
          wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
          sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
      gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
    Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=85, i=0, cg=0, l=0, total=85
    cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
    gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
    wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
    wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
    sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
    skew_group clk/CON: insertion delay [min=0.239, max=0.262, avg=0.250, sd=0.005], skew [0.023 vs 0.057, 100% {0.239, 0.250, 0.262}] (wid=0.028 ws=0.019) (gid=0.248 gs=0.023)
  Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
      gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.262, avg=0.250, sd=0.005], skew [0.023 vs 0.057, 100% {0.239, 0.250, 0.262}] (wid=0.028 ws=0.019) (gid=0.248 gs=0.023)
    Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=85, i=0, cg=0, l=0, total=85
          cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
          gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
          wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
          wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
          sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
      gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.262, avg=0.250, sd=0.005], skew [0.023 vs 0.057, 100% {0.239, 0.250, 0.262}] (wid=0.028 ws=0.019) (gid=0.248 gs=0.023)
    Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
      gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.262, avg=0.250, sd=0.005], skew [0.023 vs 0.057, 100% {0.239, 0.250, 0.262}] (wid=0.028 ws=0.019) (gid=0.248 gs=0.023)
    Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
      gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.541pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.262, avg=0.250, sd=0.005], skew [0.023 vs 0.057, 100% {0.239, 0.250, 0.262}] (wid=0.028 ws=0.019) (gid=0.248 gs=0.023)
    Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=18796 and nets=25388 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1004.828M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=85, i=0, cg=0, l=0, total=85
  Rebuilding timing graph   cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.542pF, total=3.956pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
  Rebuilding timing graph   sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
    skew_group clk/CON: insertion delay [min=0.239, max=0.262, avg=0.250, sd=0.005], skew [0.023 vs 0.057, 100% {0.239, 0.250, 0.262}] (wid=0.028 ws=0.019) (gid=0.248 gs=0.023)
  Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=622.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=622.800um^2
      gate capacitance : top=0.000pF, trunk=0.344pF, leaf=4.286pF, total=4.629pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.542pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2568.127um, leaf=17707.302um, total=20275.430um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.076),top(nil), margined worst slew is leaf(0.105),trunk(0.076),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.262, avg=0.250, sd=0.005], skew [0.023 vs 0.057, 100% {0.239, 0.250, 0.262}] (wid=0.028 ws=0.019) (gid=0.248 gs=0.023)
    Clock network insertion delays are now [0.239ns, 0.262ns] average 0.250ns std.dev 0.005ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=4.629pF fall=4.616pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=4.628pF fall=4.615pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=620.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=620.640um^2
      gate capacitance : top=0.000pF, trunk=0.343pF, leaf=4.286pF, total=4.628pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.542pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2570.470um, leaf=17707.302um, total=20277.772um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.078),top(nil), margined worst slew is leaf(0.105),trunk(0.078),top(nil)
      skew_group clk/CON: insertion delay [min=0.238, max=0.269, avg=0.252, sd=0.007], skew [0.030 vs 0.057, 100% {0.238, 0.251, 0.269}] (wid=0.028 ws=0.019) (gid=0.250 gs=0.026)
    Clock network insertion delays are now [0.238ns, 0.269ns] average 0.252ns std.dev 0.007ns
BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2623.86 -> 2687}
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=620.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=620.640um^2
      gate capacitance : top=0.000pF, trunk=0.343pF, leaf=4.286pF, total=4.628pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.542pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2570.470um, leaf=17707.302um, total=20277.772um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.078),top(nil), margined worst slew is leaf(0.105),trunk(0.078),top(nil)
      skew_group clk/CON: insertion delay [min=0.238, max=0.269, avg=0.252, sd=0.007], skew [0.030 vs 0.057, 100% {0.238, 0.251, 0.269}] (wid=0.028 ws=0.019) (gid=0.250 gs=0.026)
    Clock network insertion delays are now [0.238ns, 0.269ns] average 0.252ns std.dev 0.007ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=620.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=620.640um^2
      gate capacitance : top=0.000pF, trunk=0.343pF, leaf=4.286pF, total=4.628pF
      wire capacitance : top=0.000pF, trunk=0.414pF, leaf=3.542pF, total=3.956pF
      wire lengths   : top=0.000um, trunk=2570.470um, leaf=17707.302um, total=20277.772um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.078),top(nil), margined worst slew is leaf(0.105),trunk(0.078),top(nil)
      skew_group clk/CON: insertion delay [min=0.238, max=0.269, avg=0.252, sd=0.007], skew [0.030 vs 0.057, 100% {0.238, 0.251, 0.269}] (wid=0.028 ws=0.019) (gid=0.250 gs=0.026)
    Clock network insertion delays are now [0.238ns, 0.269ns] average 0.252ns std.dev 0.007ns
BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
{clk/CON,WC: 2623.86 -> 2687}
  Improving insertion delay done.
  Total capacitance is (rise=8.584pF fall=8.570pF), of which (rise=3.956pF fall=3.956pF) is wire, and (rise=4.628pF fall=4.615pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:05:12 mem=1070.1M) ***
Total net bbox length = 4.114e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Density distribution unevenness ratio = 14.738%
Move report: Detail placement moves 8 insts, mean move: 1.93 um, max move: 4.00 um
	Max move on inst (psum_mem_instance/U480): (273.00, 136.00) --> (277.00, 136.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1070.1MB
Summary Report:
Instances move: 8 (out of 13695 movable)
Mean displacement: 1.93 um
Max displacement: 4.00 um (Instance: psum_mem_instance/U480) (273, 136) -> (277, 136)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 4.115e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1070.1MB
*** Finished refinePlace (0:05:12 mem=1070.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:05:12 mem=1070.1M) ***
Total net bbox length = 4.115e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Density distribution unevenness ratio = 6.892%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1070.1MB
Summary Report:
Instances move: 0 (out of 18796 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.115e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1070.1MB
*** Finished refinePlace (0:05:13 mem=1070.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        86 (unrouted=86, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 21225 (unrouted=0, trialRouted=21225, noStatus=0, routed=0, fixed=0)
(Not counting 4077 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=18796 and nets=25388 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1071.602M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 86 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 86 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 17:32:38 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 25386 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 873.84 (MB), peak = 955.87 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 17:32:46 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 17:32:46 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1819          80       16129    79.91%
#  Metal 2        V        1822          84       16129     2.91%
#  Metal 3        H        1899           0       16129     0.07%
#  Metal 4        V        1656         250       16129     3.11%
#  Metal 5        H        1899           0       16129     0.00%
#  Metal 6        V        1906           0       16129     0.00%
#  Metal 7        H         475           0       16129     0.00%
#  Metal 8        V         476           0       16129     0.00%
#  --------------------------------------------------------------
#  Total                  11953       2.71%  129032    10.75%
#
#  86 nets (0.34%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 877.53 (MB), peak = 955.87 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 898.71 (MB), peak = 955.87 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 898.88 (MB), peak = 955.87 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4077 (skipped).
#Total number of selected nets for routing = 86.
#Total number of unselected nets (but routable) for routing = 21225 (skipped).
#Total number of nets in the design = 25388.
#
#21225 skipped nets do not have any wires.
#86 routable nets have only global wires.
#86 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 86               0  
#------------------------------------------------
#        Total                 86               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 86           21225  
#------------------------------------------------
#        Total                 86           21225  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     57(0.36%)     24(0.15%)      5(0.03%)   (0.54%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      7(0.04%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     64(0.05%)     24(0.02%)      5(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.15% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 20718 um.
#Total half perimeter of net bounding box = 7516 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 84 um.
#Total wire length on LAYER M3 = 13152 um.
#Total wire length on LAYER M4 = 7389 um.
#Total wire length on LAYER M5 = 36 um.
#Total wire length on LAYER M6 = 57 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12051
#Up-Via Summary (total 12051):
#           
#-----------------------
#  Metal 1         5186
#  Metal 2         4316
#  Metal 3         2513
#  Metal 4           18
#  Metal 5           18
#-----------------------
#                 12051 
#
#Total number of involved priority nets 86
#Maximum src to sink distance for priority net 252.6
#Average of max src_to_sink distance for priority net 83.0
#Average of ave src_to_sink distance for priority net 45.8
#Max overcon = 3 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.04%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 899.00 (MB), peak = 955.87 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.17 (MB), peak = 955.87 (MB)
#Start Track Assignment.
#Done with 3294 horizontal wires in 1 hboxes and 1952 vertical wires in 1 hboxes.
#Done with 46 horizontal wires in 1 hboxes and 27 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 23194 um.
#Total half perimeter of net bounding box = 7516 um.
#Total wire length on LAYER M1 = 2590 um.
#Total wire length on LAYER M2 = 79 um.
#Total wire length on LAYER M3 = 13115 um.
#Total wire length on LAYER M4 = 7302 um.
#Total wire length on LAYER M5 = 43 um.
#Total wire length on LAYER M6 = 65 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 12051
#Up-Via Summary (total 12051):
#           
#-----------------------
#  Metal 1         5186
#  Metal 2         4316
#  Metal 3         2513
#  Metal 4           18
#  Metal 5           18
#-----------------------
#                 12051 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 889.59 (MB), peak = 955.87 (MB)
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 28.05 (MB)
#Total memory = 889.63 (MB)
#Peak memory = 955.87 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 5.4% of the total area was rechecked for DRC, and 78.5% required routing.
#    number of violations = 0
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 921.60 (MB), peak = 955.87 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.08 (MB), peak = 955.87 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 21521 um.
#Total half perimeter of net bounding box = 7516 um.
#Total wire length on LAYER M1 = 80 um.
#Total wire length on LAYER M2 = 1571 um.
#Total wire length on LAYER M3 = 11724 um.
#Total wire length on LAYER M4 = 8130 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13867
#Total number of multi-cut vias = 79 (  0.6%)
#Total number of single cut vias = 13788 ( 99.4%)
#Up-Via Summary (total 13867):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5058 ( 98.5%)        79 (  1.5%)       5137
#  Metal 2        4758 (100.0%)         0 (  0.0%)       4758
#  Metal 3        3968 (100.0%)         0 (  0.0%)       3968
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                13788 ( 99.4%)        79 (  0.6%)      13867 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -1.27 (MB)
#Total memory = 888.36 (MB)
#Peak memory = 955.87 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = -1.27 (MB)
#Total memory = 888.36 (MB)
#Peak memory = 955.87 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 37.38 (MB)
#Total memory = 874.45 (MB)
#Peak memory = 955.87 (MB)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 17:33:12 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 86 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           7
        50.000     100.000          69
       100.000     150.000           3
       150.000     200.000           5
       200.000     250.000           2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           5
        0.000      20.000          40
       20.000      40.000          24
       40.000      60.000          13
       60.000      80.000           2
       80.000     100.000           1
      100.000     120.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_236 (70 terminals)
    Guided length:  max path =    56.395um, total =   253.593um
    Routed length:  max path =   116.000um, total =   313.940um
    Deviation:      max path =   105.692%,  total =    23.797%

    Net psum_mem_instance/CTS_17 (78 terminals)
    Guided length:  max path =    48.160um, total =   244.535um
    Routed length:  max path =    91.600um, total =   309.060um
    Deviation:      max path =    90.199%,  total =    26.387%

    Net CTS_201 (101 terminals)
    Guided length:  max path =    56.873um, total =   328.502um
    Routed length:  max path =    98.000um, total =   408.540um
    Deviation:      max path =    72.315%,  total =    24.364%

    Net CTS_220 (85 terminals)
    Guided length:  max path =    51.300um, total =   281.215um
    Routed length:  max path =    83.000um, total =   312.280um
    Deviation:      max path =    61.793%,  total =    11.047%

    Net CTS_243 (80 terminals)
    Guided length:  max path =    76.435um, total =   308.163um
    Routed length:  max path =   121.600um, total =   347.420um
    Deviation:      max path =    59.089%,  total =    12.739%

    Net CTS_222 (88 terminals)
    Guided length:  max path =    62.140um, total =   290.585um
    Routed length:  max path =    98.400um, total =   360.700um
    Deviation:      max path =    58.352%,  total =    24.129%

    Net CTS_252 (66 terminals)
    Guided length:  max path =    56.625um, total =   218.912um
    Routed length:  max path =    88.600um, total =   278.160um
    Deviation:      max path =    56.468%,  total =    27.064%

    Net CTS_207 (69 terminals)
    Guided length:  max path =    58.918um, total =   251.768um
    Routed length:  max path =    90.400um, total =   294.380um
    Deviation:      max path =    53.435%,  total =    16.925%

    Net CTS_216 (74 terminals)
    Guided length:  max path =    63.155um, total =   256.235um
    Routed length:  max path =    94.800um, total =   311.640um
    Deviation:      max path =    50.107%,  total =    21.623%

    Net CTS_234 (71 terminals)
    Guided length:  max path =    52.172um, total =   227.630um
    Routed length:  max path =    78.000um, total =   278.220um
    Deviation:      max path =    49.504%,  total =    22.225%

Set FIXED routing status on 86 net(s)
Set FIXED placed status on 85 instance(s)
Net route status summary:
  Clock:        86 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=86)
  Non-clock: 21225 (unrouted=21225, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 4077 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4116 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 86  numPreroutedWires = 14471
[NR-eagl] Read numTotalNets=21311  numIgnoredNets=86
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 21225 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 21225 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.05% V. EstWL: 4.737780e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 8.000000e+01um, number of vias: 81019
[NR-eagl] Layer2(M2)(V) length: 1.573681e+05um, number of vias: 112388
[NR-eagl] Layer3(M3)(H) length: 1.840204e+05um, number of vias: 13331
[NR-eagl] Layer4(M4)(V) length: 9.783735e+04um, number of vias: 4153
[NR-eagl] Layer5(M5)(H) length: 4.884034e+04um, number of vias: 1401
[NR-eagl] Layer6(M6)(V) length: 2.020700e+04um, number of vias: 12
[NR-eagl] Layer7(M7)(H) length: 2.602995e+02um, number of vias: 6
[NR-eagl] Layer8(M8)(V) length: 5.176000e+02um, number of vias: 0
[NR-eagl] Total length: 5.091311e+05um, number of vias: 212310
End of congRepair (cpu=0:00:00.8, real=0:00:01.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=18796 and nets=25388 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1048.402M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um        113.534      113.800      1.002     160.561      160.938      1.000      1.002         0.998
    S->S Wire Res.       Ohm       126.590      126.880      1.002     179.026      179.436      1.000      1.002         0.998
    S->S Wire Res./um    Ohm         0.558        0.557      1.000       0.788        0.788      1.000      1.000         1.000
    Total Wire Len.      um        113.534      113.800      1.002     160.561      160.938      1.000      1.002         0.998
    Trans. Time          ns          0.004        0.005      1.022       0.006        0.006      1.000      1.022         0.978
    Wire Cap.            fF         16.931       17.630      1.041      23.944       24.933      1.000      1.041         0.960
    Wire Cap./um         fF          0.075        0.077      1.039       0.105        0.110      1.000      1.039         0.963
    Wire Delay           ns          0.002        0.002      1.021       0.003        0.003      1.000      1.021         0.979
    Wire Skew            ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.079        0.080      1.010      0.008         0.008      0.999      1.040         0.959
    S->S Wire Len.       um         68.150       70.010      1.027     55.337        56.154      0.998      1.013         0.984
    S->S Wire Res.       Ohm        86.579       87.782      1.014     62.180        63.469      0.996      1.016         0.976
    S->S Wire Res./um    Ohm         1.501        1.443      0.961      0.462         0.368      0.924      0.735         1.160
    Total Wire Len.      um        292.925      298.950      1.021     70.761        70.729      0.997      0.997         0.998
    Trans. Time          ns          0.071        0.072      1.013      0.005         0.005      0.991      1.072         0.917
    Wire Cap.            fF         47.525       48.800      1.027     10.907        11.140      0.994      1.016         0.974
    Wire Cap./um         fF          0.163        0.163      1.005      0.004         0.002      0.925      0.561         1.524
    Wire Delay           ns          0.003        0.003      1.046      0.002         0.002      0.987      1.041         0.937
    Wire Skew            ns          0.005        0.005      1.034      0.002         0.002      0.986      1.090         0.893
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.094        0.094      0.994      0.005         0.005      0.951      0.995         0.909
    S->S Wire Len.       um         36.389       45.522      1.251     17.238        22.420      0.829      1.079         0.638
    S->S Wire Res.       Ohm        62.835       68.093      1.084     26.811        31.087      0.806      0.934         0.695
    S->S Wire Res./um    Ohm         1.829        1.563      0.854      0.401         0.248      0.756      0.468         1.223
    Total Wire Len.      um        229.965      245.483      1.067     68.316        71.624      0.988      1.036         0.942
    Trans. Time          ns          0.092        0.093      1.003      0.007         0.007      0.972      0.951         0.994
    Wire Cap.            fF         45.997       45.345      0.986     13.714        13.342      0.990      0.964         1.018
    Wire Cap./um         fF          0.200        0.184      0.923      0.008         0.005      0.845      0.490         1.458
    Wire Delay           ns          0.003        0.004      1.371      0.002         0.002      0.690      1.066         0.447
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -----------------------------------------------------
    Route Sink Pin                         Difference (%)
    -----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A17f79/I        -2.128
    -----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      0.200um        1.599         0.282         0.451
    M3                           111.475um    111.600um        1.599         0.282         0.451
    M4                           115.593um    115.800um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.912%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    -----------------------------------------------------
    Route Sink Pin                         Difference (%)
    -----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_A17def/I       -116.667
    CTS_ccl_BUF_CLOCK_NODE_UID_A17dfb/I       -114.286
    CTS_ccl_BUF_CLOCK_NODE_UID_A17f01/I        -62.500
    CTS_ccl_BUF_CLOCK_NODE_UID_A17cc6/I        -55.556
    CTS_ccl_BUF_CLOCK_NODE_UID_A17d4d/I        -50.000
    -----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um      13.200um       1.599         0.282         0.451
    M3                           1081.700um    1127.400um       1.599         0.282         0.451
    M4                           1261.702um    1251.000um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.448%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    ------------------------------------------------------------------
    Route Sink Pin                                      Difference (%)
    ------------------------------------------------------------------
    ofifo_inst/col_idx_3__fifo_instance/q4_reg_7_/CP      -1000.000
    qmem_instance/memory7_reg_57_/CP                       -800.000
    psum_mem_instance/memory1_reg_128_/CP                  -780.000
    ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/CP       -750.000
    ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/CP       -655.556
    ------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    -------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route     Res.           Cap.          RC
                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -------------------------------------------------------------------------------------------------
    M1                              0.000um       80.000um       1.787         0.272         0.487
    M2                              0.000um     1557.600um       1.599         0.282         0.451
    M3                           8512.997um    10484.600um       1.599         0.282         0.451
    M4                           9194.305um     6763.600um       1.599         0.282         0.451
    M5                              0.000um        1.200um       1.599         0.282         0.450
    M6                              0.000um       15.200um       1.599         0.277         0.442
    Preferred Layer Adherence     100.000%        91.250%          -             -             -
    -------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_254:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      58            15.600um         57
    M3                   104.875um      58           125.400um         54
    M4                   110.362um      77            88.800um         42
    -------------------------------------------------------------------------
    Totals               214.000um     193           231.000um        153
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.002ns         -             -
    S->WS Trans. Time      0.105ns       0.107ns         -             -
    S->WS Wire Len.       53.775um      62.600um         -             -
    S->WS Wire Res.       82.538Ohm     88.395Ohm        -             -
    Wire Cap.             42.403fF      42.657fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: psum_mem_instance/Q_reg_0_/CP.
    Post-route worst sink: psum_mem_instance/Q_reg_0_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A17ded.
    Driver fanout: 57.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: mac_array_instance/col_idx_8__mac_col_inst/CTS_4:
    
    ------------------------------------------------------------------------
    Layer                Pre-Route    Pre-Route     Post-Route    Post-Route
                         Length       Via Count     Length        Via Count
    ------------------------------------------------------------------------
    M2                    0.000um     19              1.600um         19
    M3                   46.860um     19             63.400um         19
    M4                   46.330um     30             40.600um         17
    ------------------------------------------------------------------------
    Totals               92.000um     68            104.000um         55
    ------------------------------------------------------------------------
    Quantity             Pre-Route    Post-Route        -             -
    ------------------------------------------------------------------------
    S->WS OverSlew        0.000ns      0.001ns          -             -
    S->WS Trans. Time     0.104ns      0.106ns          -             -
    S->WS Wire Len.      47.230um     48.800um          -             -
    S->WS Wire Res.      78.414Ohm    68.123Ohm         -             -
    Wire Cap.            18.333fF     19.263fF          -             -
    ------------------------------------------------------------------------
    Pre-route worst sink:
    mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP.
    Post-route worst sink:
    mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP.
    ------------------------------------------------------------------------
    Driver instance:
    mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A-
    17df2.
    Driver fanout: 18.
    Driver cell: CKBD3.
    ------------------------------------------------------------------------
    
    Net: mac_array_instance/col_idx_2__mac_col_inst/CTS_4:
    
    ------------------------------------------------------------------------
    Layer                Pre-Route    Pre-Route     Post-Route    Post-Route
                         Length       Via Count     Length        Via Count
    ------------------------------------------------------------------------
    M2                    0.000um     20              3.200um         20
    M3                   34.745um     20             50.200um         20
    M4                   62.885um     30             57.600um         19
    ------------------------------------------------------------------------
    Totals               96.000um     70            110.000um         59
    ------------------------------------------------------------------------
    Quantity             Pre-Route    Post-Route        -             -
    ------------------------------------------------------------------------
    S->WS OverSlew        0.000ns      0.001ns          -             -
    S->WS Trans. Time     0.102ns      0.105ns          -             -
    S->WS Wire Len.      23.965um     46.000um          -             -
    S->WS Wire Res.      47.088Ohm    68.075Ohm         -             -
    Wire Cap.            17.152fF     18.266fF          -             -
    ------------------------------------------------------------------------
    Pre-route worst sink:
    mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP.
    Post-route worst sink:
    mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP.
    ------------------------------------------------------------------------
    Driver instance:
    mac_array_instance/col_idx_2__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A-
    17d45.
    Driver fanout: 19.
    Driver cell: CKBD3.
    ------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047      47          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      12          0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4914         97%       ER        85         91%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      45          1%        -         2          2%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044      26          1%        -         6          6%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    4664        100%       ER        92        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046       2          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    3839        100%       ER       128        100%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
    M4-M5    VIA45_1cut          1.500    0.030    0.046       2        100%       ER        -           -           -        -          -         -
    M5-M6    VIA56_1cut          1.500    0.028    0.043       2        100%       ER        -           -           -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=620.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=620.640um^2
      gate capacitance : top=0.000pF, trunk=0.343pF, leaf=4.286pF, total=4.628pF
      wire capacitance : top=0.000pF, trunk=0.426pF, leaf=3.492pF, total=3.917pF
      wire lengths   : top=0.000um, trunk=2619.200um, leaf=18902.200um, total=21521.400um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.107),trunk(0.079),top(nil), margined worst slew is leaf(0.107),trunk(0.079),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.271, avg=0.254, sd=0.007], skew [0.031 vs 0.057, 100% {0.239, 0.253, 0.271}] (wid=0.031 ws=0.022) (gid=0.250 gs=0.027)
    Clock network insertion delays are now [0.239ns, 0.271ns] average 0.254ns std.dev 0.007ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1186.8 CPU=0:00:03.4 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1186.8M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=85, i=0, cg=0, l=0, total=85
      Rebuilding timing graph   cell areas     : b=620.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=620.640um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.343pF, leaf=4.286pF, total=4.628pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.426pF, leaf=3.492pF, total=3.917pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2619.200um, leaf=18902.200um, total=21521.400um
      Rebuilding timing graph   sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=85, i=0, cg=0, l=0, total=85
        cell areas     : b=620.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=620.640um^2
        gate capacitance : top=0.000pF, trunk=0.343pF, leaf=4.286pF, total=4.628pF
        wire capacitance : top=0.000pF, trunk=0.426pF, leaf=3.492pF, total=3.917pF
        wire lengths   : top=0.000um, trunk=2619.200um, leaf=18902.200um, total=21521.400um
        sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 86, tested: 86, violation detected: 3, cannot run: 0, attempted: 3, failed: 0, sized: 3
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            3          3
        ------------------------------
        Total           3          3
        ------------------------------
        
        Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 3.600um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=85, i=0, cg=0, l=0, total=85
          cell areas     : b=624.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=624.240um^2
          gate capacitance : top=0.000pF, trunk=0.346pF, leaf=4.286pF, total=4.631pF
          wire capacitance : top=0.000pF, trunk=0.426pF, leaf=3.492pF, total=3.917pF
          wire lengths   : top=0.000um, trunk=2619.200um, leaf=18902.200um, total=21521.400um
          sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.079),top(nil), margined worst slew is leaf(0.105),trunk(0.079),top(nil)
          skew_group clk/CON: insertion delay [min=0.239, max=0.271, avg=0.254, sd=0.007], skew [0.032 vs 0.057, 100% {0.239, 0.253, 0.271}] (wid=0.031 ws=0.022) (gid=0.250 gs=0.030)
        Clock network insertion delays are now [0.239ns, 0.271ns] average 0.254ns std.dev 0.007ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:05:59 mem=1062.8M) ***
Total net bbox length = 4.115e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Density distribution unevenness ratio = 14.737%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1062.8MB
Summary Report:
Instances move: 0 (out of 13695 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.115e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1062.8MB
*** Finished refinePlace (0:05:59 mem=1062.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:05:59 mem=1062.8M) ***
Total net bbox length = 4.115e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Density distribution unevenness ratio = 6.890%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1062.8MB
Summary Report:
Instances move: 0 (out of 18796 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.115e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1062.8MB
*** Finished refinePlace (0:06:00 mem=1062.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 6 insts, 12 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=18796 and nets=25388 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1060.215M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=85, i=0, cg=0, l=0, total=85
      Rebuilding timing graph   cell areas     : b=624.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=624.240um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.346pF, leaf=4.286pF, total=4.631pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.426pF, leaf=3.492pF, total=3.917pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2619.200um, leaf=18902.200um, total=21521.400um
      Rebuilding timing graph   sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        86 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=86)
  Non-clock: 21225 (unrouted=0, trialRouted=21225, noStatus=0, routed=0, fixed=0)
(Not counting 4077 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=85, i=0, cg=0, l=0, total=85
      cell areas     : b=624.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=624.240um^2
      gate capacitance : top=0.000pF, trunk=0.346pF, leaf=4.286pF, total=4.631pF
      wire capacitance : top=0.000pF, trunk=0.426pF, leaf=3.492pF, total=3.917pF
      wire lengths   : top=0.000um, trunk=2619.200um, leaf=18902.200um, total=21521.400um
      sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.079),top(nil), margined worst slew is leaf(0.105),trunk(0.079),top(nil)
      skew_group clk/CON: insertion delay [min=0.239, max=0.271, avg=0.254, sd=0.007], skew [0.032 vs 0.057, 100% {0.239, 0.253, 0.271}] (wid=0.031 ws=0.022) (gid=0.250 gs=0.030)
    Clock network insertion delays are now [0.239ns, 0.271ns] average 0.254ns std.dev 0.007ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         85      624.240
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             85      624.240
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      2619.200
  Leaf      18902.200
  Total     21521.400
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.346    0.426    0.771
  Leaf     4.286    3.492    7.777
  Total    4.631    3.917    8.549
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  5016     4.286     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.079               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.239     0.271     0.032       0.057         0.022           0.012           0.254        0.007     100% {0.239, 0.253, 0.271}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.239ns, 0.271ns] average 0.254ns std.dev 0.007ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=85, i=0, cg=0, l=0, total=85
  cell areas     : b=624.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=624.240um^2
  gate capacitance : top=0.000pF, trunk=0.346pF, leaf=4.286pF, total=4.631pF
  wire capacitance : top=0.000pF, trunk=0.426pF, leaf=3.492pF, total=3.917pF
  wire lengths   : top=0.000um, trunk=2619.200um, leaf=18902.200um, total=21521.400um
  sink capacitance : count=5016, total=4.286pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.079),top(nil), margined worst slew is leaf(0.105),trunk(0.079),top(nil)
  skew_group clk/CON: insertion delay [min=0.239, max=0.271, avg=0.254, sd=0.007], skew [0.032 vs 0.057, 100% {0.239, 0.253, 0.271}] (wid=0.031 ws=0.022) (gid=0.250 gs=0.030)
Clock network insertion delays are now [0.239ns, 0.271ns] average 0.254ns std.dev 0.007ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1049.8M, totSessionCpu=0:06:04 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1049.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=1049.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1049.8M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1124.34 CPU=0:00:03.5 REAL=0:00:03.0)
*** CDM Built up (cpu=0:00:03.7  real=0:00:03.0  mem= 1124.3M) ***
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:06:08 mem=1124.3M)
** Profile ** Overall slacks :  cpu=0:00:04.3, mem=1124.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1124.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.825  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.843%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1124.3M
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1064.2M, totSessionCpu=0:06:09 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 18796

Instance distribution across the VT partitions:

 LVT : inst = 422 (2.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 422 (2.2%)

 HVT : inst = 18374 (97.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18374 (97.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1064.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1064.2M) ***
*** Starting optimizing excluded clock nets MEM= 1064.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1064.2M) ***
Include MVT Delays for Hold Opt
*** Timing Is met
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
Info: 86 nets with fixed/cover wires excluded.
Info: 86 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1060.2M, totSessionCpu=0:06:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=1060.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1060.2M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1068.2M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1068.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.825  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.843%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1068.2M
Info: 86 nets with fixed/cover wires excluded.
Info: 86 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=901.46MB/901.46MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=901.46MB/901.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=901.46MB/901.46MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:33:36 (2025-Mar-23 00:33:36 GMT)
2025-Mar-22 17:33:36 (2025-Mar-23 00:33:36 GMT): 10%
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 20%
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 30%
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 40%
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 50%
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 60%
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 70%
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 80%
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 90%

Finished Levelizing
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT)

Starting Activity Propagation
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT)
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 10%
2025-Mar-22 17:33:37 (2025-Mar-23 00:33:37 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:33:38 (2025-Mar-23 00:33:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=902.04MB/902.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:33:38 (2025-Mar-23 00:33:38 GMT)
 ... Calculating switching power
2025-Mar-22 17:33:38 (2025-Mar-23 00:33:38 GMT): 10%
2025-Mar-22 17:33:38 (2025-Mar-23 00:33:38 GMT): 20%
2025-Mar-22 17:33:38 (2025-Mar-23 00:33:38 GMT): 30%
2025-Mar-22 17:33:38 (2025-Mar-23 00:33:38 GMT): 40%
2025-Mar-22 17:33:38 (2025-Mar-23 00:33:38 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:33:39 (2025-Mar-23 00:33:39 GMT): 60%
2025-Mar-22 17:33:40 (2025-Mar-23 00:33:40 GMT): 70%
2025-Mar-22 17:33:41 (2025-Mar-23 00:33:41 GMT): 80%
2025-Mar-22 17:33:42 (2025-Mar-23 00:33:42 GMT): 90%

Finished Calculating power
2025-Mar-22 17:33:42 (2025-Mar-23 00:33:42 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=902.04MB/902.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=902.04MB/902.04MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total)=902.04MB/902.04MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:33:42 (2025-Mar-23 00:33:42 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.38234971 	   67.1209%
Total Switching Power:       2.42973744 	   25.5527%
Total Leakage Power:         0.69664342 	    7.3264%
Total Power:                 9.50873053
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.258      0.2701      0.2754       4.803       50.51
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.925        1.47      0.4081       3.804          40
Clock (Combinational)             0.1995      0.6891     0.01309      0.9018       9.484
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.382        2.43      0.6966       9.509         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      6.382        2.43      0.6966       9.509         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1995      0.6891     0.01309      0.9018       9.484
-----------------------------------------------------------------------------------------
Total                             0.1995      0.6891     0.01309      0.9018       9.484
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L3_7 (CKBD16): 	   0.01583
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.46636e-10 F
* 		Total instances in design: 18796
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=902.04MB/902.04MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.84
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.84%|        -|   0.000|   0.000|   0:00:00.0| 1341.5M|
|    70.84%|        0|   0.000|   0.000|   0:00:04.0| 1341.5M|
|    70.84%|        5|   0.000|   0.000|   0:00:23.0| 1341.6M|
|    70.84%|        0|   0.000|   0.000|   0:00:02.0| 1341.6M|
|    70.84%|        6|   0.000|   0.000|   0:00:00.0| 1341.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.84
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 86 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:29.6) (real = 0:00:29.0) **
Executing incremental physical updates
*** Starting refinePlace (0:06:52 mem=1322.5M) ***
Total net bbox length = 4.114e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Density distribution unevenness ratio = 7.245%
Density distribution unevenness ratio = 7.245%
Move report: Detail placement moves 8 insts, mean move: 1.00 um, max move: 2.20 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U75): (219.60, 341.20) --> (219.20, 339.40)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1322.5MB
Summary Report:
Instances move: 8 (out of 18711 movable)
Mean displacement: 1.00 um
Max displacement: 2.20 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U75) (219.6, 341.2) -> (219.2, 339.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 4.115e+05 (1.843e+05 2.272e+05) (ext = 3.531e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1322.5MB
*** Finished refinePlace (0:06:52 mem=1322.5M) ***
Checking setup slack degradation ...
Info: 86 nets with fixed/cover wires excluded.
Info: 86 clock nets excluded from IPO operation.
Info: 86 nets with fixed/cover wires excluded.
Info: 86 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.071|    4.825|   0.000|    0.000|    70.84%|   0:00:00.0| 1356.9M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1356.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=1356.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 86 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1017.24MB/1017.24MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1017.24MB/1017.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1017.24MB/1017.24MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT)
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 10%
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 20%
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 30%
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 40%
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 50%
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 60%
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 70%
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 80%
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 90%

Finished Levelizing
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT)

Starting Activity Propagation
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT)
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 10%
2025-Mar-22 17:34:20 (2025-Mar-23 00:34:20 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:34:21 (2025-Mar-23 00:34:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1017.24MB/1017.24MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:34:21 (2025-Mar-23 00:34:21 GMT)
 ... Calculating switching power
2025-Mar-22 17:34:21 (2025-Mar-23 00:34:21 GMT): 10%
2025-Mar-22 17:34:21 (2025-Mar-23 00:34:21 GMT): 20%
2025-Mar-22 17:34:21 (2025-Mar-23 00:34:21 GMT): 30%
2025-Mar-22 17:34:21 (2025-Mar-23 00:34:21 GMT): 40%
2025-Mar-22 17:34:21 (2025-Mar-23 00:34:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:34:22 (2025-Mar-23 00:34:22 GMT): 60%
2025-Mar-22 17:34:24 (2025-Mar-23 00:34:24 GMT): 70%
2025-Mar-22 17:34:25 (2025-Mar-23 00:34:25 GMT): 80%
2025-Mar-22 17:34:25 (2025-Mar-23 00:34:25 GMT): 90%

Finished Calculating power
2025-Mar-22 17:34:25 (2025-Mar-23 00:34:25 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1017.24MB/1017.24MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1017.24MB/1017.24MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1017.24MB/1017.24MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:34:25 (2025-Mar-23 00:34:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.38233473 	   67.1221%
Total Switching Power:       2.42962682 	   25.5520%
Total Leakage Power:         0.69658249 	    7.3259%
Total Power:                 9.50854402
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.258      0.2701      0.2754       4.803       50.51
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.925        1.47      0.4081       3.804          40
Clock (Combinational)             0.1995      0.6891     0.01309      0.9018       9.484
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.382        2.43      0.6966       9.509         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      6.382        2.43      0.6966       9.509         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1995      0.6891     0.01309      0.9018       9.484
-----------------------------------------------------------------------------------------
Total                             0.1995      0.6891     0.01309      0.9018       9.484
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L3_7 (CKBD16): 	   0.01583
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.46622e-10 F
* 		Total instances in design: 18796
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1017.24MB/1017.24MB)

*** Finished Leakage Power Optimization (cpu=0:00:40, real=0:00:41, mem=1160.89M, totSessionCpu=0:07:02).
Extraction called for design 'core' of instances=18796 and nets=21407 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1138.457M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1218.98 CPU=0:00:03.3 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 1219.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=987.03MB/987.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=987.35MB/987.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=987.35MB/987.35MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-22 17:34:32 (2025-Mar-23 00:34:32 GMT)
2025-Mar-22 17:34:32 (2025-Mar-23 00:34:32 GMT): 10%
2025-Mar-22 17:34:32 (2025-Mar-23 00:34:32 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:34:33 (2025-Mar-23 00:34:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=988.00MB/988.00MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:34:33 (2025-Mar-23 00:34:33 GMT)
 ... Calculating switching power
2025-Mar-22 17:34:33 (2025-Mar-23 00:34:33 GMT): 10%
2025-Mar-22 17:34:33 (2025-Mar-23 00:34:33 GMT): 20%
2025-Mar-22 17:34:33 (2025-Mar-23 00:34:33 GMT): 30%
2025-Mar-22 17:34:33 (2025-Mar-23 00:34:33 GMT): 40%
2025-Mar-22 17:34:33 (2025-Mar-23 00:34:33 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:34:34 (2025-Mar-23 00:34:34 GMT): 60%
2025-Mar-22 17:34:35 (2025-Mar-23 00:34:35 GMT): 70%
2025-Mar-22 17:34:36 (2025-Mar-23 00:34:36 GMT): 80%
2025-Mar-22 17:34:37 (2025-Mar-23 00:34:37 GMT): 90%

Finished Calculating power
2025-Mar-22 17:34:37 (2025-Mar-23 00:34:37 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:04, mem(process/total)=988.00MB/988.00MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=988.00MB/988.00MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=988.00MB/988.00MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:34:37 (2025-Mar-23 00:34:37 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.38233457 	   67.1221%
Total Switching Power:       2.42962682 	   25.5520%
Total Leakage Power:         0.69658249 	    7.3259%
Total Power:                 9.50854386
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.258      0.2701      0.2754       4.803       50.51
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.925        1.47      0.4081       3.804          40
Clock (Combinational)             0.1995      0.6891     0.01309      0.9018       9.484
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.382        2.43      0.6966       9.509         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      6.382        2.43      0.6966       9.509         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1995      0.6891     0.01309      0.9018       9.484
-----------------------------------------------------------------------------------------
Total                             0.1995      0.6891     0.01309      0.9018       9.484
-----------------------------------------------------------------------------------------
Total leakage power = 0.696582 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18796 cells ( 100.000000%) , 0.696582 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=988.16MB/988.16MB)


Output file is ./timingReports/core_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 1156.9M, totSessionCpu=0:07:14 **
** Profile ** Start :  cpu=0:00:00.0, mem=1156.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1156.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1166.9M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1158.9M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1158.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.825  |  4.825  |  7.725  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.842%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1158.9M
**optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 1156.9M, totSessionCpu=0:07:15 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          6  The version of the capacitance table fil...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 16 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:02:30, real = 0:02:30, mem = 1089.6M, totSessionCpu=0:07:15 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1093.6M, totSessionCpu=0:07:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1093.6M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:17 mem=1093.7M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=1.85547 CPU=0:00:03.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1.9M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:00:05.5 mem=1.9M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.5 real=0:00:06.0 totSessionCpu=0:00:05.5 mem=1.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1.9M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1.9M
Done building hold timer [29181 node(s), 34451 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:00:06.9 mem=1.9M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:07.1 real=0:00:08.0 totSessionCpu=0:07:25 mem=1093.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1093.7M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1101.7M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1101.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1101.7M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1101.7M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.825  |  4.825  |  7.725  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.124  |  0.048  | -0.124  |
|           TNS (ns):|-117.179 |  0.000  |-117.179 |
|    Violating Paths:|  1150   |    0    |  1150   |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.842%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1095.7M, totSessionCpu=0:07:27 **
*info: Run optDesign holdfix with 1 thread.
Info: 86 nets with fixed/cover wires excluded.
Info: 86 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:10.1 real=0:00:11.0 totSessionCpu=0:07:28 mem=1304.8M density=70.842% ***

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1239
      TNS :    -117.1804
      #VP :         1150
  Density :      70.842%
------------------------------------------------------------------------------------------
 cpu=0:00:10.4 real=0:00:11.0 totSessionCpu=0:07:28 mem=1304.8M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1239
      TNS :    -117.1804
      #VP :         1150
  Density :      70.842%
------------------------------------------------------------------------------------------
 cpu=0:00:10.5 real=0:00:12.0 totSessionCpu=0:07:28 mem=1304.8M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1239
      TNS :    -117.1804
      #VP :         1150
  Density :      70.842%
------------------------------------------------------------------------------------------
 cpu=0:00:10.6 real=0:00:12.0 totSessionCpu=0:07:28 mem=1304.8M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...
Committed on net mem_in[9]
  Added inst FE_PHC226_mem_in_9_ (CKBD0)
Committed on net mem_in[35]
  Added inst FE_PHC227_mem_in_35_ (BUFFD0)
Committed on net mem_in[34]
  Added inst FE_PHC228_mem_in_34_ (BUFFD0)
Committed on net mem_in[19]
  Added inst FE_PHC229_mem_in_19_ (BUFFD0)
Committed on net mem_in[11]
  Added inst FE_PHC230_mem_in_11_ (BUFFD0)
Committed on net mem_in[58]
  Added inst FE_PHC231_mem_in_58_ (BUFFD0)
Committed on net mem_in[17]
  Added inst FE_PHC232_mem_in_17_ (CKBD0)
Committed on net mem_in[15]
  Added inst FE_PHC233_mem_in_15_ (CKBD0)
Committed on net mem_in[12]
  Added inst FE_PHC234_mem_in_12_ (BUFFD0)
Committed on net mem_in[20]
  Added inst FE_PHC235_mem_in_20_ (BUFFD0)
Committed on net mem_in[51]
  Added inst FE_PHC236_mem_in_51_ (BUFFD0)
Committed on net mem_in[6]
  Added inst FE_PHC237_mem_in_6_ (BUFFD0)
Committed on net mem_in[28]
  Added inst FE_PHC238_mem_in_28_ (CKBD0)
Committed on net mem_in[38]
  Added inst FE_PHC239_mem_in_38_ (CKBD0)
Committed on net mem_in[22]
  Added inst FE_PHC240_mem_in_22_ (CKBD0)
Committed on net mem_in[36]
  Added inst FE_PHC241_mem_in_36_ (BUFFD0)
Committed on net mem_in[5]
  Added inst FE_PHC242_mem_in_5_ (BUFFD0)
Committed on net mem_in[54]
  Added inst FE_PHC243_mem_in_54_ (BUFFD0)
Committed on net mem_in[18]
  Added inst FE_PHC244_mem_in_18_ (CKBD0)
Committed on net mem_in[25]
  Added inst FE_PHC245_mem_in_25_ (CKBD0)
Committed on net mem_in[40]
  Added inst FE_PHC246_mem_in_40_ (CKBD0)
Committed on net mem_in[3]
  Added inst FE_PHC247_mem_in_3_ (CKBD0)
Committed on net mem_in[60]
  Added inst FE_PHC248_mem_in_60_ (BUFFD0)
Committed on net mem_in[32]
  Added inst FE_PHC249_mem_in_32_ (BUFFD0)
Committed on net mem_in[13]
  Added inst FE_PHC250_mem_in_13_ (CKBD0)
Committed on net mem_in[29]
  Added inst FE_PHC251_mem_in_29_ (CKBD0)
Committed on net mem_in[30]
  Added inst FE_PHC252_mem_in_30_ (CKBD0)
Committed on net mem_in[61]
  Added inst FE_PHC253_mem_in_61_ (BUFFD0)
Committed on net mem_in[4]
  Added inst FE_PHC254_mem_in_4_ (CKBD0)
Committed on net mem_in[31]
  Added inst FE_PHC255_mem_in_31_ (CKBD0)
Committed on net mem_in[49]
  Added inst FE_PHC256_mem_in_49_ (BUFFD0)
Committed on net mem_in[45]
  Added inst FE_PHC257_mem_in_45_ (CKBD0)
Committed on net mem_in[53]
  Added inst FE_PHC258_mem_in_53_ (BUFFD0)
Committed on net mem_in[26]
  Added inst FE_PHC259_mem_in_26_ (CKBD0)
Committed on net mem_in[56]
  Added inst FE_PHC260_mem_in_56_ (CKBD0)
Committed on net mem_in[10]
  Added inst FE_PHC261_mem_in_10_ (CKBD0)
Committed on net mem_in[46]
  Added inst FE_PHC262_mem_in_46_ (CKBD0)
Committed on net mem_in[50]
  Added inst FE_PHC263_mem_in_50_ (CKBD0)
Committed on net mem_in[27]
  Added inst FE_PHC264_mem_in_27_ (CKBD0)
Committed on net mem_in[44]
  Added inst FE_PHC265_mem_in_44_ (CKBD0)
Committed on net mem_in[55]
  Added inst FE_PHC266_mem_in_55_ (BUFFD0)
Committed on net mem_in[47]
  Added inst FE_PHC267_mem_in_47_ (CKBD0)
Committed on net mem_in[16]
  Added inst FE_PHC268_mem_in_16_ (CKBD0)
Committed on net mem_in[23]
  Added inst FE_PHC269_mem_in_23_ (BUFFD0)
Committed on net mem_in[7]
  Added inst FE_PHC270_mem_in_7_ (CKBD0)
Committed on net mem_in[8]
  Added inst FE_PHC271_mem_in_8_ (CKBD0)
Committed on net mem_in[21]
  Added inst FE_PHC272_mem_in_21_ (CKBD0)
Committed on net mem_in[14]
  Added inst FE_PHC273_mem_in_14_ (CKBD0)
Committed on net mem_in[48]
  Added inst FE_PHC274_mem_in_48_ (BUFFD0)
Committed on net mem_in[37]
  Added inst FE_PHC275_mem_in_37_ (CKBD0)
Committed on net mem_in[43]
  Added inst FE_PHC276_mem_in_43_ (BUFFD0)
Committed on net mem_in[0]
  Added inst FE_PHC277_mem_in_0_ (CKBD0)
Committed on net mem_in[39]
  Added inst FE_PHC278_mem_in_39_ (CKBD0)
Committed on net mem_in[33]
  Added inst FE_PHC279_mem_in_33_ (CKBD0)
Committed on net mem_in[24]
  Added inst FE_PHC280_mem_in_24_ (CKBD0)
Committed on net mem_in[41]
  Added inst FE_PHC281_mem_in_41_ (CKBD0)
Committed on net mem_in[42]
  Added inst FE_PHC282_mem_in_42_ (CKBD0)
Committed on net mem_in[1]
  Added inst FE_PHC283_mem_in_1_ (CKBD0)
Committed on net mem_in[2]
  Added inst FE_PHC284_mem_in_2_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC285_mem_in_52_ (CKBD0)
Committed on net mem_in[57]
  Added inst FE_PHC286_mem_in_57_ (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC287_mem_in_59_ (BUFFD0)
Committed on net mem_in[63]
  Added inst FE_PHC288_mem_in_63_ (BUFFD0)
Committed on net reset
  Added inst FE_PHC289_reset (BUFFD0)
Committed on net mem_in[62]
  Added inst FE_PHC290_mem_in_62_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1184
      TNS :      -8.4195
      #VP :          219
      TNS+:     108.7609/65 improved (1.6732 per commit, 92.815%)
  Density :      70.914%
------------------------------------------------------------------------------------------
 65 buffer added (phase total 65, total 65)
 cpu=0:00:12.1 real=0:00:13.0 totSessionCpu=0:07:30 mem=1323.9M
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...
Committed on net mem_in[1]
  Added inst FE_PHC291_mem_in_1_ (BUFFD0)
Committed on net mem_in[2]
  Added inst FE_PHC292_mem_in_2_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC293_mem_in_62_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC294_mem_in_52_ (CKBD0)
Committed on net mem_in[33]
  Added inst FE_PHC295_mem_in_33_ (BUFFD0)
Committed on net mem_in[59]
  Added inst FE_PHC296_mem_in_59_ (CKBD0)
Committed on net mem_in[24]
  Added inst FE_PHC297_mem_in_24_ (BUFFD0)
Committed on net mem_in[39]
  Added inst FE_PHC298_mem_in_39_ (BUFFD0)
Committed on net mem_in[57]
  Added inst FE_PHC299_mem_in_57_ (CKBD0)
Committed on net mem_in[7]
  Added inst FE_PHC300_mem_in_7_ (BUFFD0)
Committed on net mem_in[8]
  Added inst FE_PHC301_mem_in_8_ (BUFFD0)
Committed on net mem_in[41]
  Added inst FE_PHC302_mem_in_41_ (BUFFD0)
Committed on net mem_in[0]
  Added inst FE_PHC303_mem_in_0_ (BUFFD0)
Committed on net mem_in[16]
  Added inst FE_PHC304_mem_in_16_ (BUFFD0)
Committed on net reset
  Added inst FE_PHC305_reset (CKBD0)
Committed on net mem_in[42]
  Added inst FE_PHC306_mem_in_42_ (BUFFD0)
Committed on net mem_in[37]
  Added inst FE_PHC307_mem_in_37_ (BUFFD0)
Committed on net mem_in[63]
  Added inst qmem_instance/FE_PHC308_mem_in_63_ (CKBD0)
Committed on net mem_in[43]
  Added inst FE_PHC309_mem_in_43_ (BUFFD0)
Committed on net mem_in[21]
  Added inst FE_PHC310_mem_in_21_ (BUFFD0)
Committed on net mem_in[14]
  Added inst FE_PHC311_mem_in_14_ (BUFFD0)
Committed on net mem_in[48]
  Added inst FE_PHC312_mem_in_48_ (BUFFD0)
Committed on net mem_in[23]
  Added inst FE_PHC313_mem_in_23_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1175
      TNS :      -5.5416
      #VP :          107
      TNS+:       2.8779/23 improved (0.1251 per commit, 34.181%)
  Density :      70.939%
------------------------------------------------------------------------------------------
 23 buffer added (phase total 88, total 88)
 cpu=0:00:12.6 real=0:00:14.0 totSessionCpu=0:07:30 mem=1323.9M
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...
Committed on net reset
  Added inst FE_PHC314_reset (CKBD0)
Committed on net mem_in[59]
  Added inst FE_PHC315_mem_in_59_ (BUFFD0)
Committed on net mem_in[63]
  Added inst qmem_instance/FE_PHC316_mem_in_63_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC317_mem_in_52_ (CKBD0)
Committed on net mem_in[57]
  Added inst FE_PHC318_mem_in_57_ (BUFFD0)
Committed on net mem_in[62]
  Added inst FE_PHC319_mem_in_62_ (CKBD0)
Committed on net FE_PHN284_mem_in_2_
  Added inst kmem_instance/FE_PHC320_mem_in_2_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.1198
      TNS :      -2.6279
      #VP :           56
      TNS+:       2.9137/7 improved (0.4162 per commit, 52.579%)
  Density :      70.947%
------------------------------------------------------------------------------------------
 7 buffer added (phase total 95, total 95)
 cpu=0:00:12.9 real=0:00:14.0 totSessionCpu=0:07:30 mem=1323.9M
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...
Committed on net reset
  Added inst FE_PHC321_reset (BUFFD0)
Committed on net mem_in[63]
  Added inst qmem_instance/FE_PHC322_mem_in_63_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC323_mem_in_62_ (CKBD0)
Committed on net mem_in[52]
  Added inst FE_PHC324_mem_in_52_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0359
      TNS :      -0.1052
      #VP :            9
      TNS+:       2.5227/4 improved (0.6307 per commit, 95.997%)
  Density :      70.952%
------------------------------------------------------------------------------------------
 4 buffer added (phase total 99, total 99)
 cpu=0:00:13.1 real=0:00:14.0 totSessionCpu=0:07:31 mem=1323.9M
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...
Committed on net mem_in[63]
  Added inst qmem_instance/FE_PHC325_mem_in_63_ (CKBD0)
Committed on net mem_in[62]
  Added inst FE_PHC326_mem_in_62_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0158
      TNS :      -0.0724
      #VP :            7
      TNS+:       0.0328/2 improved (0.0164 per commit, 31.179%)
  Density :      70.954%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 101, total 101)
 cpu=0:00:13.2 real=0:00:14.0 totSessionCpu=0:07:31 mem=1323.9M
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...
Committed on net mem_in[63]
  Added inst FE_PHC327_mem_in_63_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0002
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0724/1 improved (0.0724 per commit, 100.000%)
  Density :      70.955%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 102, total 102)
 cpu=0:00:13.3 real=0:00:14.0 totSessionCpu=0:07:31 mem=1323.9M
===========================================================================================


*info:    Total 102 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:13.4 real=0:00:14.0 totSessionCpu=0:07:31 mem=1323.9M density=70.955% ***
*info:
*info: Added a total of 102 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           48 cells of type 'BUFFD0' used
*info:           54 cells of type 'CKBD0' used
*info:
*** Starting refinePlace (0:07:31 mem=1339.9M) ***
Total net bbox length = 4.123e+05 (1.848e+05 2.275e+05) (ext = 3.348e+04)
Density distribution unevenness ratio = 7.239%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1339.9MB
Summary Report:
Instances move: 0 (out of 18813 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.123e+05 (1.848e+05 2.275e+05) (ext = 3.348e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1339.9MB
*** Finished refinePlace (0:07:31 mem=1339.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1339.9M)


Density : 0.7095
Max route overflow : 0.0006


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1339.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:14.0 real=0:00:15.0 totSessionCpu=0:07:31 mem=1339.9M density=70.955%) ***
*** Steiner Routed Nets: 0.901%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.901%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:15, real = 0:00:17, mem = 1163.3M, totSessionCpu=0:07:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=1163.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1163.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=4.39844 CPU=0:00:03.5 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 4.4M) ***
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:00:11.5 mem=4.4M)
** Profile ** Overall slacks :  cpu=0:0-7:00.-3, mem=4.4M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:05.3, mem=1171.3M
** Profile ** Total reports :  cpu=0:00:00.7, mem=1163.3M
** Profile ** DRVs :  cpu=0:00:00.3, mem=1163.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.825  |  4.825  |  7.725  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.048  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.955%
Routing Overflow: 0.06% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1163.3M
**optDesign ... cpu = 0:00:22, real = 0:00:24, mem = 1161.3M, totSessionCpu=0:07:38 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 990.08 (MB), peak = 1042.95 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1161.3M, init mem=1161.3M)
*info: Placed = 18898          (Fixed = 85)
*info: Unplaced = 0           
Placement Density:70.95%(92264/130032)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1161.3M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (86) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1161.3M) ***
#Start route 86 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 22 17:35:04 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 21507 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 925.97 (MB), peak = 1042.95 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#7 routed nets are extracted.
#79 routed nets are imported.
#21423 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 21509.
#
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.58 (MB)
#Total memory = 926.53 (MB)
#Peak memory = 1042.95 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 20.9% of the total area was rechecked for DRC, and 0.0% required routing.
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc   MinCut   Totals
#	M1            1        1        2
#	Totals        1        1        2
#122 out of 18898 instances need to be verified(marked ipoed).
#7.2% of the total area is being checked for drcs
#7.2% of the total area was checked
#    number of violations = 7
#
#    By Layer and Type :
#	         MetSpc    Short   MinCut   Totals
#	M1            3        3        1        7
#	Totals        3        3        1        7
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 977.88 (MB), peak = 1042.95 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.60 (MB), peak = 1042.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 21523 um.
#Total half perimeter of net bounding box = 7516 um.
#Total wire length on LAYER M1 = 78 um.
#Total wire length on LAYER M2 = 1569 um.
#Total wire length on LAYER M3 = 11726 um.
#Total wire length on LAYER M4 = 8133 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 15 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 13870
#Total number of multi-cut vias = 81 (  0.6%)
#Total number of single cut vias = 13789 ( 99.4%)
#Up-Via Summary (total 13870):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        5057 ( 98.4%)        81 (  1.6%)       5138
#  Metal 2        4760 (100.0%)         0 (  0.0%)       4760
#  Metal 3        3968 (100.0%)         0 (  0.0%)       3968
#  Metal 4           2 (100.0%)         0 (  0.0%)          2
#  Metal 5           2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                13789 ( 99.4%)        81 (  0.6%)      13870 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 12.66 (MB)
#Total memory = 939.19 (MB)
#Peak memory = 1042.95 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 12.66 (MB)
#Total memory = 939.19 (MB)
#Peak memory = 1042.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -81.98 (MB)
#Total memory = 908.15 (MB)
#Peak memory = 1042.95 (MB)
#Number of warnings = 1
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 17:35:10 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Mar 22 17:35:10 2025
#
#Generating timing data, please wait...
#21413 total nets, 86 already routed, 86 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1170.65 CPU=0:00:03.6 REAL=0:00:03.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 891.45 (MB), peak = 1042.95 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_21117.tif.gz ...
#Read in timing information for 243 ports, 18898 instances from timing file .timing_file_21117.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 21507 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 875.62 (MB), peak = 1042.95 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 17:35:19 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 17:35:20 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1819          80       16129    80.04%
#  Metal 2        V        1822          84       16129     2.91%
#  Metal 3        H        1899           0       16129     0.07%
#  Metal 4        V        1656         250       16129     3.11%
#  Metal 5        H        1899           0       16129     0.00%
#  Metal 6        V        1906           0       16129     0.00%
#  Metal 7        H         475           0       16129     0.00%
#  Metal 8        V         476           0       16129     0.00%
#  --------------------------------------------------------------
#  Total                  11953       2.71%  129032    10.77%
#
#  86 nets (0.40%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 878.12 (MB), peak = 1042.95 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 965.29 (MB), peak = 1042.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 978.14 (MB), peak = 1042.95 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of routable nets = 21413.
#Total number of nets in the design = 21509.
#
#21327 routable nets have only global wires.
#86 routable nets have only detail routed wires.
#86 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           21327  
#-----------------------------
#        Total           21327  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 86           21327  
#------------------------------------------------
#        Total                 86           21327  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-13)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2    495(3.12%)    238(1.50%)     58(0.37%)     10(0.06%)   (5.04%)
#   Metal 3      7(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    502(0.42%)    238(0.20%)     58(0.05%)     10(0.01%)   (0.68%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 13
#  Overflow after GR: 0.01% H + 1.26% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 492298 um.
#Total half perimeter of net bounding box = 436217 um.
#Total wire length on LAYER M1 = 1020 um.
#Total wire length on LAYER M2 = 134971 um.
#Total wire length on LAYER M3 = 181964 um.
#Total wire length on LAYER M4 = 123101 um.
#Total wire length on LAYER M5 = 44482 um.
#Total wire length on LAYER M6 = 6759 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 148417
#Total number of multi-cut vias = 81 (  0.1%)
#Total number of single cut vias = 148336 ( 99.9%)
#Up-Via Summary (total 148417):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       78451 ( 99.9%)        81 (  0.1%)      78532
#  Metal 2       53411 (100.0%)         0 (  0.0%)      53411
#  Metal 3       13628 (100.0%)         0 (  0.0%)      13628
#  Metal 4        2613 (100.0%)         0 (  0.0%)       2613
#  Metal 5         233 (100.0%)         0 (  0.0%)        233
#-----------------------------------------------------------
#               148336 ( 99.9%)        81 (  0.1%)     148417 
#
#Max overcon = 13 tracks.
#Total overcon = 0.68%.
#Worst layer Gcell overcon rate = 0.04%.
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 978.33 (MB), peak = 1042.95 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 907.34 (MB), peak = 1042.95 (MB)
#Start Track Assignment.
#Done with 35164 horizontal wires in 1 hboxes and 37356 vertical wires in 1 hboxes.
#Done with 7701 horizontal wires in 1 hboxes and 7623 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 516085 um.
#Total half perimeter of net bounding box = 436217 um.
#Total wire length on LAYER M1 = 18332 um.
#Total wire length on LAYER M2 = 134076 um.
#Total wire length on LAYER M3 = 188165 um.
#Total wire length on LAYER M4 = 123733 um.
#Total wire length on LAYER M5 = 44983 um.
#Total wire length on LAYER M6 = 6797 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 148417
#Total number of multi-cut vias = 81 (  0.1%)
#Total number of single cut vias = 148336 ( 99.9%)
#Up-Via Summary (total 148417):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       78451 ( 99.9%)        81 (  0.1%)      78532
#  Metal 2       53411 (100.0%)         0 (  0.0%)      53411
#  Metal 3       13628 (100.0%)         0 (  0.0%)      13628
#  Metal 4        2613 (100.0%)         0 (  0.0%)       2613
#  Metal 5         233 (100.0%)         0 (  0.0%)        233
#-----------------------------------------------------------
#               148336 ( 99.9%)        81 (  0.1%)     148417 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 925.05 (MB), peak = 1042.95 (MB)
#
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 53.04 (MB)
#Total memory = 925.05 (MB)
#Peak memory = 1042.95 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 79
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           16        2        7        8        5       38
#	M2           19       10       11        0        0       40
#	M3            0        0        1        0        0        1
#	Totals       35       12       19        8        5       79
#cpu time = 00:02:52, elapsed time = 00:02:52, memory = 964.48 (MB), peak = 1042.95 (MB)
#start 1st optimization iteration ...
#    number of violations = 49
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1           10        4        2        2       18
#	M2           18        9        4        0       31
#	Totals       28       13        6        2       49
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 928.91 (MB), peak = 1042.95 (MB)
#start 2nd optimization iteration ...
#    number of violations = 50
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1           12        5        2        1       20
#	M2           18        9        3        0       30
#	Totals       30       14        5        1       50
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 936.95 (MB), peak = 1042.95 (MB)
#start 3rd optimization iteration ...
#    number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        1        0        1
#	M2            2        7        4        0        2       15
#	Totals        2        7        4        1        2       16
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 936.88 (MB), peak = 1042.95 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 936.09 (MB), peak = 1042.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 522417 um.
#Total half perimeter of net bounding box = 436217 um.
#Total wire length on LAYER M1 = 9174 um.
#Total wire length on LAYER M2 = 142932 um.
#Total wire length on LAYER M3 = 178926 um.
#Total wire length on LAYER M4 = 136647 um.
#Total wire length on LAYER M5 = 46741 um.
#Total wire length on LAYER M6 = 7997 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 168848
#Total number of multi-cut vias = 122 (  0.1%)
#Total number of single cut vias = 168726 ( 99.9%)
#Up-Via Summary (total 168848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       81787 ( 99.9%)       122 (  0.1%)      81909
#  Metal 2       64944 (100.0%)         0 (  0.0%)      64944
#  Metal 3       18355 (100.0%)         0 (  0.0%)      18355
#  Metal 4        3299 (100.0%)         0 (  0.0%)       3299
#  Metal 5         341 (100.0%)         0 (  0.0%)        341
#-----------------------------------------------------------
#               168726 ( 99.9%)       122 (  0.1%)     168848 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:59
#Elapsed time = 00:02:59
#Increased memory = -11.27 (MB)
#Total memory = 913.78 (MB)
#Peak memory = 1042.95 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 915.54 (MB), peak = 1042.95 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 522417 um.
#Total half perimeter of net bounding box = 436217 um.
#Total wire length on LAYER M1 = 9174 um.
#Total wire length on LAYER M2 = 142932 um.
#Total wire length on LAYER M3 = 178926 um.
#Total wire length on LAYER M4 = 136647 um.
#Total wire length on LAYER M5 = 46741 um.
#Total wire length on LAYER M6 = 7997 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 168848
#Total number of multi-cut vias = 122 (  0.1%)
#Total number of single cut vias = 168726 ( 99.9%)
#Up-Via Summary (total 168848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       81787 ( 99.9%)       122 (  0.1%)      81909
#  Metal 2       64944 (100.0%)         0 (  0.0%)      64944
#  Metal 3       18355 (100.0%)         0 (  0.0%)      18355
#  Metal 4        3299 (100.0%)         0 (  0.0%)       3299
#  Metal 5         341 (100.0%)         0 (  0.0%)        341
#-----------------------------------------------------------
#               168726 ( 99.9%)       122 (  0.1%)     168848 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 22 17:38:45 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 915.55 (MB), peak = 1042.95 (MB)
#
#Start Post Route Wire Spread.
#Done with 5656 horizontal wires in 2 hboxes and 5577 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526873 um.
#Total half perimeter of net bounding box = 436217 um.
#Total wire length on LAYER M1 = 9192 um.
#Total wire length on LAYER M2 = 143822 um.
#Total wire length on LAYER M3 = 180849 um.
#Total wire length on LAYER M4 = 138048 um.
#Total wire length on LAYER M5 = 46951 um.
#Total wire length on LAYER M6 = 8009 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 168848
#Total number of multi-cut vias = 122 (  0.1%)
#Total number of single cut vias = 168726 ( 99.9%)
#Up-Via Summary (total 168848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       81787 ( 99.9%)       122 (  0.1%)      81909
#  Metal 2       64944 (100.0%)         0 (  0.0%)      64944
#  Metal 3       18355 (100.0%)         0 (  0.0%)      18355
#  Metal 4        3299 (100.0%)         0 (  0.0%)       3299
#  Metal 5         341 (100.0%)         0 (  0.0%)        341
#-----------------------------------------------------------
#               168726 ( 99.9%)       122 (  0.1%)     168848 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 954.38 (MB), peak = 1042.95 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526873 um.
#Total half perimeter of net bounding box = 436217 um.
#Total wire length on LAYER M1 = 9192 um.
#Total wire length on LAYER M2 = 143822 um.
#Total wire length on LAYER M3 = 180849 um.
#Total wire length on LAYER M4 = 138048 um.
#Total wire length on LAYER M5 = 46951 um.
#Total wire length on LAYER M6 = 8009 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 168848
#Total number of multi-cut vias = 122 (  0.1%)
#Total number of single cut vias = 168726 ( 99.9%)
#Up-Via Summary (total 168848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       81787 ( 99.9%)       122 (  0.1%)      81909
#  Metal 2       64944 (100.0%)         0 (  0.0%)      64944
#  Metal 3       18355 (100.0%)         0 (  0.0%)      18355
#  Metal 4        3299 (100.0%)         0 (  0.0%)       3299
#  Metal 5         341 (100.0%)         0 (  0.0%)        341
#-----------------------------------------------------------
#               168726 ( 99.9%)       122 (  0.1%)     168848 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 950.09 (MB), peak = 1042.95 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 929.12 (MB), peak = 1042.95 (MB)
#    number of violations = 0
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 927.85 (MB), peak = 1042.95 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526873 um.
#Total half perimeter of net bounding box = 436217 um.
#Total wire length on LAYER M1 = 9192 um.
#Total wire length on LAYER M2 = 143822 um.
#Total wire length on LAYER M3 = 180849 um.
#Total wire length on LAYER M4 = 138048 um.
#Total wire length on LAYER M5 = 46951 um.
#Total wire length on LAYER M6 = 8009 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 168848
#Total number of multi-cut vias = 113908 ( 67.5%)
#Total number of single cut vias = 54940 ( 32.5%)
#Up-Via Summary (total 168848):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54107 ( 66.1%)     27802 ( 33.9%)      81909
#  Metal 2         796 (  1.2%)     64148 ( 98.8%)      64944
#  Metal 3          37 (  0.2%)     18318 ( 99.8%)      18355
#  Metal 4           0 (  0.0%)      3299 (100.0%)       3299
#  Metal 5           0 (  0.0%)       341 (100.0%)        341
#-----------------------------------------------------------
#                54940 ( 32.5%)    113908 ( 67.5%)     168848 
#
#detailRoute Statistics:
#Cpu time = 00:03:45
#Elapsed time = 00:03:45
#Increased memory = 1.07 (MB)
#Total memory = 926.12 (MB)
#Peak memory = 1042.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:19
#Elapsed time = 00:04:19
#Increased memory = -17.73 (MB)
#Total memory = 890.42 (MB)
#Peak memory = 1042.95 (MB)
#Number of warnings = 0
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 17:39:28 2025
#
#routeDesign: cpu time = 00:04:24, elapsed time = 00:04:24, memory = 890.42 (MB), peak = 1042.95 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=18898 and nets=21509 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/core_21117_g7GQoa.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1094.0M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1158.1M)
Extracted 20.0005% (CPU Time= 0:00:00.8  MEM= 1158.1M)
Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 1158.1M)
Extracted 40.0006% (CPU Time= 0:00:01.1  MEM= 1158.1M)
Extracted 50.0008% (CPU Time= 0:00:01.3  MEM= 1158.1M)
Extracted 60.0006% (CPU Time= 0:00:01.5  MEM= 1158.1M)
Extracted 70.0005% (CPU Time= 0:00:01.8  MEM= 1158.1M)
Extracted 80.0007% (CPU Time= 0:00:02.1  MEM= 1162.1M)
Extracted 90.0006% (CPU Time= 0:00:02.5  MEM= 1162.1M)
Extracted 100% (CPU Time= 0:00:03.5  MEM= 1162.1M)
Number of Extracted Resistors     : 445318
Number of Extracted Ground Cap.   : 440498
Number of Extracted Coupling Cap. : 781780
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1127.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.4  Real Time: 0:00:05.0  MEM: 1127.113M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1127.1M, totSessionCpu=0:12:10 **
#Created 847 library cell signatures
#Created 21509 NETS and 0 SPECIALNETS signatures
#Created 18899 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.48 (MB), peak = 1042.95 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 922.49 (MB), peak = 1042.95 (MB)
Begin checking placement ... (start mem=1127.1M, init mem=1127.1M)
*info: Placed = 18898          (Fixed = 85)
*info: Unplaced = 0           
Placement Density:70.95%(92264/130032)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1127.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 18898

Instance distribution across the VT partitions:

 LVT : inst = 420 (2.2%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 420 (2.2%)

 HVT : inst = 18478 (97.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18478 (97.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=18898 and nets=21509 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/core_21117_g7GQoa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1119.1M)
Extracted 10.0006% (CPU Time= 0:00:00.6  MEM= 1166.1M)
Extracted 20.0005% (CPU Time= 0:00:00.8  MEM= 1166.1M)
Extracted 30.0007% (CPU Time= 0:00:01.0  MEM= 1166.1M)
Extracted 40.0006% (CPU Time= 0:00:01.2  MEM= 1166.1M)
Extracted 50.0008% (CPU Time= 0:00:01.4  MEM= 1166.1M)
Extracted 60.0006% (CPU Time= 0:00:01.5  MEM= 1166.1M)
Extracted 70.0005% (CPU Time= 0:00:01.8  MEM= 1166.1M)
Extracted 80.0007% (CPU Time= 0:00:02.1  MEM= 1170.1M)
Extracted 90.0006% (CPU Time= 0:00:02.5  MEM= 1170.1M)
Extracted 100% (CPU Time= 0:00:03.5  MEM= 1170.1M)
Number of Extracted Resistors     : 445318
Number of Extracted Ground Cap.   : 440498
Number of Extracted Coupling Cap. : 781780
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1151.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.5  Real Time: 0:00:05.0  MEM: 1155.137M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:00:16.8 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:00:16.8 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21509,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1255.46 CPU=0:00:08.0 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_aIprmD/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:08.7  real=0:00:08.0  mem= 1255.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21509,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1231.51 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1231.5M) ***
*** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:12.0 totSessionCpu=0:12:34 mem=1231.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1231.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1231.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1231.5M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1231.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.986  |  4.986  |  7.809  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.955%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1139.1M, totSessionCpu=0:12:34 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1205.84M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 86 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.99 |          0|          0|          0|  70.95  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.99 |          0|          0|          0|  70.95  |   0:00:00.0|    1434.7M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 86 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1434.7M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1313.1M, totSessionCpu=0:12:40 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1313.15M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1313.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1313.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1323.2M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1323.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1313.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.986  |  4.986  |  7.809  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.955%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1323.2M
**optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1313.1M, totSessionCpu=0:12:41 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
** Profile ** Start :  cpu=0:00:00.0, mem=1303.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1303.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1303.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1303.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.986  |  4.986  |  7.809  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.955%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1303.6M
Info: 86 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.18MB/1080.18MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.18MB/1080.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.18MB/1080.18MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:40:08 (2025-Mar-23 00:40:08 GMT)
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 10%
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 20%
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 30%
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 40%
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 50%
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 60%
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 70%
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 80%
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 90%

Finished Levelizing
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT)

Starting Activity Propagation
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT)
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 10%
2025-Mar-22 17:40:09 (2025-Mar-23 00:40:09 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:40:10 (2025-Mar-23 00:40:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1080.81MB/1080.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:40:10 (2025-Mar-23 00:40:10 GMT)
 ... Calculating switching power
2025-Mar-22 17:40:10 (2025-Mar-23 00:40:10 GMT): 10%
2025-Mar-22 17:40:10 (2025-Mar-23 00:40:10 GMT): 20%
2025-Mar-22 17:40:10 (2025-Mar-23 00:40:10 GMT): 30%
2025-Mar-22 17:40:10 (2025-Mar-23 00:40:10 GMT): 40%
2025-Mar-22 17:40:10 (2025-Mar-23 00:40:10 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:40:11 (2025-Mar-23 00:40:11 GMT): 60%
2025-Mar-22 17:40:12 (2025-Mar-23 00:40:12 GMT): 70%
2025-Mar-22 17:40:13 (2025-Mar-23 00:40:13 GMT): 80%
2025-Mar-22 17:40:13 (2025-Mar-23 00:40:13 GMT): 90%

Finished Calculating power
2025-Mar-22 17:40:14 (2025-Mar-23 00:40:14 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1080.95MB/1080.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1080.95MB/1080.95MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1080.95MB/1080.95MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:40:14 (2025-Mar-23 00:40:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.37638233 	   68.4651%
Total Switching Power:       2.23949629 	   24.0462%
Total Leakage Power:         0.69744720 	    7.4887%
Total Power:                 9.31332577
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.255      0.2449      0.2754       4.775       51.28
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.922       1.342      0.4089       3.673       39.44
Clock (Combinational)             0.1994      0.6522     0.01309      0.8647       9.285
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.376       2.239      0.6974       9.313         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      6.376       2.239      0.6974       9.313         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1994      0.6522     0.01309      0.8647       9.285
-----------------------------------------------------------------------------------------
Total                             0.1994      0.6522     0.01309      0.8647       9.285
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L3_7 (CKBD16): 	   0.01519
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.36753e-10 F
* 		Total instances in design: 18898
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1080.95MB/1080.95MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.95
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    70.95%|        -|   0.000|   0.000|   0:00:00.0| 1538.3M|
|    70.87%|      356|   0.000|   0.000|   0:00:21.0| 1538.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.87
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 86 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:22.7) (real = 0:00:23.0) **
*** Starting refinePlace (0:13:11 mem=1494.4M) ***
Density distribution unevenness ratio = 7.265%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1494.4MB
Summary Report:
Instances move: 0 (out of 18813 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1494.4MB
*** Finished refinePlace (0:13:11 mem=1494.4M) ***
Density distribution unevenness ratio = 7.251%
Running setup recovery post routing.
**optDesign ... cpu = 0:01:01, real = 0:01:02, mem = 1252.8M, totSessionCpu=0:13:11 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1252.80M, totSessionCpu=0:13:12 .
**optDesign ... cpu = 0:01:02, real = 0:01:02, mem = 1252.8M, totSessionCpu=0:13:12 **

Info: 86 clock nets excluded from IPO operation.
Info: 86 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.071|    5.110|   0.000|    0.000|    70.87%|   0:00:00.0| 1404.6M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1404.6M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1404.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 86 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1115.41MB/1115.41MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1115.41MB/1115.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1115.41MB/1115.41MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT)
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT): 10%
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT): 20%
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT): 30%
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT): 40%
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT): 50%
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT): 60%
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT): 70%
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT): 80%
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT): 90%

Finished Levelizing
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT)

Starting Activity Propagation
2025-Mar-22 17:40:41 (2025-Mar-23 00:40:41 GMT)
2025-Mar-22 17:40:42 (2025-Mar-23 00:40:42 GMT): 10%
2025-Mar-22 17:40:42 (2025-Mar-23 00:40:42 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:40:42 (2025-Mar-23 00:40:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1115.50MB/1115.50MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:40:42 (2025-Mar-23 00:40:42 GMT)
 ... Calculating switching power
2025-Mar-22 17:40:42 (2025-Mar-23 00:40:42 GMT): 10%
2025-Mar-22 17:40:42 (2025-Mar-23 00:40:42 GMT): 20%
2025-Mar-22 17:40:42 (2025-Mar-23 00:40:42 GMT): 30%
2025-Mar-22 17:40:43 (2025-Mar-23 00:40:43 GMT): 40%
2025-Mar-22 17:40:43 (2025-Mar-23 00:40:43 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:40:44 (2025-Mar-23 00:40:44 GMT): 60%
2025-Mar-22 17:40:45 (2025-Mar-23 00:40:45 GMT): 70%
2025-Mar-22 17:40:46 (2025-Mar-23 00:40:46 GMT): 80%
2025-Mar-22 17:40:46 (2025-Mar-23 00:40:46 GMT): 90%

Finished Calculating power
2025-Mar-22 17:40:46 (2025-Mar-23 00:40:46 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1115.50MB/1115.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1115.50MB/1115.50MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1115.50MB/1115.50MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:40:46 (2025-Mar-23 00:40:46 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.37521960 	   68.5259%
Total Switching Power:       2.23474222 	   24.0208%
Total Leakage Power:         0.69341548 	    7.4534%
Total Power:                 9.30337726
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.256      0.2439      0.2754       4.776       51.33
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      1.919       1.339      0.4049       3.663       39.37
Clock (Combinational)             0.1994      0.6522     0.01309      0.8647       9.295
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.375       2.235      0.6934       9.303         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      6.375       2.235      0.6934       9.303         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1994      0.6522     0.01309      0.8647       9.295
-----------------------------------------------------------------------------------------
Total                             0.1994      0.6522     0.01309      0.8647       9.295
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L3_7 (CKBD16): 	   0.01519
* 		Highest Leakage Power: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/DP_OP_38J4_122_7155_U99 (CMPE42D1): 	 0.0002456
* 		Total Cap: 	1.36169e-10 F
* 		Total instances in design: 18898
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1115.50MB/1115.50MB)

*** Finished Leakage Power Optimization (cpu=0:00:33, real=0:00:32, mem=1253.79M, totSessionCpu=0:13:21).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 544
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 544
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:21 mem=1253.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 21509,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3.47656 CPU=0:00:07.7 REAL=0:00:07.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_aIprmD/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:08.0  mem= 3.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21509,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:10.0 totSessionCpu=0:00:28.5 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=0:00:28.5 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
Done building hold timer [26293 node(s), 29921 edge(s), 1 view(s)] (fixHold) cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:00:29.8 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/coe_eosdata_83cbaG/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:12.2 real=0:00:13.0 totSessionCpu=0:13:33 mem=1253.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1253.8M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1261.8M
Loading timing data from /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/coe_eosdata_83cbaG/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1261.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1261.8M
** Profile ** DRVs :  cpu=0:00:00.2, mem=1261.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.110  |  5.110  |  7.455  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  |  0.047  | -0.006  |
|           TNS (ns):| -0.079  |  0.000  | -0.079  |
|    Violating Paths:|   29    |    0    |   29    |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.868%
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:01:25, real = 0:01:27, mem = 1257.8M, totSessionCpu=0:13:35 **
*info: Run optDesign holdfix with 1 thread.
Info: 86 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:14.3 real=0:00:15.0 totSessionCpu=0:13:35 mem=1391.3M density=70.868% ***

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0062
      TNS :      -0.0797
      #VP :           29
  Density :      70.868%
------------------------------------------------------------------------------------------
 cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=0:13:36 mem=1391.3M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0062
      TNS :      -0.0797
      #VP :           29
  Density :      70.868%
------------------------------------------------------------------------------------------
 cpu=0:00:14.7 real=0:00:15.0 totSessionCpu=0:13:36 mem=1391.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0062
      TNS :      -0.0797
      #VP :           29
  Density :      70.868%
------------------------------------------------------------------------------------------
 cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=0:13:36 mem=1391.3M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...
Committed on net mem_in[49]
  Added inst FE_PHC328_mem_in_49_ (BUFFD0)
Committed on net mem_in[36]
  Added inst FE_PHC329_mem_in_36_ (BUFFD0)
Committed on net mem_in[59]
  Added inst FE_PHC330_mem_in_59_ (BUFFD0)
Committed on net reset
  Added inst FE_PHC331_reset (BUFFD0)
Committed on net mem_in[5]
  Added inst FE_PHC332_mem_in_5_ (BUFFD0)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0003
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0797/5 improved (0.0159 per commit, 100.000%)
  Density :      70.874%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 5, total 5)
 cpu=0:00:15.1 real=0:00:16.0 totSessionCpu=0:13:36 mem=1397.1M
===========================================================================================


*info:    Total 5 cells added for Phase I

*** Finished Core Fixing (fixHold) cpu=0:00:15.2 real=0:00:16.0 totSessionCpu=0:13:36 mem=1397.1M density=70.874% ***
*info:
*info: Added a total of 5 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            5 cells of type 'BUFFD0' used
*info:
*** Finish Post Route Hold Fixing (cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=0:13:36 mem=1397.1M density=70.874%) ***
*** Starting refinePlace (0:13:36 mem=1378.0M) ***
Density distribution unevenness ratio = 7.262%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1378.0MB
Summary Report:
Instances move: 0 (out of 18818 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1378.0MB
*** Finished refinePlace (0:13:36 mem=1378.0M) ***
Density distribution unevenness ratio = 7.248%
Default Rule : ""
Non Default Rules :
Worst Slack : 5.110 ns
Total 0 nets layer assigned (1.5).
GigaOpt: setting up router preferences
        design wns: 5.1101
        slack threshold: 6.5301
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 5.110 ns
Total 0 nets layer assigned (0.2).
GigaOpt: setting up router preferences
        design wns: 5.1101
        slack threshold: 6.5301
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1373.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1373.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1373.1M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1373.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.110  |  5.110  |  7.455  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.874%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1373.1M
**optDesign ... cpu = 0:01:31, real = 0:01:32, mem = 1206.4M, totSessionCpu=0:13:41 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 17:41:07 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/U3 connects to NET psum_mem_instance/FE_OFN191_n1792 at location ( 186.900 210.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/FE_OFN191_n1792 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST psum_mem_instance/FE_DBTC2_n1790 connects to NET psum_mem_instance/FE_OFN189_n1790 at location ( 187.900 174.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/FE_OFN189_n1790 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST kmem_instance/FE_DBTC3_n346 connects to NET kmem_instance/FE_OFN167_n346 at location ( 80.300 131.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET kmem_instance/FE_OFN167_n346 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST kmem_instance/U483 connects to NET kmem_instance/FE_OFN166_n341 at location ( 84.100 116.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET kmem_instance/FE_OFN166_n341 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST kmem_instance/FE_DBTC4_n339 connects to NET kmem_instance/FE_OFN165_n339 at location ( 97.700 101.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET kmem_instance/FE_OFN165_n339 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST qmem_instance/U678 connects to NET qmem_instance/FE_OFN164_n736 at location ( 89.700 94.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET qmem_instance/FE_OFN164_n736 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST qmem_instance/FE_DBTC6_n339 connects to NET qmem_instance/FE_OFN160_n339 at location ( 86.100 156.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET qmem_instance/FE_OFN160_n339 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U2 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN102_rd_ptr_2_ at location ( 275.700 151.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U10 connects to NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN102_rd_ptr_2_ at location ( 276.100 153.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_OFN102_rd_ptr_2_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST qmem_instance/FE_DBTC6_n339 connects to NET qmem_instance/FE_DBTN6_n339 at location ( 86.500 157.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET qmem_instance/FE_DBTN6_n339 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST kmem_instance/FE_DBTC4_n339 connects to NET kmem_instance/FE_DBTN4_n339 at location ( 98.100 100.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET kmem_instance/FE_DBTN4_n339 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST kmem_instance/FE_DBTC3_n346 connects to NET kmem_instance/FE_DBTN3_n346 at location ( 80.700 132.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET kmem_instance/FE_DBTN3_n346 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST psum_mem_instance/FE_DBTC2_n1790 connects to NET psum_mem_instance/FE_DBTN2_n1790 at location ( 188.300 174.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET psum_mem_instance/FE_DBTN2_n1790 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST U101 connects to NET inst[6] at location ( 84.700 100.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST U88 connects to NET inst[6] at location ( 73.500 106.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST U133 connects to NET inst[6] at location ( 58.700 109.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST U103 connects to NET inst[6] at location ( 58.300 104.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST U86 connects to NET inst[6] at location ( 50.300 63.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST U91 connects to NET inst[6] at location ( 52.900 25.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST U89 connects to NET inst[6] at location ( 33.900 83.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET inst[6] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET mac_in[63] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_in[53] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_in[26] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_in[20] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_in[19] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_in[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET mac_in[11] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 5 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 5
#  Number of instances resized = 328
#  Number of instances with same cell size swap = 16
#  Total number of placement changes (moved instances are counted twice) = 333
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 21512 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.36 (MB), peak = 1129.45 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 10.685 203.500 ) on M1 for NET FE_PHN328_mem_in_49_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 10.685 162.100 ) on M1 for NET FE_PHN329_mem_in_36_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 10.685 232.300 ) on M1 for NET FE_PHN330_mem_in_59_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 10.685 64.900 ) on M1 for NET FE_PHN332_mem_in_5_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 52.695 25.300 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 33.695 82.900 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 73.295 106.300 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 50.095 63.100 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 58.495 109.900 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 58.095 104.500 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 84.495 100.900 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 80.430 131.385 ) on M1 for NET kmem_instance/FE_DBTN3_n346. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 97.830 101.015 ) on M1 for NET kmem_instance/FE_DBTN4_n339. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 97.600 101.000 ) on M1 for NET kmem_instance/FE_OFN165_n339. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 83.800 117.000 ) on M1 for NET kmem_instance/FE_OFN166_n341. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 80.200 131.400 ) on M1 for NET kmem_instance/FE_OFN167_n346. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 83.565 116.985 ) on M1 for NET kmem_instance/n343. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 28.705 50.500 ) on M1 for NET kmem_out[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 41.905 25.300 ) on M1 for NET kmem_out[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 43.505 27.100 ) on M1 for NET kmem_out[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1415 routed nets are extracted.
#    751 (3.49%) extracted nets are partially routed.
#20002 routed nets are imported.
#1 (0.00%) nets are without wires.
#96 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 21514.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 751
#
#Start data preparation...
#
#Data preparation is done on Sat Mar 22 17:41:10 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Sat Mar 22 17:41:11 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1819          80       16129    80.04%
#  Metal 2        V        1822          84       16129     2.91%
#  Metal 3        H        1899           0       16129     0.07%
#  Metal 4        V        1656         250       16129     3.11%
#  Metal 5        H        1899           0       16129     0.00%
#  Metal 6        V        1906           0       16129     0.00%
#  Metal 7        H         475           0       16129     0.00%
#  Metal 8        V         476           0       16129     0.00%
#  --------------------------------------------------------------
#  Total                  11953       2.71%  129032    10.77%
#
#  86 nets (0.40%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1009.37 (MB), peak = 1129.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.12 (MB), peak = 1129.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.29 (MB), peak = 1129.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 96 (skipped).
#Total number of routable nets = 21418.
#Total number of nets in the design = 21514.
#
#752 routable nets have only global wires.
#20666 routable nets have only detail routed wires.
#86 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             752  
#-----------------------------
#        Total             752  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 86           21332  
#------------------------------------------------
#        Total                 86           21332  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      1(0.02%)      0(0.00%)   (0.02%)
#   Metal 2      9(0.06%)      4(0.03%)   (0.08%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     10(0.01%)      4(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526767 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9169 um.
#Total wire length on LAYER M2 = 143712 um.
#Total wire length on LAYER M3 = 180886 um.
#Total wire length on LAYER M4 = 138039 um.
#Total wire length on LAYER M5 = 46951 um.
#Total wire length on LAYER M6 = 8009 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 168627
#Total number of multi-cut vias = 113736 ( 67.4%)
#Total number of single cut vias = 54891 ( 32.6%)
#Up-Via Summary (total 168627):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       53977 ( 66.0%)     27753 ( 34.0%)      81730
#  Metal 2         875 (  1.3%)     64032 ( 98.7%)      64907
#  Metal 3          39 (  0.2%)     18311 ( 99.8%)      18350
#  Metal 4           0 (  0.0%)      3299 (100.0%)       3299
#  Metal 5           0 (  0.0%)       341 (100.0%)        341
#-----------------------------------------------------------
#                54891 ( 32.6%)    113736 ( 67.4%)     168627 
#
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1028.29 (MB), peak = 1129.45 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1011.03 (MB), peak = 1129.45 (MB)
#Start Track Assignment.
#Done with 48 horizontal wires in 1 hboxes and 31 vertical wires in 1 hboxes.
#Done with 2 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526818 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9212 um.
#Total wire length on LAYER M2 = 143713 um.
#Total wire length on LAYER M3 = 180894 um.
#Total wire length on LAYER M4 = 138039 um.
#Total wire length on LAYER M5 = 46951 um.
#Total wire length on LAYER M6 = 8009 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 168609
#Total number of multi-cut vias = 113736 ( 67.5%)
#Total number of single cut vias = 54873 ( 32.5%)
#Up-Via Summary (total 168609):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       53971 ( 66.0%)     27753 ( 34.0%)      81724
#  Metal 2         864 (  1.3%)     64032 ( 98.7%)      64896
#  Metal 3          38 (  0.2%)     18311 ( 99.8%)      18349
#  Metal 4           0 (  0.0%)      3299 (100.0%)       3299
#  Metal 5           0 (  0.0%)       341 (100.0%)        341
#-----------------------------------------------------------
#                54873 ( 32.5%)    113736 ( 67.5%)     168609 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1066.00 (MB), peak = 1129.45 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 57.52 (MB)
#Total memory = 1066.00 (MB)
#Peak memory = 1129.45 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 29.3% required routing.
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1           14        5       16        8        0       43
#	M2            4        2        3        0        0        9
#	M3            0        0        1        0        1        2
#	Totals       18        7       20        8        1       54
#333 out of 18903 instances need to be verified(marked ipoed).
#22.5% of the total area is being checked for drcs
#22.5% of the total area was checked
#    number of violations = 102
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1           40       11       20       10        8        0       89
#	M2            5        2        4        0        0        0       11
#	M3            0        0        1        0        0        1        2
#	Totals       45       13       25       10        8        1      102
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1060.03 (MB), peak = 1129.45 (MB)
#start 1st optimization iteration ...
#    number of violations = 11
#
#    By Layer and Type :
#	         EOLSpc    Short     Loop   Totals
#	M1            0        0        0        0
#	M2            4        6        1       11
#	Totals        4        6        1       11
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1041.64 (MB), peak = 1129.45 (MB)
#start 2nd optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	         MetSpc   EOLSpc   CutSpc   Totals
#	M1            0        0        2        2
#	M2            1        2        0        3
#	Totals        1        2        2        5
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1046.17 (MB), peak = 1129.45 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1046.41 (MB), peak = 1129.45 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526173 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 142978 um.
#Total wire length on LAYER M3 = 181159 um.
#Total wire length on LAYER M4 = 138130 um.
#Total wire length on LAYER M5 = 46795 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 109184 ( 64.2%)
#Total number of single cut vias = 60966 ( 35.8%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55185 ( 67.4%)     26745 ( 32.6%)      81930
#  Metal 2        4779 (  7.2%)     61201 ( 92.8%)      65980
#  Metal 3         903 (  4.9%)     17708 ( 95.1%)      18611
#  Metal 4          89 (  2.7%)      3201 ( 97.3%)       3290
#  Metal 5          10 (  2.9%)       329 ( 97.1%)        339
#-----------------------------------------------------------
#                60966 ( 35.8%)    109184 ( 64.2%)     170150 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -46.50 (MB)
#Total memory = 1019.49 (MB)
#Peak memory = 1129.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1021.23 (MB), peak = 1129.45 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526173 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 142978 um.
#Total wire length on LAYER M3 = 181159 um.
#Total wire length on LAYER M4 = 138130 um.
#Total wire length on LAYER M5 = 46795 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 109184 ( 64.2%)
#Total number of single cut vias = 60966 ( 35.8%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55185 ( 67.4%)     26745 ( 32.6%)      81930
#  Metal 2        4779 (  7.2%)     61201 ( 92.8%)      65980
#  Metal 3         903 (  4.9%)     17708 ( 95.1%)      18611
#  Metal 4          89 (  2.7%)      3201 ( 97.3%)       3290
#  Metal 5          10 (  2.9%)       329 ( 97.1%)        339
#-----------------------------------------------------------
#                60966 ( 35.8%)    109184 ( 64.2%)     170150 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Mar 22 17:41:51 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1021.23 (MB), peak = 1129.45 (MB)
#
#Start Post Route Wire Spread.
#Done with 785 horizontal wires in 2 hboxes and 1361 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526812 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 143144 um.
#Total wire length on LAYER M3 = 181384 um.
#Total wire length on LAYER M4 = 138364 um.
#Total wire length on LAYER M5 = 46808 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 109184 ( 64.2%)
#Total number of single cut vias = 60966 ( 35.8%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55185 ( 67.4%)     26745 ( 32.6%)      81930
#  Metal 2        4779 (  7.2%)     61201 ( 92.8%)      65980
#  Metal 3         903 (  4.9%)     17708 ( 95.1%)      18611
#  Metal 4          89 (  2.7%)      3201 ( 97.3%)       3290
#  Metal 5          10 (  2.9%)       329 ( 97.1%)        339
#-----------------------------------------------------------
#                60966 ( 35.8%)    109184 ( 64.2%)     170150 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1060.36 (MB), peak = 1129.45 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526812 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 143144 um.
#Total wire length on LAYER M3 = 181384 um.
#Total wire length on LAYER M4 = 138364 um.
#Total wire length on LAYER M5 = 46808 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 109184 ( 64.2%)
#Total number of single cut vias = 60966 ( 35.8%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55185 ( 67.4%)     26745 ( 32.6%)      81930
#  Metal 2        4779 (  7.2%)     61201 ( 92.8%)      65980
#  Metal 3         903 (  4.9%)     17708 ( 95.1%)      18611
#  Metal 4          89 (  2.7%)      3201 ( 97.3%)       3290
#  Metal 5          10 (  2.9%)       329 ( 97.1%)        339
#-----------------------------------------------------------
#                60966 ( 35.8%)    109184 ( 64.2%)     170150 
#
#
#Start Post Route via swapping..
#34.82% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1026.52 (MB), peak = 1129.45 (MB)
#    number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1026.53 (MB), peak = 1129.45 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526812 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 143144 um.
#Total wire length on LAYER M3 = 181384 um.
#Total wire length on LAYER M4 = 138364 um.
#Total wire length on LAYER M5 = 46808 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 114953 ( 67.6%)
#Total number of single cut vias = 55197 ( 32.4%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54049 ( 66.0%)     27881 ( 34.0%)      81930
#  Metal 2        1050 (  1.6%)     64930 ( 98.4%)      65980
#  Metal 3          97 (  0.5%)     18514 ( 99.5%)      18611
#  Metal 4           1 (  0.0%)      3289 (100.0%)       3290
#  Metal 5           0 (  0.0%)       339 (100.0%)        339
#-----------------------------------------------------------
#                55197 ( 32.4%)    114953 ( 67.6%)     170150 
#
#detailRoute Statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:53
#Increased memory = -41.20 (MB)
#Total memory = 1024.79 (MB)
#Peak memory = 1129.45 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 21514 NETS and 0 SPECIALNETS signatures
#Created 18904 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1025.05 (MB), peak = 1129.45 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1025.21 (MB), peak = 1129.45 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:01:01
#Increased memory = -63.65 (MB)
#Total memory = 981.55 (MB)
#Peak memory = 1129.45 (MB)
#Number of warnings = 63
#Total number of warnings = 94
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 17:42:08 2025
#
**optDesign ... cpu = 0:02:31, real = 0:02:33, mem = 1162.2M, totSessionCpu=0:14:41 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=18903 and nets=21514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/core_21117_g7GQoa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1162.2M)
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1209.3M)
Extracted 20.0006% (CPU Time= 0:00:00.9  MEM= 1209.3M)
Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1209.3M)
Extracted 40.0005% (CPU Time= 0:00:01.3  MEM= 1209.3M)
Extracted 50.0006% (CPU Time= 0:00:01.5  MEM= 1209.3M)
Extracted 60.0007% (CPU Time= 0:00:01.6  MEM= 1209.3M)
Extracted 70.0004% (CPU Time= 0:00:01.9  MEM= 1209.3M)
Extracted 80.0005% (CPU Time= 0:00:02.3  MEM= 1213.3M)
Extracted 90.0007% (CPU Time= 0:00:02.7  MEM= 1213.3M)
Extracted 100% (CPU Time= 0:00:03.7  MEM= 1213.3M)
Number of Extracted Resistors     : 452891
Number of Extracted Ground Cap.   : 447399
Number of Extracted Coupling Cap. : 790140
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1193.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 1197.285M)
**optDesign ... cpu = 0:02:36, real = 0:02:38, mem = 1162.2M, totSessionCpu=0:14:46 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1255.93 CPU=0:00:08.2 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_aIprmD/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1255.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21514,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1231.97 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1232.0M) ***
*** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=0:14:58 mem=1232.0M)
**optDesign ... cpu = 0:02:49, real = 0:02:51, mem = 1169.2M, totSessionCpu=0:14:58 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:02:49, real = 0:02:51, mem = 1169.2M, totSessionCpu=0:14:59 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1169.21M, totSessionCpu=0:14:59 .
**optDesign ... cpu = 0:02:49, real = 0:02:51, mem = 1169.2M, totSessionCpu=0:14:59 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:50, real = 0:02:52, mem = 1169.2M, totSessionCpu=0:15:00 **
** Profile ** Start :  cpu=0:00:00.0, mem=1226.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1226.5M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_aIprmD/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21514,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:11.0 totSessionCpu=0:00:40.7 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-4:0-9.-2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:11.3, mem=1226.5M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1171.2M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1171.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.987  |  4.987  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.047  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.874%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1171.2M
**optDesign ... cpu = 0:03:03, real = 0:03:06, mem = 1169.2M, totSessionCpu=0:15:13 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1187.2M, totSessionCpu=0:15:16 **
#Created 847 library cell signatures
#Created 21514 NETS and 0 SPECIALNETS signatures
#Created 18904 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.79 (MB), peak = 1129.45 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1043.80 (MB), peak = 1129.45 (MB)
Begin checking placement ... (start mem=1187.2M, init mem=1187.2M)
*info: Placed = 18903          (Fixed = 85)
*info: Unplaced = 0           
Placement Density:70.87%(92159/130032)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1187.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 18903

Instance distribution across the VT partitions:

 LVT : inst = 272 (1.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 272 (1.4%)

 HVT : inst = 18631 (98.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18631 (98.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=18903 and nets=21514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/core_21117_g7GQoa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1175.2M)
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1240.3M)
Extracted 20.0006% (CPU Time= 0:00:00.9  MEM= 1240.3M)
Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1240.3M)
Extracted 40.0005% (CPU Time= 0:00:01.3  MEM= 1240.3M)
Extracted 50.0006% (CPU Time= 0:00:01.4  MEM= 1240.3M)
Extracted 60.0007% (CPU Time= 0:00:01.6  MEM= 1240.3M)
Extracted 70.0004% (CPU Time= 0:00:01.9  MEM= 1240.3M)
Extracted 80.0005% (CPU Time= 0:00:02.3  MEM= 1244.3M)
Extracted 90.0007% (CPU Time= 0:00:02.7  MEM= 1244.3M)
Extracted 100% (CPU Time= 0:00:03.7  MEM= 1244.3M)
Number of Extracted Resistors     : 452891
Number of Extracted Ground Cap.   : 447399
Number of Extracted Coupling Cap. : 790140
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1225.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 1229.250M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1287.96 CPU=0:00:08.0 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_aIprmD/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 1288.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21514,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1264.01 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1264.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:15:34 mem=1264.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1264.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1264.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1264.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1264.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.987  |  4.987  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.874%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1264.0M
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1163.5M, totSessionCpu=0:15:35 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 843
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 843
**INFO: Start fixing DRV (Mem = 1230.28M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 86 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     2   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.99 |          0|          0|          0|  70.87  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.99 |          0|          0|          1|  70.87  |   0:00:01.0|    1459.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 4.99 |          0|          0|          0|  70.87  |   0:00:00.0|    1459.2M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 86 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1459.2M) ***

*** Starting refinePlace (0:15:41 mem=1513.3M) ***
Density distribution unevenness ratio = 7.262%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1513.3MB
Summary Report:
Instances move: 0 (out of 18818 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1513.3MB
*** Finished refinePlace (0:15:41 mem=1513.3M) ***
Density distribution unevenness ratio = 7.248%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1334.6M, totSessionCpu=0:15:42 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1334.59M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1334.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1334.6M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1344.6M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1344.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1334.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.987  |  4.987  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.874%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1344.6M
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1334.6M, totSessionCpu=0:15:43 **
** Profile ** Start :  cpu=0:00:00.0, mem=1325.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=1325.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1325.0M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1325.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.987  |  4.987  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.874%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1325.0M
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1267.8M, totSessionCpu=0:15:44 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 17:43:12 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances resized = 1
#  Total number of placement changes (moved instances are counted twice) = 1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 21512 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1080.37 (MB), peak = 1132.69 (MB)
#Merging special wires...
#
#Connectivity extraction summary:
#5 routed nets are extracted.
#21413 routed nets are imported.
#96 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 21514.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.19 (MB)
#Total memory = 1080.37 (MB)
#Peak memory = 1132.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#1 out of 18903 instances need to be verified(marked ipoed).
#0.1% of the total area is being checked for drcs
#0.1% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.42 (MB), peak = 1132.69 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.71 (MB), peak = 1132.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526812 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 143144 um.
#Total wire length on LAYER M3 = 181384 um.
#Total wire length on LAYER M4 = 138364 um.
#Total wire length on LAYER M5 = 46808 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 114953 ( 67.6%)
#Total number of single cut vias = 55197 ( 32.4%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54049 ( 66.0%)     27881 ( 34.0%)      81930
#  Metal 2        1050 (  1.6%)     64930 ( 98.4%)      65980
#  Metal 3          97 (  0.5%)     18514 ( 99.5%)      18611
#  Metal 4           1 (  0.0%)      3289 (100.0%)       3290
#  Metal 5           0 (  0.0%)       339 (100.0%)        339
#-----------------------------------------------------------
#                55197 ( 32.4%)    114953 ( 67.6%)     170150 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.73 (MB)
#Total memory = 1082.11 (MB)
#Peak memory = 1132.69 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1083.84 (MB), peak = 1132.69 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526812 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 143144 um.
#Total wire length on LAYER M3 = 181384 um.
#Total wire length on LAYER M4 = 138364 um.
#Total wire length on LAYER M5 = 46808 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 114953 ( 67.6%)
#Total number of single cut vias = 55197 ( 32.4%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54049 ( 66.0%)     27881 ( 34.0%)      81930
#  Metal 2        1050 (  1.6%)     64930 ( 98.4%)      65980
#  Metal 3          97 (  0.5%)     18514 ( 99.5%)      18611
#  Metal 4           1 (  0.0%)      3289 (100.0%)       3290
#  Metal 5           0 (  0.0%)       339 (100.0%)        339
#-----------------------------------------------------------
#                55197 ( 32.4%)    114953 ( 67.6%)     170150 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.84 (MB), peak = 1132.69 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1083.84 (MB), peak = 1132.69 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526812 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 143144 um.
#Total wire length on LAYER M3 = 181384 um.
#Total wire length on LAYER M4 = 138364 um.
#Total wire length on LAYER M5 = 46808 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 114953 ( 67.6%)
#Total number of single cut vias = 55197 ( 32.4%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54049 ( 66.0%)     27881 ( 34.0%)      81930
#  Metal 2        1050 (  1.6%)     64930 ( 98.4%)      65980
#  Metal 3          97 (  0.5%)     18514 ( 99.5%)      18611
#  Metal 4           1 (  0.0%)      3289 (100.0%)       3290
#  Metal 5           0 (  0.0%)       339 (100.0%)        339
#-----------------------------------------------------------
#                55197 ( 32.4%)    114953 ( 67.6%)     170150 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.74 (MB)
#Total memory = 1082.11 (MB)
#Peak memory = 1132.69 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 21514 NETS and 0 SPECIALNETS signatures
#Created 18904 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.94 (MB), peak = 1132.69 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.05 (MB), peak = 1132.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -72.07 (MB)
#Total memory = 1047.67 (MB)
#Peak memory = 1132.69 (MB)
#Number of warnings = 1
#Total number of warnings = 95
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 17:43:20 2025
#
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1235.0M, totSessionCpu=0:15:52 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=18903 and nets=21514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/core_21117_g7GQoa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1235.0M)
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1274.0M)
Extracted 20.0006% (CPU Time= 0:00:00.9  MEM= 1274.0M)
Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1274.0M)
Extracted 40.0005% (CPU Time= 0:00:01.3  MEM= 1274.0M)
Extracted 50.0006% (CPU Time= 0:00:01.5  MEM= 1274.0M)
Extracted 60.0007% (CPU Time= 0:00:01.6  MEM= 1274.0M)
Extracted 70.0004% (CPU Time= 0:00:01.9  MEM= 1274.0M)
Extracted 80.0005% (CPU Time= 0:00:02.3  MEM= 1278.0M)
Extracted 90.0007% (CPU Time= 0:00:02.6  MEM= 1278.0M)
Extracted 100% (CPU Time= 0:00:03.7  MEM= 1278.0M)
Number of Extracted Resistors     : 452891
Number of Extracted Ground Cap.   : 447399
Number of Extracted Coupling Cap. : 790140
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1266.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 1266.012M)
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1229.9M, totSessionCpu=0:15:57 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1321.62 CPU=0:00:08.2 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_aIprmD/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1321.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21514,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1297.66 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1297.7M) ***
*** Done Building Timing Graph (cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=0:16:09 mem=1297.7M)
**optDesign ... cpu = 0:00:54, real = 0:00:54, mem = 1234.7M, totSessionCpu=0:16:09 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:55, real = 0:00:54, mem = 1234.7M, totSessionCpu=0:16:10 **
** Profile ** Start :  cpu=0:00:00.0, mem=1291.9M
** Profile ** Other data :  cpu=0:00:00.0, mem=1291.9M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1291.9M
** Profile ** Total reports :  cpu=0:00:01.0, mem=1236.7M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1236.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.987  |  4.987  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.874%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1236.7M
**optDesign ... cpu = 0:00:57, real = 0:00:57, mem = 1234.7M, totSessionCpu=0:16:12 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1194.4M, totSessionCpu=0:16:15 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 21514 NETS and 0 SPECIALNETS signatures
#Created 18904 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.94 (MB), peak = 1132.69 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.94 (MB), peak = 1132.69 (MB)
Begin checking placement ... (start mem=1194.4M, init mem=1194.4M)
*info: Placed = 18903          (Fixed = 85)
*info: Unplaced = 0           
Placement Density:70.87%(92159/130032)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1194.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 18903

Instance distribution across the VT partitions:

 LVT : inst = 273 (1.4%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 273 (1.4%)

 HVT : inst = 18630 (98.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 18630 (98.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=18903 and nets=21514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/core_21117_g7GQoa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1184.2M)
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1247.3M)
Extracted 20.0006% (CPU Time= 0:00:00.9  MEM= 1247.3M)
Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1247.3M)
Extracted 40.0005% (CPU Time= 0:00:01.3  MEM= 1247.3M)
Extracted 50.0006% (CPU Time= 0:00:01.5  MEM= 1247.3M)
Extracted 60.0007% (CPU Time= 0:00:01.6  MEM= 1247.3M)
Extracted 70.0004% (CPU Time= 0:00:01.9  MEM= 1247.3M)
Extracted 80.0005% (CPU Time= 0:00:02.3  MEM= 1251.3M)
Extracted 90.0007% (CPU Time= 0:00:02.6  MEM= 1251.3M)
Extracted 100% (CPU Time= 0:00:03.7  MEM= 1251.3M)
Number of Extracted Resistors     : 452891
Number of Extracted Ground Cap.   : 447399
Number of Extracted Coupling Cap. : 790140
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1227.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:04.0  MEM: 1235.258M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1293.97 CPU=0:00:08.4 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_aIprmD/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1294.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21514,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1270.02 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1270.0M) ***
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:11.0 totSessionCpu=0:16:34 mem=1270.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1270.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1270.0M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1270.0M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1270.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.987  |  4.987  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.874%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1270.0M
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1168.3M, totSessionCpu=0:16:35 **
Setting latch borrow mode to budget during optimization.
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules :
Worst Slack : 4.987 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 4.9869
        slack threshold: 6.4069
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 4.987 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
        design wns: 4.9869
        slack threshold: 6.4069
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1343.1M
** Profile ** Other data :  cpu=0:00:00.0, mem=1343.1M
** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1343.1M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1343.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.987  |  4.987  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.874%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1343.1M
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1195.5M, totSessionCpu=0:16:41 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Mar 22 17:44:09 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 21512 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1031.87 (MB), peak = 1132.69 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 1031.87 (MB)
#Peak memory = 1132.69 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.67 (MB), peak = 1132.69 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.67 (MB), peak = 1132.69 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526812 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 143144 um.
#Total wire length on LAYER M3 = 181384 um.
#Total wire length on LAYER M4 = 138364 um.
#Total wire length on LAYER M5 = 46808 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 114953 ( 67.6%)
#Total number of single cut vias = 55197 ( 32.4%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54049 ( 66.0%)     27881 ( 34.0%)      81930
#  Metal 2        1050 (  1.6%)     64930 ( 98.4%)      65980
#  Metal 3          97 (  0.5%)     18514 ( 99.5%)      18611
#  Metal 4           1 (  0.0%)      3289 (100.0%)       3290
#  Metal 5           0 (  0.0%)       339 (100.0%)        339
#-----------------------------------------------------------
#                55197 ( 32.4%)    114953 ( 67.6%)     170150 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.20 (MB)
#Total memory = 1032.07 (MB)
#Peak memory = 1132.69 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1033.80 (MB), peak = 1132.69 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526812 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 143144 um.
#Total wire length on LAYER M3 = 181384 um.
#Total wire length on LAYER M4 = 138364 um.
#Total wire length on LAYER M5 = 46808 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 114953 ( 67.6%)
#Total number of single cut vias = 55197 ( 32.4%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54049 ( 66.0%)     27881 ( 34.0%)      81930
#  Metal 2        1050 (  1.6%)     64930 ( 98.4%)      65980
#  Metal 3          97 (  0.5%)     18514 ( 99.5%)      18611
#  Metal 4           1 (  0.0%)      3289 (100.0%)       3290
#  Metal 5           0 (  0.0%)       339 (100.0%)        339
#-----------------------------------------------------------
#                55197 ( 32.4%)    114953 ( 67.6%)     170150 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.00% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.85 (MB), peak = 1132.69 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.85 (MB), peak = 1132.69 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 86
#Total wire length = 526812 um.
#Total half perimeter of net bounding box = 436278 um.
#Total wire length on LAYER M1 = 9123 um.
#Total wire length on LAYER M2 = 143144 um.
#Total wire length on LAYER M3 = 181384 um.
#Total wire length on LAYER M4 = 138364 um.
#Total wire length on LAYER M5 = 46808 um.
#Total wire length on LAYER M6 = 7989 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 170150
#Total number of multi-cut vias = 114953 ( 67.6%)
#Total number of single cut vias = 55197 ( 32.4%)
#Up-Via Summary (total 170150):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54049 ( 66.0%)     27881 ( 34.0%)      81930
#  Metal 2        1050 (  1.6%)     64930 ( 98.4%)      65980
#  Metal 3          97 (  0.5%)     18514 ( 99.5%)      18611
#  Metal 4           1 (  0.0%)      3289 (100.0%)       3290
#  Metal 5           0 (  0.0%)       339 (100.0%)        339
#-----------------------------------------------------------
#                55197 ( 32.4%)    114953 ( 67.6%)     170150 
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.25 (MB)
#Total memory = 1032.12 (MB)
#Peak memory = 1132.69 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 21514 NETS and 0 SPECIALNETS signatures
#Created 18904 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1035.43 (MB), peak = 1132.69 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1035.53 (MB), peak = 1132.69 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -56.20 (MB)
#Total memory = 1002.41 (MB)
#Peak memory = 1132.69 (MB)
#Number of warnings = 1
#Total number of warnings = 96
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Mar 22 17:44:17 2025
#
**optDesign ... cpu = 0:00:34, real = 0:00:33, mem = 1161.4M, totSessionCpu=0:16:49 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=18903 and nets=21514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/core_21117_g7GQoa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1161.4M)
Extracted 10.0005% (CPU Time= 0:00:00.8  MEM= 1224.5M)
Extracted 20.0006% (CPU Time= 0:00:01.0  MEM= 1224.5M)
Extracted 30.0007% (CPU Time= 0:00:01.2  MEM= 1224.5M)
Extracted 40.0005% (CPU Time= 0:00:01.4  MEM= 1224.5M)
Extracted 50.0006% (CPU Time= 0:00:01.6  MEM= 1224.5M)
Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 1224.5M)
Extracted 70.0004% (CPU Time= 0:00:02.1  MEM= 1224.5M)
Extracted 80.0005% (CPU Time= 0:00:02.4  MEM= 1228.5M)
Extracted 90.0007% (CPU Time= 0:00:02.8  MEM= 1228.5M)
Extracted 100% (CPU Time= 0:00:04.0  MEM= 1228.5M)
Number of Extracted Resistors     : 452891
Number of Extracted Ground Cap.   : 447399
Number of Extracted Coupling Cap. : 790140
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1208.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.1  Real Time: 0:00:05.0  MEM: 1208.457M)
**optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1176.4M, totSessionCpu=0:16:54 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1270.06 CPU=0:00:08.5 REAL=0:00:09.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_aIprmD/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1270.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 21514,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1246.1 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1246.1M) ***
*** Done Building Timing Graph (cpu=0:00:13.2 real=0:00:14.0 totSessionCpu=0:17:07 mem=1246.1M)
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1183.9M, totSessionCpu=0:17:07 **
*** Timing Is met
*** Check timing (0:00:00.0)
Running setup recovery post routing.
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1183.9M, totSessionCpu=0:17:07 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1184.85M, totSessionCpu=0:17:08 .
**optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1184.9M, totSessionCpu=0:17:08 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=879.38MB/879.38MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=879.71MB/879.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=879.77MB/879.77MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT)
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT): 10%
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT): 20%
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT): 30%
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT): 40%
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT): 50%
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT): 60%
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT): 70%
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT): 80%
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT): 90%

Finished Levelizing
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT)

Starting Activity Propagation
2025-Mar-22 17:44:37 (2025-Mar-23 00:44:37 GMT)
2025-Mar-22 17:44:38 (2025-Mar-23 00:44:38 GMT): 10%
2025-Mar-22 17:44:38 (2025-Mar-23 00:44:38 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:44:38 (2025-Mar-23 00:44:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=883.07MB/883.07MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:44:38 (2025-Mar-23 00:44:38 GMT)
 ... Calculating switching power
2025-Mar-22 17:44:38 (2025-Mar-23 00:44:38 GMT): 10%
2025-Mar-22 17:44:38 (2025-Mar-23 00:44:38 GMT): 20%
2025-Mar-22 17:44:38 (2025-Mar-23 00:44:38 GMT): 30%
2025-Mar-22 17:44:39 (2025-Mar-23 00:44:39 GMT): 40%
2025-Mar-22 17:44:39 (2025-Mar-23 00:44:39 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:44:40 (2025-Mar-23 00:44:40 GMT): 60%
2025-Mar-22 17:44:41 (2025-Mar-23 00:44:41 GMT): 70%
2025-Mar-22 17:44:42 (2025-Mar-23 00:44:42 GMT): 80%
2025-Mar-22 17:44:42 (2025-Mar-23 00:44:42 GMT): 90%

Finished Calculating power
2025-Mar-22 17:44:43 (2025-Mar-23 00:44:43 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=883.90MB/883.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=883.90MB/883.90MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=883.93MB/883.93MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-22 17:44:43 (2025-Mar-23 00:44:43 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.37544478 	   68.5133%
Total Switching Power:       2.23649389 	   24.0343%
Total Leakage Power:         0.69347266 	    7.4524%
Total Power:                 9.30541129
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         4.256      0.2443      0.2754       4.776       51.33
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       1.92        1.34      0.4049       3.665       39.38
Clock (Combinational)             0.1994      0.6519     0.01309      0.8644        9.29
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              6.375       2.236      0.6935       9.305         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      6.375       2.236      0.6935       9.305         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1994      0.6519     0.01309      0.8644        9.29
-----------------------------------------------------------------------------------------
Total                             0.1994      0.6519     0.01309      0.8644        9.29
-----------------------------------------------------------------------------------------
Total leakage power = 0.693473 mW
Cell usage statistics:  
Library tcbn65gpluswc , 18903 cells ( 100.000000%) , 0.693473 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=885.67MB/885.67MB)


Output file is ./timingReports/core_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1184.9M, totSessionCpu=0:17:14 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1184.9M, totSessionCpu=0:17:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=1242.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1242.1M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1242.1M
** Profile ** Total reports :  cpu=0:00:01.1, mem=1186.9M
** Profile ** DRVs :  cpu=0:00:00.7, mem=1186.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.987  |  4.987  |  7.441  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.874%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1186.9M
**optDesign ... cpu = 0:01:02, real = 0:01:02, mem = 1184.9M, totSessionCpu=0:17:17 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 163 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 540 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 1452 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 2467 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 7673 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 12295 filler insts added - prefix FILLER (CPU: 0:00:04.9).
For 12295 new insts, 12295 new pwr-pin connections were made to global net 'VDD'.
12295 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 31198 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1221.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 17.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:16.9  MEM: 297.6M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Mar 22 17:45:09 2025

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (381.2000, 380.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 17:45:09 **** Processed 5000 nets.
**** 17:45:09 **** Processed 10000 nets.
**** 17:45:09 **** Processed 15000 nets.
**** 17:45:09 **** Processed 20000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sat Mar 22 17:45:10 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.5  MEM: -0.516M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile core.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.06MB/1379.06MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.06MB/1379.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.06MB/1379.06MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 17:45:11 (2025-Mar-23 00:45:11 GMT)
2025-Mar-22 17:45:11 (2025-Mar-23 00:45:11 GMT): 10%
2025-Mar-22 17:45:11 (2025-Mar-23 00:45:11 GMT): 20%
2025-Mar-22 17:45:11 (2025-Mar-23 00:45:11 GMT): 30%
2025-Mar-22 17:45:11 (2025-Mar-23 00:45:11 GMT): 40%
2025-Mar-22 17:45:12 (2025-Mar-23 00:45:12 GMT): 50%
2025-Mar-22 17:45:12 (2025-Mar-23 00:45:12 GMT): 60%
2025-Mar-22 17:45:12 (2025-Mar-23 00:45:12 GMT): 70%
2025-Mar-22 17:45:12 (2025-Mar-23 00:45:12 GMT): 80%
2025-Mar-22 17:45:12 (2025-Mar-23 00:45:12 GMT): 90%

Finished Levelizing
2025-Mar-22 17:45:12 (2025-Mar-23 00:45:12 GMT)

Starting Activity Propagation
2025-Mar-22 17:45:12 (2025-Mar-23 00:45:12 GMT)
2025-Mar-22 17:45:12 (2025-Mar-23 00:45:12 GMT): 10%
2025-Mar-22 17:45:12 (2025-Mar-23 00:45:12 GMT): 20%

Finished Activity Propagation
2025-Mar-22 17:45:13 (2025-Mar-23 00:45:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1379.06MB/1379.06MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-22 17:45:13 (2025-Mar-23 00:45:13 GMT)
 ... Calculating switching power
2025-Mar-22 17:45:13 (2025-Mar-23 00:45:13 GMT): 10%
2025-Mar-22 17:45:13 (2025-Mar-23 00:45:13 GMT): 20%
2025-Mar-22 17:45:13 (2025-Mar-23 00:45:13 GMT): 30%
2025-Mar-22 17:45:13 (2025-Mar-23 00:45:13 GMT): 40%
2025-Mar-22 17:45:13 (2025-Mar-23 00:45:13 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-22 17:45:14 (2025-Mar-23 00:45:14 GMT): 60%
2025-Mar-22 17:45:15 (2025-Mar-23 00:45:15 GMT): 70%
2025-Mar-22 17:45:16 (2025-Mar-23 00:45:16 GMT): 80%
2025-Mar-22 17:45:17 (2025-Mar-23 00:45:17 GMT): 90%

Finished Calculating power
2025-Mar-22 17:45:17 (2025-Mar-23 00:45:17 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:04, mem(process/total)=1379.19MB/1379.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1379.19MB/1379.19MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1379.19MB/1379.19MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        6.37544478 	   67.9929%
Total Switching Power:       2.23649389 	   23.8518%
Total Leakage Power:         0.76469441 	    8.1553%
Total Power:                 9.37663304
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1379.20MB/1379.20MB)


Output file is core.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file core.post_route.summary.rpt.
<CMD> write_lef_abstract core.lef
<CMD> defOut -netlist -routing core.def
Writing DEF file 'core.def', current time is Sat Mar 22 17:45:17 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'core.def' is written, current time is Sat Mar 22 17:45:18 2025 ...
<CMD> saveNetlist core.pnr.v
Writing Netlist "core.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.mmmciQsvaG/modes/CON/CON.sdc' ...
Current (total cpu=0:17:50, real=0:18:21, peak res=1005.0M, current mem=1196.9M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=656.9M, current mem=1206.6M)
Current (total cpu=0:17:50, real=0:18:21, peak res=1005.0M, current mem=1206.6M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1332.48 CPU=0:00:08.7 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_oPwv6G/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:10.6  real=0:00:10.0  mem= 1332.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 21514,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1300.47 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1300.5M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   12.1 sec
TAMODEL Memory Usage  =   17.5 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1350.02 CPU=0:00:08.3 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_oPwv6G/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1350.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 21514,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1318.02 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1318.0M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.mmmc8NMNAp/modes/CON/CON.sdc' ...
Current (total cpu=0:18:29, real=0:19:00, peak res=1005.0M, current mem=1182.6M)
core
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=662.5M, current mem=1192.3M)
Current (total cpu=0:18:29, real=0:19:00, peak res=1005.0M, current mem=1192.3M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'core' of instances=31198 and nets=21514 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/core_21117_g7GQoa.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1221.0M)
Extracted 10.0005% (CPU Time= 0:00:00.7  MEM= 1292.0M)
Extracted 20.0006% (CPU Time= 0:00:00.9  MEM= 1292.0M)
Extracted 30.0007% (CPU Time= 0:00:01.1  MEM= 1292.0M)
Extracted 40.0005% (CPU Time= 0:00:01.2  MEM= 1292.0M)
Extracted 50.0006% (CPU Time= 0:00:01.3  MEM= 1292.0M)
Extracted 60.0007% (CPU Time= 0:00:01.5  MEM= 1292.0M)
Extracted 70.0004% (CPU Time= 0:00:01.7  MEM= 1292.0M)
Extracted 80.0005% (CPU Time= 0:00:02.0  MEM= 1296.0M)
Extracted 90.0007% (CPU Time= 0:00:02.3  MEM= 1296.0M)
Extracted 100% (CPU Time= 0:00:03.3  MEM= 1296.0M)
Number of Extracted Resistors     : 452891
Number of Extracted Ground Cap.   : 447399
Number of Extracted Coupling Cap. : 790136
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1280.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.3  Real Time: 0:00:04.0  MEM: 1288.012M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1362.84 CPU=0:00:07.6 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_VS1nY0/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:13.9  real=0:00:14.0  mem= 1362.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 21514,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1330.84 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1330.8M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   11.7 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 21514,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1362.84 CPU=0:00:07.5 REAL=0:00:08.0)
Save waveform /tmp/innovus_temp_21117_ieng6-ece-05.ucsd.edu_idegrood_iQd9iw/.AAE_VS1nY0/.AAE_21117/waveform.data...
*** CDM Built up (cpu=0:00:08.7  real=0:00:09.0  mem= 1362.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 21514,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1330.84 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1330.8M) ***
<CMD> saveDesign finalSubmission.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "finalSubmission.enc.dat/core.v.gz" ...
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file finalSubmission.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1322.8M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design finalSubmission.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1385.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 17.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:16.5  MEM: 253.0M)


*** Memory Usage v#1 (Current mem = 1510.520M, initial mem = 152.258M) ***
*** Message Summary: 1707 warning(s), 8 error(s)

--- Ending "Innovus" (totcpu=0:20:17, real=0:25:13, mem=1510.5M) ---
