## BeagleV Starlight hardware design
* [BeagleV Starlight](https://beagleboard.org/beaglev) is the official name for the BeagleBoard.org RISC-V board with the StarFive 71x0 SoC
* Please open hardware issues in this repository 
* Documentation:
  * [BeagleV Starlight landing page](https://beagleboard.org/beaglev)
  * [BeagleV Starlight Getting Started guide](https://wiki.seeedstudio.com/BeagleV-Getting-Started/)
  * [StarFive JH7100 SoC datasheet](https://github.com/starfive-tech/beaglev_doc/blob/main/JH7100%20Data%20Sheet%20V01.01.04-EN%20(4-21-2021).pdf)
  * [SiFive U7 core manual](https://github.com/starfive-tech/beaglev_doc/blob/main/vic_u7_manual_with_creativecommons.pdf)
  * [StarFive Freelight U SDK](https://github.com/starfive-tech/freelight-u-sdk)
* Design files:
  * `BeagleV v0.9.DSN`: Cadence OrCAD schematic
  * `BeagleV_15.brd`: Cadence Allegro board layout
    *  Cadence Allegro Viewer can be [downloaded from Cadence](https://www.cadence.com/en_US/home/tools/pcb-design-and-analysis/allegro-downloads-start.html)
  * `LIBRARY1.OLB`: Cadence OrCAD schematic library
  * `BEAGLE V.opj`: Cadence OrCAD project file
* Discussion forum:
  * [BeagleV public group](https://forum.beagleboard.org/c/beaglev-beta/16)
  * [BeagleV beta developer group](https://forum.beagleboard.org/c/beaglev-beta/16)
    * note: this is a private, contact Drew Fustini (drew at beagleboard.org)
