MODEL
MODEL_VERSION "v1998.8";
DESIGN "MAIN";

/* port names and type */
INPUT S:PIN143 = nRESET;
INPUT S:PIN120 = A<6>;
INPUT S:PIN30 = BCLK;
INPUT S:PIN118 = A<8>;
INPUT S:PIN136 = RnW;
INPUT S:PIN124 = A<4>;
INPUT S:PIN130 = A<2>;
INPUT S:PIN134 = A<5>;
INPUT S:PIN126 = A<3>;
INPUT S:PIN103 = A<31>;
INPUT S:PIN105 = A<30>;
INPUT S:PIN107 = A<29>;
INPUT S:PIN110 = A<28>;
INPUT S:PIN111 = A<27>;
INPUT S:PIN142 = A<26>;
INPUT S:PIN113 = A<25>;
INPUT S:PIN132 = A<24>;
INPUT S:PIN32 = PCICLK;
INPUT S:PIN115 = ACCONF<2>;
INPUT S:PIN138 = ACCONF<0>;
INPUT S:PIN116 = ACCONF<1>;
INPUT S:PIN140 = nTRDY;
INPUT S:PIN7 = CONFIGURED;
INPUT S:PIN101 = nTIP;
TRIOUT S:PIN106 = AD<28>;
TRIOUT S:PIN81 = AD<27>;
TRIOUT S:PIN137 = AD<20>;
TRIOUT S:PIN45 = AD<26>;
TRIOUT S:PIN4 = AD<21>;
TRIOUT S:PIN139 = AD<22>;
TRIOUT S:PIN95 = AD<29>;
TRIOUT S:PIN80 = AD<18>;
TRIOUT S:PIN135 = AD<19>;
TRIOUT S:PIN102 = AD<23>;
TRIOUT S:PIN93 = AD<24>;
TRIOUT S:PIN104 = AD<25>;
TRIOUT S:PIN100 = AD<17>;
TRIOUT S:PIN87 = AD<0>;
TRIOUT S:PIN60 = AD<16>;
TRIOUT S:PIN131 = AD<30>;
TRIOUT S:PIN133 = AD<31>;
TRIOUT S:PIN6 = AD<10>;
TRIOUT S:PIN50 = AD<11>;
TRIOUT S:PIN52 = AD<12>;
TRIOUT S:PIN54 = AD<13>;
TRIOUT S:PIN57 = AD<14>;
TRIOUT S:PIN59 = AD<15>;
TRIOUT S:PIN97 = AD<1>;
TRIOUT S:PIN117 = AD<2>;
TRIOUT S:PIN119 = AD<3>;
TRIOUT S:PIN91 = AD<4>;
TRIOUT S:PIN83 = AD<5>;
TRIOUT S:PIN121 = AD<6>;
TRIOUT S:PIN125 = AD<7>;
TRIOUT S:PIN128 = AD<8>;
TRIOUT S:PIN129 = AD<9>;
TRIOUT S:PIN22 = D<16>;
TRIOUT S:PIN17 = D<17>;
TRIOUT S:PIN41 = D<26>;
TRIOUT S:PIN88 = D<27>;
TRIOUT S:PIN112 = D<28>;
TRIOUT S:PIN74 = D<29>;
TRIOUT S:PIN9 = D<30>;
TRIOUT S:PIN34 = D<31>;
TRIOUT S:PIN15 = D<18>;
TRIOUT S:PIN13 = D<19>;
TRIOUT S:PIN12 = D<20>;
TRIOUT S:PIN44 = D<21>;
TRIOUT S:PIN27 = D<22>;
TRIOUT S:PIN26 = D<23>;
TRIOUT S:PIN24 = D<24>;
TRIOUT S:PIN20 = D<25>;
OUTPUT S:PIN39 = PCONFIGED;
OUTPUT S:PIN2 = ACONF;
TRIOUT S:PIN64 = nTA;
OUTPUT S:PIN68 = PCIRnW;

/* timing arc definitions */
RnW_D<16>_delay: DELAY (ENABLE_HIGH) RnW D<16>;
RnW_D<17>_delay: DELAY (ENABLE_HIGH) RnW D<17>;
RnW_D<18>_delay: DELAY (ENABLE_HIGH) RnW D<18>;
RnW_D<19>_delay: DELAY (ENABLE_HIGH) RnW D<19>;
RnW_D<20>_delay: DELAY (ENABLE_HIGH) RnW D<20>;
RnW_D<21>_delay: DELAY (ENABLE_HIGH) RnW D<21>;
RnW_D<22>_delay: DELAY (ENABLE_HIGH) RnW D<22>;
RnW_D<23>_delay: DELAY (ENABLE_HIGH) RnW D<23>;
RnW_D<24>_delay: DELAY (ENABLE_HIGH) RnW D<24>;
RnW_D<25>_delay: DELAY (ENABLE_HIGH) RnW D<25>;
RnW_D<26>_delay: DELAY (ENABLE_HIGH) RnW D<26>;
RnW_D<27>_delay: DELAY (ENABLE_HIGH) RnW D<27>;
RnW_D<28>_delay: DELAY (ENABLE_HIGH) RnW D<28>;
RnW_D<29>_delay: DELAY (ENABLE_HIGH) RnW D<29>;
RnW_D<30>_delay: DELAY (ENABLE_HIGH) RnW D<30>;
RnW_D<31>_delay: DELAY (ENABLE_HIGH) RnW D<31>;
RnW_PCIRnW_delay: DELAY RnW PCIRnW;
nRESET_PCONFIGED_delay: DELAY nRESET PCONFIGED;
ACCONF<0>_PCONFIGED_delay: DELAY ACCONF<0> PCONFIGED;
ACCONF<1>_PCONFIGED_delay: DELAY ACCONF<1> PCONFIGED;
ACCONF<2>_PCONFIGED_delay: DELAY ACCONF<2> PCONFIGED;
PCICLK_AD<28>_delay: DELAY (ENABLE_HIGH) PCICLK AD<28>;
PCICLK_AD<27>_delay: DELAY (ENABLE_HIGH) PCICLK AD<27>;
PCICLK_AD<20>_delay: DELAY (ENABLE_HIGH) PCICLK AD<20>;
PCICLK_AD<26>_delay: DELAY (ENABLE_HIGH) PCICLK AD<26>;
PCICLK_AD<21>_delay: DELAY (ENABLE_HIGH) PCICLK AD<21>;
PCICLK_AD<22>_delay: DELAY (ENABLE_HIGH) PCICLK AD<22>;
PCICLK_AD<29>_delay: DELAY (ENABLE_HIGH) PCICLK AD<29>;
PCICLK_AD<18>_delay: DELAY (ENABLE_HIGH) PCICLK AD<18>;
PCICLK_AD<19>_delay: DELAY (ENABLE_HIGH) PCICLK AD<19>;
PCICLK_AD<23>_delay: DELAY (ENABLE_HIGH) PCICLK AD<23>;
PCICLK_AD<24>_delay: DELAY (ENABLE_HIGH) PCICLK AD<24>;
PCICLK_AD<25>_delay: DELAY (ENABLE_HIGH) PCICLK AD<25>;
PCICLK_AD<17>_delay: DELAY (ENABLE_HIGH) PCICLK AD<17>;
PCICLK_AD<0>_delay: DELAY (ENABLE_HIGH) PCICLK AD<0>;
PCICLK_AD<16>_delay: DELAY (ENABLE_HIGH) PCICLK AD<16>;
PCICLK_AD<30>_delay: DELAY (ENABLE_HIGH) PCICLK AD<30>;
PCICLK_AD<31>_delay: DELAY (ENABLE_HIGH) PCICLK AD<31>;
PCICLK_AD<10>_delay: DELAY (ENABLE_HIGH) PCICLK AD<10>;
PCICLK_AD<11>_delay: DELAY (ENABLE_HIGH) PCICLK AD<11>;
PCICLK_AD<12>_delay: DELAY (ENABLE_HIGH) PCICLK AD<12>;
PCICLK_AD<13>_delay: DELAY (ENABLE_HIGH) PCICLK AD<13>;
PCICLK_AD<14>_delay: DELAY (ENABLE_HIGH) PCICLK AD<14>;
PCICLK_AD<15>_delay: DELAY (ENABLE_HIGH) PCICLK AD<15>;
PCICLK_AD<1>_delay: DELAY (ENABLE_HIGH) PCICLK AD<1>;
PCICLK_AD<2>_delay: DELAY (ENABLE_HIGH) PCICLK AD<2>;
PCICLK_AD<3>_delay: DELAY (ENABLE_HIGH) PCICLK AD<3>;
PCICLK_AD<4>_delay: DELAY (ENABLE_HIGH) PCICLK AD<4>;
PCICLK_AD<5>_delay: DELAY (ENABLE_HIGH) PCICLK AD<5>;
PCICLK_AD<6>_delay: DELAY (ENABLE_HIGH) PCICLK AD<6>;
PCICLK_AD<7>_delay: DELAY (ENABLE_HIGH) PCICLK AD<7>;
PCICLK_AD<8>_delay: DELAY (ENABLE_HIGH) PCICLK AD<8>;
PCICLK_AD<9>_delay: DELAY (ENABLE_HIGH) PCICLK AD<9>;
PCICLK_ACONF_delay: DELAY PCICLK ACONF;
PCICLK_PCIRnW_delay: DELAY PCICLK PCIRnW;
BCLK_D<16>_delay: DELAY (ENABLE_HIGH) BCLK D<16>;
BCLK_D<17>_delay: DELAY (ENABLE_HIGH) BCLK D<17>;
BCLK_D<26>_delay: DELAY (ENABLE_HIGH) BCLK D<26>;
BCLK_D<27>_delay: DELAY (ENABLE_HIGH) BCLK D<27>;
BCLK_D<28>_delay: DELAY (ENABLE_HIGH) BCLK D<28>;
BCLK_D<29>_delay: DELAY (ENABLE_HIGH) BCLK D<29>;
BCLK_D<30>_delay: DELAY (ENABLE_HIGH) BCLK D<30>;
BCLK_D<31>_delay: DELAY (ENABLE_HIGH) BCLK D<31>;
BCLK_D<18>_delay: DELAY (ENABLE_HIGH) BCLK D<18>;
BCLK_D<19>_delay: DELAY (ENABLE_HIGH) BCLK D<19>;
BCLK_D<20>_delay: DELAY (ENABLE_HIGH) BCLK D<20>;
BCLK_D<21>_delay: DELAY (ENABLE_HIGH) BCLK D<21>;
BCLK_D<22>_delay: DELAY (ENABLE_HIGH) BCLK D<22>;
BCLK_D<23>_delay: DELAY (ENABLE_HIGH) BCLK D<23>;
BCLK_D<24>_delay: DELAY (ENABLE_HIGH) BCLK D<24>;
BCLK_D<25>_delay: DELAY (ENABLE_HIGH) BCLK D<25>;
BCLK_PCONFIGED_delay: DELAY BCLK PCONFIGED;
BCLK_nTA_delay: DELAY (ENABLE_HIGH) BCLK nTA;
BCLK_PCIRnW_delay: DELAY BCLK PCIRnW;

/* timing check arc definitions */
ACCONF<0>_PCICLK_setup: SETUP(POSEDGE) ACCONF<0> PCICLK;
ACCONF<1>_PCICLK_setup: SETUP(POSEDGE) ACCONF<1> PCICLK;
ACCONF<2>_PCICLK_setup: SETUP(POSEDGE) ACCONF<2> PCICLK;
AD<0>_PCICLK_setup: SETUP(POSEDGE) AD<0> PCICLK;
AD<10>_PCICLK_setup: SETUP(POSEDGE) AD<10> PCICLK;
AD<11>_PCICLK_setup: SETUP(POSEDGE) AD<11> PCICLK;
AD<12>_PCICLK_setup: SETUP(POSEDGE) AD<12> PCICLK;
AD<13>_PCICLK_setup: SETUP(POSEDGE) AD<13> PCICLK;
AD<14>_PCICLK_setup: SETUP(POSEDGE) AD<14> PCICLK;
AD<15>_PCICLK_setup: SETUP(POSEDGE) AD<15> PCICLK;
AD<16>_PCICLK_setup: SETUP(POSEDGE) AD<16> PCICLK;
AD<17>_PCICLK_setup: SETUP(POSEDGE) AD<17> PCICLK;
AD<18>_PCICLK_setup: SETUP(POSEDGE) AD<18> PCICLK;
AD<19>_PCICLK_setup: SETUP(POSEDGE) AD<19> PCICLK;
AD<1>_PCICLK_setup: SETUP(POSEDGE) AD<1> PCICLK;
AD<20>_PCICLK_setup: SETUP(POSEDGE) AD<20> PCICLK;
AD<21>_PCICLK_setup: SETUP(POSEDGE) AD<21> PCICLK;
AD<22>_PCICLK_setup: SETUP(POSEDGE) AD<22> PCICLK;
AD<23>_PCICLK_setup: SETUP(POSEDGE) AD<23> PCICLK;
AD<24>_PCICLK_setup: SETUP(POSEDGE) AD<24> PCICLK;
AD<25>_PCICLK_setup: SETUP(POSEDGE) AD<25> PCICLK;
AD<26>_PCICLK_setup: SETUP(POSEDGE) AD<26> PCICLK;
AD<27>_PCICLK_setup: SETUP(POSEDGE) AD<27> PCICLK;
AD<28>_PCICLK_setup: SETUP(POSEDGE) AD<28> PCICLK;
AD<29>_PCICLK_setup: SETUP(POSEDGE) AD<29> PCICLK;
AD<2>_PCICLK_setup: SETUP(POSEDGE) AD<2> PCICLK;
AD<30>_PCICLK_setup: SETUP(POSEDGE) AD<30> PCICLK;
AD<31>_PCICLK_setup: SETUP(POSEDGE) AD<31> PCICLK;
AD<3>_PCICLK_setup: SETUP(POSEDGE) AD<3> PCICLK;
AD<4>_PCICLK_setup: SETUP(POSEDGE) AD<4> PCICLK;
AD<5>_PCICLK_setup: SETUP(POSEDGE) AD<5> PCICLK;
AD<6>_PCICLK_setup: SETUP(POSEDGE) AD<6> PCICLK;
AD<7>_PCICLK_setup: SETUP(POSEDGE) AD<7> PCICLK;
AD<8>_PCICLK_setup: SETUP(POSEDGE) AD<8> PCICLK;
AD<9>_PCICLK_setup: SETUP(POSEDGE) AD<9> PCICLK;
nTRDY_PCICLK_setup: SETUP(POSEDGE) nTRDY PCICLK;
ACCONF<0>_PCICLK_hold: HOLD(POSEDGE) ACCONF<0> PCICLK;
ACCONF<1>_PCICLK_hold: HOLD(POSEDGE) ACCONF<1> PCICLK;
ACCONF<2>_PCICLK_hold: HOLD(POSEDGE) ACCONF<2> PCICLK;
AD<0>_PCICLK_hold: HOLD(POSEDGE) AD<0> PCICLK;
AD<10>_PCICLK_hold: HOLD(POSEDGE) AD<10> PCICLK;
AD<11>_PCICLK_hold: HOLD(POSEDGE) AD<11> PCICLK;
AD<12>_PCICLK_hold: HOLD(POSEDGE) AD<12> PCICLK;
AD<13>_PCICLK_hold: HOLD(POSEDGE) AD<13> PCICLK;
AD<14>_PCICLK_hold: HOLD(POSEDGE) AD<14> PCICLK;
AD<15>_PCICLK_hold: HOLD(POSEDGE) AD<15> PCICLK;
AD<16>_PCICLK_hold: HOLD(POSEDGE) AD<16> PCICLK;
AD<17>_PCICLK_hold: HOLD(POSEDGE) AD<17> PCICLK;
AD<18>_PCICLK_hold: HOLD(POSEDGE) AD<18> PCICLK;
AD<19>_PCICLK_hold: HOLD(POSEDGE) AD<19> PCICLK;
AD<1>_PCICLK_hold: HOLD(POSEDGE) AD<1> PCICLK;
AD<20>_PCICLK_hold: HOLD(POSEDGE) AD<20> PCICLK;
AD<21>_PCICLK_hold: HOLD(POSEDGE) AD<21> PCICLK;
AD<22>_PCICLK_hold: HOLD(POSEDGE) AD<22> PCICLK;
AD<23>_PCICLK_hold: HOLD(POSEDGE) AD<23> PCICLK;
AD<24>_PCICLK_hold: HOLD(POSEDGE) AD<24> PCICLK;
AD<25>_PCICLK_hold: HOLD(POSEDGE) AD<25> PCICLK;
AD<26>_PCICLK_hold: HOLD(POSEDGE) AD<26> PCICLK;
AD<27>_PCICLK_hold: HOLD(POSEDGE) AD<27> PCICLK;
AD<28>_PCICLK_hold: HOLD(POSEDGE) AD<28> PCICLK;
AD<29>_PCICLK_hold: HOLD(POSEDGE) AD<29> PCICLK;
AD<2>_PCICLK_hold: HOLD(POSEDGE) AD<2> PCICLK;
AD<30>_PCICLK_hold: HOLD(POSEDGE) AD<30> PCICLK;
AD<31>_PCICLK_hold: HOLD(POSEDGE) AD<31> PCICLK;
AD<3>_PCICLK_hold: HOLD(POSEDGE) AD<3> PCICLK;
AD<4>_PCICLK_hold: HOLD(POSEDGE) AD<4> PCICLK;
AD<5>_PCICLK_hold: HOLD(POSEDGE) AD<5> PCICLK;
AD<6>_PCICLK_hold: HOLD(POSEDGE) AD<6> PCICLK;
AD<7>_PCICLK_hold: HOLD(POSEDGE) AD<7> PCICLK;
AD<8>_PCICLK_hold: HOLD(POSEDGE) AD<8> PCICLK;
AD<9>_PCICLK_hold: HOLD(POSEDGE) AD<9> PCICLK;
nTRDY_PCICLK_hold: HOLD(POSEDGE) nTRDY PCICLK;
A<24>_BCLK_setup: SETUP(POSEDGE) A<24> BCLK;
A<25>_BCLK_setup: SETUP(POSEDGE) A<25> BCLK;
A<26>_BCLK_setup: SETUP(POSEDGE) A<26> BCLK;
A<27>_BCLK_setup: SETUP(POSEDGE) A<27> BCLK;
A<28>_BCLK_setup: SETUP(POSEDGE) A<28> BCLK;
A<29>_BCLK_setup: SETUP(POSEDGE) A<29> BCLK;
A<2>_BCLK_setup: SETUP(POSEDGE) A<2> BCLK;
A<30>_BCLK_setup: SETUP(POSEDGE) A<30> BCLK;
A<31>_BCLK_setup: SETUP(POSEDGE) A<31> BCLK;
A<3>_BCLK_setup: SETUP(POSEDGE) A<3> BCLK;
A<4>_BCLK_setup: SETUP(POSEDGE) A<4> BCLK;
A<5>_BCLK_setup: SETUP(POSEDGE) A<5> BCLK;
A<6>_BCLK_setup: SETUP(POSEDGE) A<6> BCLK;
A<8>_BCLK_setup: SETUP(POSEDGE) A<8> BCLK;
ACCONF<0>_BCLK_setup: SETUP(POSEDGE) ACCONF<0> BCLK;
ACCONF<1>_BCLK_setup: SETUP(POSEDGE) ACCONF<1> BCLK;
ACCONF<2>_BCLK_setup: SETUP(POSEDGE) ACCONF<2> BCLK;
CONFIGURED_BCLK_setup: SETUP(POSEDGE) CONFIGURED BCLK;
D<16>_BCLK_setup: SETUP(POSEDGE) D<16> BCLK;
D<17>_BCLK_setup: SETUP(POSEDGE) D<17> BCLK;
D<18>_BCLK_setup: SETUP(POSEDGE) D<18> BCLK;
D<19>_BCLK_setup: SETUP(POSEDGE) D<19> BCLK;
D<20>_BCLK_setup: SETUP(POSEDGE) D<20> BCLK;
D<21>_BCLK_setup: SETUP(POSEDGE) D<21> BCLK;
D<22>_BCLK_setup: SETUP(POSEDGE) D<22> BCLK;
D<23>_BCLK_setup: SETUP(POSEDGE) D<23> BCLK;
D<24>_BCLK_setup: SETUP(POSEDGE) D<24> BCLK;
D<25>_BCLK_setup: SETUP(POSEDGE) D<25> BCLK;
D<26>_BCLK_setup: SETUP(POSEDGE) D<26> BCLK;
D<27>_BCLK_setup: SETUP(POSEDGE) D<27> BCLK;
D<28>_BCLK_setup: SETUP(POSEDGE) D<28> BCLK;
D<29>_BCLK_setup: SETUP(POSEDGE) D<29> BCLK;
D<30>_BCLK_setup: SETUP(POSEDGE) D<30> BCLK;
D<31>_BCLK_setup: SETUP(POSEDGE) D<31> BCLK;
RnW_BCLK_setup: SETUP(POSEDGE) RnW BCLK;
nRESET_BCLK_setup: SETUP(POSEDGE) nRESET BCLK;
nTIP_BCLK_setup: SETUP(POSEDGE) nTIP BCLK;
A<24>_BCLK_hold: HOLD(POSEDGE) A<24> BCLK;
A<25>_BCLK_hold: HOLD(POSEDGE) A<25> BCLK;
A<26>_BCLK_hold: HOLD(POSEDGE) A<26> BCLK;
A<27>_BCLK_hold: HOLD(POSEDGE) A<27> BCLK;
A<28>_BCLK_hold: HOLD(POSEDGE) A<28> BCLK;
A<29>_BCLK_hold: HOLD(POSEDGE) A<29> BCLK;
A<2>_BCLK_hold: HOLD(POSEDGE) A<2> BCLK;
A<30>_BCLK_hold: HOLD(POSEDGE) A<30> BCLK;
A<31>_BCLK_hold: HOLD(POSEDGE) A<31> BCLK;
A<3>_BCLK_hold: HOLD(POSEDGE) A<3> BCLK;
A<4>_BCLK_hold: HOLD(POSEDGE) A<4> BCLK;
A<5>_BCLK_hold: HOLD(POSEDGE) A<5> BCLK;
A<6>_BCLK_hold: HOLD(POSEDGE) A<6> BCLK;
A<8>_BCLK_hold: HOLD(POSEDGE) A<8> BCLK;
ACCONF<0>_BCLK_hold: HOLD(POSEDGE) ACCONF<0> BCLK;
ACCONF<1>_BCLK_hold: HOLD(POSEDGE) ACCONF<1> BCLK;
ACCONF<2>_BCLK_hold: HOLD(POSEDGE) ACCONF<2> BCLK;
CONFIGURED_BCLK_hold: HOLD(POSEDGE) CONFIGURED BCLK;
D<16>_BCLK_hold: HOLD(POSEDGE) D<16> BCLK;
D<17>_BCLK_hold: HOLD(POSEDGE) D<17> BCLK;
D<18>_BCLK_hold: HOLD(POSEDGE) D<18> BCLK;
D<19>_BCLK_hold: HOLD(POSEDGE) D<19> BCLK;
D<20>_BCLK_hold: HOLD(POSEDGE) D<20> BCLK;
D<21>_BCLK_hold: HOLD(POSEDGE) D<21> BCLK;
D<22>_BCLK_hold: HOLD(POSEDGE) D<22> BCLK;
D<23>_BCLK_hold: HOLD(POSEDGE) D<23> BCLK;
D<24>_BCLK_hold: HOLD(POSEDGE) D<24> BCLK;
D<25>_BCLK_hold: HOLD(POSEDGE) D<25> BCLK;
D<26>_BCLK_hold: HOLD(POSEDGE) D<26> BCLK;
D<27>_BCLK_hold: HOLD(POSEDGE) D<27> BCLK;
D<28>_BCLK_hold: HOLD(POSEDGE) D<28> BCLK;
D<29>_BCLK_hold: HOLD(POSEDGE) D<29> BCLK;
D<30>_BCLK_hold: HOLD(POSEDGE) D<30> BCLK;
D<31>_BCLK_hold: HOLD(POSEDGE) D<31> BCLK;
RnW_BCLK_hold: HOLD(POSEDGE) RnW BCLK;
nRESET_BCLK_hold: HOLD(POSEDGE) nRESET BCLK;
nTIP_BCLK_hold: HOLD(POSEDGE) nTIP BCLK;

ENDMODEL
