INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'clkGen' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'clkGen'...
WARNING:sim - A core named 'clkGen' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'clkGen'...
Delivering associated files for 'clkGen'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'clkGen'...
Delivered 3 files into directory
D:/Dropbox/vWorker/phase2/ipcore_dir/tmp/_cg/clkGen
Delivered 1 file into directory
D:/Dropbox/vWorker/phase2/ipcore_dir/tmp/_cg/clkGen
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx45.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'clkGen'...
Generating ISE project...
XCO file found: clkGen.xco
XMDF file found: clkGen_xmdf.tcl
Adding
D:/Dropbox/vWorker/phase2/ipcore_dir/tmp/_cg/clkGen/example_design/clkGen_exdes.
ucf -view all -origin_type created
Adding
D:/Dropbox/vWorker/phase2/ipcore_dir/tmp/_cg/clkGen/example_design/clkGen_exdes.
vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/Dropbox/vWorker/phase2/ipcore_dir/tmp/_cg/clkGen/example_design/clkGen_ex
   des.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Dropbox/vWorker/phase2/ipcore_dir/tmp/_cg/clkGen.asy -view all
-origin_type imported
Adding D:/Dropbox/vWorker/phase2/ipcore_dir/tmp/_cg/clkGen.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/Dropbox/vWorker/phase2/ipcore_dir/tmp/_cg/clkGen.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Dropbox/vWorker/phase2/ipcore_dir/tmp/_cg/clkGen.vho -view all
-origin_type imported
WARNING: This core does not have a top level called "/clkGen"
WARNING: Top level has been set to "/clkGen_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'clkGen'.
