// Seed: 717460669
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri0 id_3
);
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  initial assume (id_9);
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input wor id_2,
    output wand id_3,
    output logic id_4,
    output tri module_1,
    output supply0 id_6
);
  always id_4 <= #1 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.type_14 = 0;
endmodule
