{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553512775293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553512775300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 14:19:35 2019 " "Processing started: Mon Mar 25 14:19:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553512775300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512775300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512775300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553512776020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553512776020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "INST_MEM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/INST_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/REG_FILE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EXTEND.v(13) " "Verilog HDL warning at EXTEND.v(13): extended using \"x\" or \"z\"" {  } { { "EXTEND.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/EXTEND.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553512786679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXTEND " "Found entity 1: EXTEND" {  } { { "EXTEND.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/EXTEND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEM " "Found entity 1: DATA_MEM" {  } { { "DATA_MEM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/DATA_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant.v 1 1 " "Found 1 design units, including 1 entities, in source file constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONSTANT " "Found entity 1: CONSTANT" {  } { { "CONSTANT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/CONSTANT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786709 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DEC.v(25) " "Verilog HDL warning at DEC.v(25): extended using \"x\" or \"z\"" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/DEC.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553512786715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DEC.v(62) " "Verilog HDL warning at DEC.v(62): extended using \"x\" or \"z\"" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/DEC.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553512786715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DEC.v(68) " "Verilog HDL warning at DEC.v(68): extended using \"x\" or \"z\"" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/DEC.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1553512786715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.v 1 1 " "Found 1 design units, including 1 entities, in source file dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEC " "Found entity 1: DEC" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/DEC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file cond_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 COND_LOGIC " "Found entity 1: COND_LOGIC" {  } { { "COND_LOGIC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/COND_LOGIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/CONTROLLER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 6 6 " "Found 6 design units, including 6 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "datapath.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786752 ""} { "Info" "ISGN_ENTITY_NAME" "2 busmux_0 " "Found entity 2: busmux_0" {  } { { "datapath.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786752 ""} { "Info" "ISGN_ENTITY_NAME" "3 busmux_1 " "Found entity 3: busmux_1" {  } { { "datapath.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786752 ""} { "Info" "ISGN_ENTITY_NAME" "4 busmux_2 " "Found entity 4: busmux_2" {  } { { "datapath.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786752 ""} { "Info" "ISGN_ENTITY_NAME" "5 busmux_3 " "Found entity 5: busmux_3" {  } { { "datapath.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786752 ""} { "Info" "ISGN_ENTITY_NAME" "6 busmux_4 " "Found entity 6: busmux_4" {  } { { "datapath.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.v" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512786752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786752 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NoWrite CONTROLLER.v(15) " "Verilog HDL Implicit Net warning at CONTROLLER.v(15): created implicit net for \"NoWrite\"" {  } { { "CONTROLLER.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/CONTROLLER.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786753 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asd de0nano_embedding.v(99) " "Verilog HDL Implicit Net warning at de0nano_embedding.v(99): created implicit net for \"asd\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0nano_embedding " "Elaborating entity \"de0nano_embedding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553512786840 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Zero de0nano_embedding.v(90) " "Output port \"Zero\" at de0nano_embedding.v(90) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553512786842 "|de0nano_embedding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "de0nano_embedding.v" "dp" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786844 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DATA_MEM inst1dataem " "Block or symbol \"DATA_MEM\" of instance \"inst1dataem\" overlaps another block or symbol" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 240 2088 2272 384 "inst1dataem" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1553512786849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dp\|ALU:inst13 " "Elaborating entity \"ALU\" for hierarchy \"datapath:dp\|ALU:inst13\"" {  } { { "datapath.bdf" "inst13" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 192 1592 1808 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786861 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553512786863 "|de0nano_embedding|datapath:dp|ALU:inst13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): inferring latch(es) for variable \"O\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/ALU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553512786864 "|de0nano_embedding|datapath:dp|ALU:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O ALU.v(44) " "Inferred latch for \"O\" at ALU.v(44)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/ALU.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786864 "|de0nano_embedding|datapath:dp|ALU:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.v(44) " "Inferred latch for \"C\" at ALU.v(44)" {  } { { "ALU.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/ALU.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512786864 "|de0nano_embedding|datapath:dp|ALU:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE datapath:dp\|REG_FILE:instregfile " "Elaborating entity \"REG_FILE\" for hierarchy \"datapath:dp\|REG_FILE:instregfile\"" {  } { { "datapath.bdf" "instregfile" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 240 864 1056 416 "instregfile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER datapath:dp\|ADDER:inst5 " "Elaborating entity \"ADDER\" for hierarchy \"datapath:dp\|ADDER:inst5\"" {  } { { "datapath.bdf" "inst5" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 352 344 520 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTANT datapath:dp\|CONSTANT:inst19 " "Elaborating entity \"CONSTANT\" for hierarchy \"datapath:dp\|CONSTANT:inst19\"" {  } { { "datapath.bdf" "inst19" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 336 192 288 432 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:dp\|PC:instmem " "Elaborating entity \"PC\" for hierarchy \"datapath:dp\|PC:instmem\"" {  } { { "datapath.bdf" "instmem" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 232 -176 64 344 "instmem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX datapath:dp\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"datapath:dp\|BUSMUX:inst8\"" {  } { { "datapath.bdf" "inst8" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 240 -328 -216 328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"datapath:dp\|BUSMUX:inst8\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 240 -328 -216 328 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512786976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|BUSMUX:inst8 " "Instantiated megafunction \"datapath:dp\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553512786976 ""}  } { { "datapath.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 240 -328 -216 328 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553512786976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux datapath:dp\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"datapath:dp\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:dp\|BUSMUX:inst8\|lpm_mux:\$00000 datapath:dp\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"datapath:dp\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"datapath:dp\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "datapath.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 240 -328 -216 328 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512787104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc datapath:dp\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"datapath:dp\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT datapath:dp\|SHIFT:inst15 " "Elaborating entity \"SHIFT\" for hierarchy \"datapath:dp\|SHIFT:inst15\"" {  } { { "datapath.bdf" "inst15" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 320 1200 1384 400 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787168 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out SHIFT.v(8) " "Verilog HDL Always Construct warning at SHIFT.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] SHIFT.v(11) " "Inferred latch for \"out\[0\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] SHIFT.v(11) " "Inferred latch for \"out\[1\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] SHIFT.v(11) " "Inferred latch for \"out\[2\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] SHIFT.v(11) " "Inferred latch for \"out\[3\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] SHIFT.v(11) " "Inferred latch for \"out\[4\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] SHIFT.v(11) " "Inferred latch for \"out\[5\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] SHIFT.v(11) " "Inferred latch for \"out\[6\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] SHIFT.v(11) " "Inferred latch for \"out\[7\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] SHIFT.v(11) " "Inferred latch for \"out\[8\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] SHIFT.v(11) " "Inferred latch for \"out\[9\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] SHIFT.v(11) " "Inferred latch for \"out\[10\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] SHIFT.v(11) " "Inferred latch for \"out\[11\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] SHIFT.v(11) " "Inferred latch for \"out\[12\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] SHIFT.v(11) " "Inferred latch for \"out\[13\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] SHIFT.v(11) " "Inferred latch for \"out\[14\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] SHIFT.v(11) " "Inferred latch for \"out\[15\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] SHIFT.v(11) " "Inferred latch for \"out\[16\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] SHIFT.v(11) " "Inferred latch for \"out\[17\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] SHIFT.v(11) " "Inferred latch for \"out\[18\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787171 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] SHIFT.v(11) " "Inferred latch for \"out\[19\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] SHIFT.v(11) " "Inferred latch for \"out\[20\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] SHIFT.v(11) " "Inferred latch for \"out\[21\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] SHIFT.v(11) " "Inferred latch for \"out\[22\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] SHIFT.v(11) " "Inferred latch for \"out\[23\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] SHIFT.v(11) " "Inferred latch for \"out\[24\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] SHIFT.v(11) " "Inferred latch for \"out\[25\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] SHIFT.v(11) " "Inferred latch for \"out\[26\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] SHIFT.v(11) " "Inferred latch for \"out\[27\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] SHIFT.v(11) " "Inferred latch for \"out\[28\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] SHIFT.v(11) " "Inferred latch for \"out\[29\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] SHIFT.v(11) " "Inferred latch for \"out\[30\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] SHIFT.v(11) " "Inferred latch for \"out\[31\]\" at SHIFT.v(11)" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512787172 "|de0nano_embedding|datapath:dp|SHIFT:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEM datapath:dp\|INST_MEM:mem " "Elaborating entity \"INST_MEM\" for hierarchy \"datapath:dp\|INST_MEM:mem\"" {  } { { "datapath.bdf" "mem" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 208 344 512 288 "mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787174 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST.data_a 0 INST_MEM.v(5) " "Net \"INST.data_a\" at INST_MEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "INST_MEM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/INST_MEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553512787176 "|de0nano_embedding|datapath:dp|INST_MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST.waddr_a 0 INST_MEM.v(5) " "Net \"INST.waddr_a\" at INST_MEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "INST_MEM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/INST_MEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553512787176 "|de0nano_embedding|datapath:dp|INST_MEM:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INST.we_a 0 INST_MEM.v(5) " "Net \"INST.we_a\" at INST_MEM.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "INST_MEM.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/INST_MEM.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553512787176 "|de0nano_embedding|datapath:dp|INST_MEM:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTEND datapath:dp\|EXTEND:inst3 " "Elaborating entity \"EXTEND\" for hierarchy \"datapath:dp\|EXTEND:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 632 848 1056 712 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEM datapath:dp\|DATA_MEM:inst1dataem " "Elaborating entity \"DATA_MEM\" for hierarchy \"datapath:dp\|DATA_MEM:inst1dataem\"" {  } { { "datapath.bdf" "inst1dataem" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 240 2088 2272 384 "inst1dataem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX datapath:dp\|BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"datapath:dp\|BUSMUX:inst12\"" {  } { { "datapath.bdf" "inst12" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 224 664 776 312 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"datapath:dp\|BUSMUX:inst12\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 224 664 776 312 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|BUSMUX:inst12 " "Instantiated megafunction \"datapath:dp\|BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553512787965 ""}  } { { "datapath.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 224 664 776 312 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553512787965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux datapath:dp\|BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"datapath:dp\|BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787973 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:dp\|BUSMUX:inst12\|lpm_mux:\$00000 datapath:dp\|BUSMUX:inst12 " "Elaborated megafunction instantiation \"datapath:dp\|BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"datapath:dp\|BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "datapath.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/datapath.bdf" { { 224 664 776 312 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512787974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553512788030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512788030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc datapath:dp\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"datapath:dp\|BUSMUX:inst12\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512788032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:cont " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:cont\"" {  } { { "de0nano_embedding.v" "cont" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512788042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC CONTROLLER:cont\|DEC:decoder " "Elaborating entity \"DEC\" for hierarchy \"CONTROLLER:cont\|DEC:decoder\"" {  } { { "CONTROLLER.v" "decoder" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/CONTROLLER.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512788045 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NoWrite DEC.v(32) " "Verilog HDL Always Construct warning at DEC.v(32): inferring latch(es) for variable \"NoWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/DEC.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553512788047 "|de0nano_embedding|CONTROLLER:cont|DEC:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NoWrite DEC.v(78) " "Inferred latch for \"NoWrite\" at DEC.v(78)" {  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/DEC.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512788047 "|de0nano_embedding|CONTROLLER:cont|DEC:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COND_LOGIC CONTROLLER:cont\|COND_LOGIC:conditional_logic " "Elaborating entity \"COND_LOGIC\" for hierarchy \"CONTROLLER:cont\|COND_LOGIC:conditional_logic\"" {  } { { "CONTROLLER.v" "conditional_logic" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/CONTROLLER.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512788049 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "asd dp 1 4 " "Port \"asd\" on the entity instantiation of \"dp\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "de0nano_embedding.v" "dp" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 99 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1553512788372 "|de0nano_embedding|datapath:dp"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 89 C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/db/de0nano_embedding.ram0_INST_MEM_e7d321e6.hdl.mif " "Memory depth (128) in the design file differs from memory depth (89) in the Memory Initialization File \"C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/db/de0nano_embedding.ram0_INST_MEM_e7d321e6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1553512819307 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/db/de0nano_embedding.ram0_INST_MEM_e7d321e6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/db/de0nano_embedding.ram0_INST_MEM_e7d321e6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1553512819308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[0\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[0\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[1\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[1\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[2\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[2\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[3\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[3\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[4\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[4\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[5\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[5\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[6\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[6\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[7\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[7\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[8\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[8\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[9\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[9\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[10\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[10\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[11\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[11\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[12\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[12\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[13\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[13\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[14\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[14\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[15\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[15\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[16\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[16\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[17\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[17\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[18\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[18\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[19\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[19\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[20\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[20\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[21\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[21\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[22\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[22\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[23\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[23\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[24\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[24\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[25\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[25\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[26\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[26\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[27\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[27\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[28\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[28\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[29\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[29\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[30\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[30\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "datapath:dp\|SHIFT:inst15\|out\[31\] " "LATCH primitive \"datapath:dp\|SHIFT:inst15\|out\[31\]\" is permanently enabled" {  } { { "SHIFT.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/SHIFT.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512819395 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553512831707 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1553512831814 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1553512831814 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553512831814 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1553512831814 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROLLER:cont\|DEC:decoder\|NoWrite " "Latch CONTROLLER:cont\|DEC:decoder\|NoWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:dp\|PC:instmem\|CURRENT\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:dp\|PC:instmem\|CURRENT\[0\]" {  } { { "PC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/PC.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553512831838 ""}  } { { "DEC.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/DEC.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553512831838 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553512838677 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553512838677 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[4\] GND " "Pin \"Inst\[4\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553512838677 "|de0nano_embedding|Inst[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[6\] GND " "Pin \"Inst\[6\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553512838677 "|de0nano_embedding|Inst[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[9\] GND " "Pin \"Inst\[9\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553512838677 "|de0nano_embedding|Inst[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[10\] GND " "Pin \"Inst\[10\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553512838677 "|de0nano_embedding|Inst[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[11\] GND " "Pin \"Inst\[11\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553512838677 "|de0nano_embedding|Inst[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[27\] GND " "Pin \"Inst\[27\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553512838677 "|de0nano_embedding|Inst[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Inst\[28\] GND " "Pin \"Inst\[28\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553512838677 "|de0nano_embedding|Inst[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ImmSrc\[1\] GND " "Pin \"ImmSrc\[1\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553512838677 "|de0nano_embedding|ImmSrc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Zero GND " "Pin \"Zero\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553512838677 "|de0nano_embedding|Zero"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553512838677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553512839209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.map.smsg " "Generated suppressed messages file C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512845601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553512846068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553512846068 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB3/de0nano_embedding.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553512846862 "|de0nano_embedding|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553512846862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12896 " "Implemented 12896 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553512846863 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553512846863 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553512846863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12807 " "Implemented 12807 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553512846863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553512846863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553512846891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 14:20:46 2019 " "Processing ended: Mon Mar 25 14:20:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553512846891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553512846891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553512846891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553512846891 ""}
