From 80ae054a61c002a5e68c79b60b9241888fe1eeaf Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Fri, 13 May 2022 14:56:06 +0300
Subject: [PATCH 24/50] fdts: s32cc: Make MC_CGM0 part of the soc node

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 fdts/s32cc.dtsi | 124 +++++++++++++++++++++++-----------------------
 fdts/s32g3.dtsi | 127 ++++++++++++++++++++++++------------------------
 2 files changed, 125 insertions(+), 126 deletions(-)

diff --git a/fdts/s32cc.dtsi b/fdts/s32cc.dtsi
index 4d52cda5b..133aa43e1 100644
--- a/fdts/s32cc.dtsi
+++ b/fdts/s32cc.dtsi
@@ -28,6 +28,68 @@
 		#size-cells = <2>;
 		ranges = <0x0 0x40000000 0x0 0x40000000 0x0 0x14000000>;
 
+		mc_cgm0: mc_cgm0@40030000 {
+			compatible = "nxp,s32cc-mc_cgm0";
+			reg = <0x0 0x40030000 0x0 0x3000>;
+
+			assigned-clocks =
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX0>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX3>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX4>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX5>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX7>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX8>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX9>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX10>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX12>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX14>,
+				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX16>,
+				<&plat_clks S32GEN1_CLK_XBAR_2X>,
+				<&plat_clks S32GEN1_CLK_PER>,
+				<&plat_clks S32GEN1_CLK_FTM0_REF>,
+				<&plat_clks S32GEN1_CLK_FTM1_REF>,
+				<&plat_clks S32GEN1_CLK_CAN_PE>,
+				<&plat_clks S32GEN1_CLK_LIN_BAUD>,
+				<&plat_clks S32GEN1_CLK_GMAC0_TS>,
+				<&plat_clks S32GEN1_CLK_SPI>,
+				<&plat_clks S32GEN1_CLK_SDHC>,
+				<&plat_clks S32GEN1_CLK_QSPI_2X>;
+			assigned-clock-parents =
+				<&plat_clks S32GEN1_CLK_ARM_PLL_DFS1>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI2>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI3>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS1>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS3>,
+				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI7>;
+			assigned-clock-rates =
+				<0>,
+				<0>,
+				<0>,
+				<0>,
+				<0>,
+				<0>,
+				<0>,
+				<0>,
+				<0>,
+				<0>,
+				<0>,
+				<0>,
+				<80000000>,
+				<40000000>,
+				<40000000>,
+				<80000000>,
+				<125000000>,
+				<200000000>,
+				<100000000>,
+				<400000000>,
+				<S32GEN1_QSPI_2X_CLK_FREQ>;
+		};
+
 		armpll: armpll@40038000 {
 			compatible = "nxp,s32cc-armpll";
 			reg = <0x0 0x40038000 0x0 0x3000>;
@@ -277,68 +339,6 @@
 			<0>, <0>, <0>, <0>,
 			<0>, <0>, <100000000>;
 
-		mc_cgm0: mc_cgm0@40030000 {
-			compatible = "nxp,s32cc-mc_cgm0";
-			reg = <0x0 0x40030000 0x0 0x3000>;
-
-			assigned-clocks =
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX0>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX3>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX4>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX5>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX7>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX8>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX9>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX10>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX12>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX14>,
-				<&plat_clks S32GEN1_CLK_MC_CGM0_MUX16>,
-				<&plat_clks S32GEN1_CLK_XBAR_2X>,
-				<&plat_clks S32GEN1_CLK_PER>,
-				<&plat_clks S32GEN1_CLK_FTM0_REF>,
-				<&plat_clks S32GEN1_CLK_FTM1_REF>,
-				<&plat_clks S32GEN1_CLK_CAN_PE>,
-				<&plat_clks S32GEN1_CLK_LIN_BAUD>,
-				<&plat_clks S32GEN1_CLK_GMAC0_TS>,
-				<&plat_clks S32GEN1_CLK_SPI>,
-				<&plat_clks S32GEN1_CLK_SDHC>,
-				<&plat_clks S32GEN1_CLK_QSPI_2X>;
-			assigned-clock-parents =
-				<&plat_clks S32GEN1_CLK_ARM_PLL_DFS1>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI2>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI3>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI4>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI5>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS1>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS3>,
-				<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI7>;
-			assigned-clock-rates =
-				<0>,
-				<0>,
-				<0>,
-				<0>,
-				<0>,
-				<0>,
-				<0>,
-				<0>,
-				<0>,
-				<0>,
-				<0>,
-				<0>,
-				<80000000>,
-				<40000000>,
-				<40000000>,
-				<80000000>,
-				<125000000>,
-				<200000000>,
-				<100000000>,
-				<400000000>,
-				<S32GEN1_QSPI_2X_CLK_FREQ>;
-		};
-
 		mc_cgm1: mc_cgm1@40034000 {
 			compatible = "nxp,s32cc-mc_cgm1";
 			reg = <0x0 0x40034000 0x0 0x3000>;
diff --git a/fdts/s32g3.dtsi b/fdts/s32g3.dtsi
index 61f73e745..9263027ea 100644
--- a/fdts/s32g3.dtsi
+++ b/fdts/s32g3.dtsi
@@ -12,73 +12,72 @@
 	compatible = "nxp,s32g3";
 };
 
-&plat_clks {
-
-	mc_cgm0: mc_cgm0@40030000 {
-		compatible = "nxp,s32cc-mc_cgm0";
-		reg = <0x0 0x40030000 0x0 0x3000>;
+&mc_cgm0 {
+	compatible = "nxp,s32cc-mc_cgm0";
+	reg = <0x0 0x40030000 0x0 0x3000>;
 
-		assigned-clocks =
-			<&plat_clks S32GEN1_CLK_MC_CGM0_MUX0>,
-			<&plat_clks S32GEN1_CLK_MC_CGM0_MUX3>,
-			<&plat_clks S32GEN1_CLK_MC_CGM0_MUX4>,
-			<&plat_clks S32GEN1_CLK_MC_CGM0_MUX5>,
-			<&plat_clks S32GEN1_CLK_MC_CGM0_MUX7>,
-			<&plat_clks S32GEN1_CLK_MC_CGM0_MUX8>,
-			<&plat_clks S32GEN1_CLK_MC_CGM0_MUX12>,
-			<&plat_clks S32GEN1_CLK_MC_CGM0_MUX14>,
-			<&plat_clks S32GEN1_CLK_MC_CGM0_MUX16>,
-			<&plat_clks S32GEN1_CLK_PER>,
-			<&plat_clks S32GEN1_CLK_XBAR_2X>,
-			<&plat_clks S32GEN1_CLK_FTM0_REF>,
-			<&plat_clks S32GEN1_CLK_FTM1_REF>,
-			<&plat_clks S32GEN1_CLK_CAN_PE>,
-			<&plat_clks S32GEN1_CLK_LIN_BAUD>,
-			<&plat_clks S32GEN1_CLK_SPI>,
-			<&plat_clks S32GEN1_CLK_QSPI_2X>,
-			<&plat_clks S32GEN1_CLK_SDHC>;
-		assigned-clock-parents =
-			<&plat_clks S32GEN1_CLK_ARM_PLL_DFS1>,
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI2>,
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI3>,
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS1>,
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS3>,
-			<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI7>;
-		assigned-clock-rates =
-			<0>,
-			<0>,
-			<0>,
-			<0>,
-			<0>,
-			<0>,
-			<0>,
-			<0>,
-			<0>,
-			<80000000>,
-			<0>,
-			<40000000>,
-			<40000000>,
-			<80000000>,
-			<125000000>,
-			<100000000>,
-			<400000000>,
-			<400000000>;
+	assigned-clocks =
+		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX0>,
+		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX3>,
+		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX4>,
+		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX5>,
+		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX7>,
+		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX8>,
+		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX12>,
+		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX14>,
+		<&plat_clks S32GEN1_CLK_MC_CGM0_MUX16>,
+		<&plat_clks S32GEN1_CLK_PER>,
+		<&plat_clks S32GEN1_CLK_XBAR_2X>,
+		<&plat_clks S32GEN1_CLK_FTM0_REF>,
+		<&plat_clks S32GEN1_CLK_FTM1_REF>,
+		<&plat_clks S32GEN1_CLK_CAN_PE>,
+		<&plat_clks S32GEN1_CLK_LIN_BAUD>,
+		<&plat_clks S32GEN1_CLK_SPI>,
+		<&plat_clks S32GEN1_CLK_QSPI_2X>,
+		<&plat_clks S32GEN1_CLK_SDHC>;
+	assigned-clock-parents =
+		<&plat_clks S32GEN1_CLK_ARM_PLL_DFS1>,
+		<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
+		<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
+		<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI1>,
+		<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI2>,
+		<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI3>,
+		<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS1>,
+		<&plat_clks S32GEN1_CLK_PERIPH_PLL_DFS3>,
+		<&plat_clks S32GEN1_CLK_PERIPH_PLL_PHI7>;
+	assigned-clock-rates =
+		<0>,
+		<0>,
+		<0>,
+		<0>,
+		<0>,
+		<0>,
+		<0>,
+		<0>,
+		<0>,
+		<80000000>,
+		<0>,
+		<40000000>,
+		<40000000>,
+		<80000000>,
+		<125000000>,
+		<100000000>,
+		<400000000>,
+		<400000000>;
 
-		clocks = <&plat_clks S32GEN1_CLK_XBAR_2X>,
-			<&plat_clks S32GEN1_CLK_SERDES_REF>,
-			<&plat_clks S32GEN1_CLK_PER>,
-			<&plat_clks S32GEN1_CLK_FTM0_REF>,
-			<&plat_clks S32GEN1_CLK_FTM1_REF>,
-			<&plat_clks S32GEN1_CLK_CAN_PE>,
-			<&plat_clks S32GEN1_CLK_LIN_BAUD>,
-			<&plat_clks S32GEN1_CLK_SPI>,
-			<&plat_clks S32GEN1_CLK_SDHC>,
-			<&plat_clks S32GEN1_CLK_QSPI_2X>;
-	};
+	clocks = <&plat_clks S32GEN1_CLK_XBAR_2X>,
+		<&plat_clks S32GEN1_CLK_SERDES_REF>,
+		<&plat_clks S32GEN1_CLK_PER>,
+		<&plat_clks S32GEN1_CLK_FTM0_REF>,
+		<&plat_clks S32GEN1_CLK_FTM1_REF>,
+		<&plat_clks S32GEN1_CLK_CAN_PE>,
+		<&plat_clks S32GEN1_CLK_LIN_BAUD>,
+		<&plat_clks S32GEN1_CLK_SPI>,
+		<&plat_clks S32GEN1_CLK_SDHC>,
+		<&plat_clks S32GEN1_CLK_QSPI_2X>;
+};
 
+&plat_clks {
 	mc_cgm6: mc_cgm0@4053c000 {
 		compatible = "nxp,s32cc-mc_cgm6";
 		reg = <0x0 0x4053c000 0x0 0x3000>;
-- 
2.17.1

