$date
	Wed Dec 20 19:52:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module segment7_tb $end
$var wire 7 ! out [6:0] $end
$var reg 4 " data [3:0] $end
$var reg 1 # enable $end
$var reg 1 $ error $end
$var reg 7 % expected [6:0] $end
$var integer 32 & i [31:0] $end
$scope module s7 $end
$var wire 4 ' data [3:0] $end
$var wire 1 # enable $end
$var reg 7 ( seg [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111 (
bx '
b0 &
bx %
0$
1#
bx "
b1111111 !
$end
#1
b1000000 !
b1000000 (
b0 "
b0 '
#2
b1 &
b1000000 %
#3
b1111001 !
b1111001 (
b1 "
b1 '
#4
b10 &
b1111001 %
#5
b100100 !
b100100 (
b10 "
b10 '
#6
b11 &
b100100 %
#7
b110000 !
b110000 (
b11 "
b11 '
#8
b100 &
b110000 %
#9
b11001 !
b11001 (
b100 "
b100 '
#10
b101 &
b11001 %
#11
b10010 !
b10010 (
b101 "
b101 '
#12
b110 &
b10010 %
#13
b10 !
b10 (
b110 "
b110 '
#14
b111 &
b10 %
#15
b1111000 !
b1111000 (
b111 "
b111 '
#16
b1000 &
b1111000 %
#17
b0 !
b0 (
b1000 "
b1000 '
#18
b1001 &
b0 %
#19
b11000 !
b11000 (
b1001 "
b1001 '
#20
b1010 &
b11000 %
#21
b1000 !
b1000 (
b1010 "
b1010 '
#22
b1011 &
b1000 %
#23
b11 !
b11 (
b1011 "
b1011 '
#24
b1100 &
b11 %
#25
b1000110 !
b1000110 (
b1100 "
b1100 '
#26
b1101 &
b1000110 %
#27
b100001 !
b100001 (
b1101 "
b1101 '
#28
b1110 &
b100001 %
#29
b110 !
b110 (
b1110 "
b1110 '
#30
b1111 &
b110 %
#31
b1110 !
b1110 (
b1111 "
b1111 '
#32
b10000 &
b1110 %
#33
b1111111 !
b1111111 (
0#
b0 "
b0 '
#34
