#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul 16 22:48:42 2022
# Process ID: 6184
# Current directory: C:/Users/hao/Desktop/code/verilog/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14180 C:\Users\hao\Desktop\code\verilog\cpu\cpu.xpr
# Log file: C:/Users/hao/Desktop/code/verilog/cpu/vivado.log
# Journal file: C:/Users/hao/Desktop/code/verilog/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hao/Desktop/code/verilog/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.CLKOUT1_JITTER {127.220}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = 0dd0f374ba8cd6f9; cache size = 25.351 MB.
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Sat Jul 16 22:50:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci' is already up-to-date
[Sat Jul 16 22:51:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {140} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.CLKOUT1_JITTER {272.789} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 8 cpuclk_synth_1
[Sat Jul 16 22:57:40 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Jul 16 22:57:52 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
[Sat Jul 16 22:57:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jul 16 22:59:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {130} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {52} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8} CONFIG.CLKOUT1_JITTER {224.856} CONFIG.CLKOUT1_PHASE_ERROR {300.278}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
[Sat Jul 16 23:05:48 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Jul 16 23:05:55 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
[Sat Jul 16 23:05:55 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jul 16 23:06:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {35} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} CONFIG.CLKOUT1_JITTER {234.704} CONFIG.CLKOUT1_PHASE_ERROR {254.101}] [get_ips cpuclk]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {120} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.CLKOUT1_JITTER {279.155} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
[Sat Jul 16 23:20:57 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sat Jul 16 23:21:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat Jul 16 23:22:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3401 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1895.840 ; gain = 20.293
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1895.840 ; gain = 20.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1895.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2048 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2093.512 ; gain = 1023.230
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {110} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {44} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8} CONFIG.CLKOUT1_JITTER {271.600} CONFIG.CLKOUT1_PHASE_ERROR {307.118}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
[Sat Jul 16 23:58:16 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat Jul 16 23:58:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 8
[Sat Jul 16 23:59:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 17 00:00:14 2022...
