

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
02580d52c1826bacdca05bd3c547e281  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x557429c47f9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x557429c47dc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5343
gpu_sim_insn = 1245360
gpu_ipc =     233.0825
gpu_tot_sim_cycle = 5343
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     233.0825
gpu_tot_issued_cta = 128
gpu_occupancy = 82.7715% 
gpu_tot_occupancy = 82.7715% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1125
partiton_level_parallism_total  =       0.1125
partiton_level_parallism_util =       1.2981
partiton_level_parallism_util_total  =       1.2981
L2_BW  =       9.7389 GB/Sec
L2_BW_total  =       9.7389 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 1441
	L1I_total_cache_miss_rate = 0.0637
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6975
L1D_cache:
	L1D_cache_core[0]: Access = 171, Miss = 55, Miss_rate = 0.322, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[1]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_total_cache_accesses = 2107
	L1D_total_cache_misses = 539
	L1D_total_cache_miss_rate = 0.2558
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0335
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21183
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1441
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6975
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 6975
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
207, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13136	W0_Idle:17743	W0_Scoreboard:12486	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:20667	WS1:20480	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83680 {40:2092,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 7360 {40:184,}
maxmflatency = 268 
max_icnt2mem_latency = 44 
maxmrqlatency = 21 
max_icnt2sh_latency = 39 
averagemflatency = 136 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 9 
mrq_lat_table:8 	2 	0 	9 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2128 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27 	28 	6 	540 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1611 	281 	213 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0      2029         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/6 = 4.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0       172       157       161       155       172         0         0         0         0       132         0         0       172
dram[1]:          0         0         0         0       151       155       134       135         0         0       132         0         0         0         0         0
dram[2]:          0       172         0         0       147       258       150       143         0       172         0       172         0       132         0         0
dram[3]:          0         0         0         0       141       142       138       135         0       172       132       134       132         0         0         0
dram[4]:          0         0         0         0       165       171       172       162         0         0         0         0         0         0       172         0
dram[5]:        172         0       172         0       144       169       135       135       172       172         0       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7052 n_nop=7031 n_act=4 n_pre=3 n_ref_event=93957419232848 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003971
n_activity=196 dram_eff=0.1429
bk0: 14a 6948i bk1: 0a 7049i bk2: 0a 7049i bk3: 0a 7050i bk4: 0a 7050i bk5: 0a 7052i bk6: 0a 7052i bk7: 0a 7052i bk8: 0a 7052i bk9: 0a 7052i bk10: 0a 7052i bk11: 0a 7052i bk12: 0a 7052i bk13: 0a 7054i bk14: 0a 7054i bk15: 0a 7055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.003971 
total_CMD = 7052 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 6930 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7052 
n_nop = 7031 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 93957419232848 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000993 
CoL_Bus_Util = 0.001985 
Either_Row_CoL_Bus_Util = 0.002978 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0306296
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7052 n_nop=7043 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002269
n_activity=61 dram_eff=0.2623
bk0: 8a 7028i bk1: 0a 7052i bk2: 0a 7052i bk3: 0a 7052i bk4: 0a 7052i bk5: 0a 7052i bk6: 0a 7052i bk7: 0a 7052i bk8: 0a 7052i bk9: 0a 7052i bk10: 0a 7052i bk11: 0a 7052i bk12: 0a 7052i bk13: 0a 7052i bk14: 0a 7052i bk15: 0a 7052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002269 
total_CMD = 7052 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 7018 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7052 
n_nop = 7043 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.001134 
Either_Row_CoL_Bus_Util = 0.001276 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00652297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7052 n_nop=7047 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001134
n_activity=40 dram_eff=0.2
bk0: 0a 7052i bk1: 0a 7053i bk2: 0a 7053i bk3: 0a 7053i bk4: 0a 7053i bk5: 4a 7034i bk6: 0a 7051i bk7: 0a 7051i bk8: 0a 7051i bk9: 0a 7051i bk10: 0a 7051i bk11: 0a 7052i bk12: 0a 7052i bk13: 0a 7052i bk14: 0a 7052i bk15: 0a 7052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001134 
total_CMD = 7052 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 7029 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7052 
n_nop = 7047 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000142 
CoL_Bus_Util = 0.000567 
Either_Row_CoL_Bus_Util = 0.000709 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00553035
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7052 n_nop=7052 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7052i bk1: 0a 7052i bk2: 0a 7052i bk3: 0a 7052i bk4: 0a 7052i bk5: 0a 7052i bk6: 0a 7052i bk7: 0a 7052i bk8: 0a 7052i bk9: 0a 7052i bk10: 0a 7052i bk11: 0a 7052i bk12: 0a 7052i bk13: 0a 7052i bk14: 0a 7052i bk15: 0a 7052i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7052 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7052 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7052 
n_nop = 7052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7052 n_nop=7052 n_act=0 n_pre=0 n_ref_event=4565658604079112714 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7052i bk1: 0a 7052i bk2: 0a 7052i bk3: 0a 7052i bk4: 0a 7052i bk5: 0a 7052i bk6: 0a 7052i bk7: 0a 7052i bk8: 0a 7052i bk9: 0a 7052i bk10: 0a 7052i bk11: 0a 7052i bk12: 0a 7052i bk13: 0a 7052i bk14: 0a 7052i bk15: 0a 7052i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7052 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7052 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7052 
n_nop = 7052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7052 n_nop=7052 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7052i bk1: 0a 7052i bk2: 0a 7052i bk3: 0a 7052i bk4: 0a 7052i bk5: 0a 7052i bk6: 0a 7052i bk7: 0a 7052i bk8: 0a 7052i bk9: 0a 7052i bk10: 0a 7052i bk11: 0a 7052i bk12: 0a 7052i bk13: 0a 7052i bk14: 0a 7052i bk15: 0a 7052i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 7052 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7052 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7052 
n_nop = 7052 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330, Miss = 14, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 236, Miss = 8, Miss_rate = 0.034, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 188, Miss = 4, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 180, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 185, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 179, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2323
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0112
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 450
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 132
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 335
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2092
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 184
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 335
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2323
icnt_total_pkts_simt_to_mem=601
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.78146
	minimum = 5
	maximum = 37
Network latency average = 6.78146
	minimum = 5
	maximum = 37
Slowest packet = 917
Flit latency average = 6.78146
	minimum = 5
	maximum = 37
Slowest flit = 917
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0202688
	minimum = 0.00673779 (at node 7)
	maximum = 0.0617631 (at node 15)
Accepted packet rate average = 0.0202688
	minimum = 0.00786075 (at node 18)
	maximum = 0.0357477 (at node 0)
Injected flit rate average = 0.0202688
	minimum = 0.00673779 (at node 7)
	maximum = 0.0617631 (at node 15)
Accepted flit rate average= 0.0202688
	minimum = 0.00786075 (at node 18)
	maximum = 0.0357477 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.78146 (1 samples)
	minimum = 5 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 6.78146 (1 samples)
	minimum = 5 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 6.78146 (1 samples)
	minimum = 5 (1 samples)
	maximum = 37 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0202688 (1 samples)
	minimum = 0.00673779 (1 samples)
	maximum = 0.0617631 (1 samples)
Accepted packet rate average = 0.0202688 (1 samples)
	minimum = 0.00786075 (1 samples)
	maximum = 0.0357477 (1 samples)
Injected flit rate average = 0.0202688 (1 samples)
	minimum = 0.00673779 (1 samples)
	maximum = 0.0617631 (1 samples)
Accepted flit rate average = 0.0202688 (1 samples)
	minimum = 0.00786075 (1 samples)
	maximum = 0.0357477 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 2671 (cycle/sec)
gpgpu_silicon_slowdown = 262074x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 2439
gpu_sim_insn = 1114192
gpu_ipc =     456.8233
gpu_tot_sim_cycle = 7782
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     303.2064
gpu_tot_issued_cta = 256
gpu_occupancy = 87.5704% 
gpu_tot_occupancy = 84.8611% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2353
partiton_level_parallism_total  =       0.1510
partiton_level_parallism_util =       1.3318
partiton_level_parallism_util_total  =       1.3143
L2_BW  =      20.2050 GB/Sec
L2_BW_total  =      13.0192 GB/Sec
gpu_total_sim_rate=786517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 2401
	L1I_total_cache_miss_rate = 0.0557
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 323, Miss = 97, Miss_rate = 0.300, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[1]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[6]: Access = 300, Miss = 81, Miss_rate = 0.270, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[10]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 276, Miss = 71, Miss_rate = 0.257, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[13]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4187
	L1D_total_cache_misses = 1075
	L1D_total_cache_miss_rate = 0.2567
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0195
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24096
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40743
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2401
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
261, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 114, 114, 114, 114, 114, 125, 114, 114, 114, 114, 114, 114, 125, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 114, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19134	W0_Idle:30003	W0_Scoreboard:22464	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:39143	WS1:38956	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8280 {8:1035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165600 {40:4140,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 268 
max_icnt2mem_latency = 44 
maxmrqlatency = 21 
max_icnt2sh_latency = 39 
averagemflatency = 134 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 9 
mrq_lat_table:11 	4 	0 	12 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4208 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	41 	39 	11 	1084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3257 	679 	249 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1312         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       304         0         0         0         0      2029         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 34/7 = 4.857143
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0         0       172       157       161       155       172       172       144       135       132       172         0         0       172
dram[1]:          0         0         0         0       172       155       134       172       149       148       172       132         0         0         0         0
dram[2]:          0       172         0         0       147       258       150       143       144       172       133       172         0       132         0         0
dram[3]:          0         0         0         0       141       142       138       135       148       172       172       172       172         0         0         0
dram[4]:          0         0         0         0       165       171       172       162       140       140       137       137         0         0       172         0
dram[5]:        172         0       172         0       144       169       172       135       172       172       134       172         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271 n_nop=10250 n_act=4 n_pre=3 n_ref_event=93957419232848 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002726
n_activity=196 dram_eff=0.1429
bk0: 14a 10167i bk1: 0a 10268i bk2: 0a 10268i bk3: 0a 10269i bk4: 0a 10269i bk5: 0a 10271i bk6: 0a 10271i bk7: 0a 10271i bk8: 0a 10271i bk9: 0a 10271i bk10: 0a 10271i bk11: 0a 10271i bk12: 0a 10271i bk13: 0a 10273i bk14: 0a 10273i bk15: 0a 10274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002726 
total_CMD = 10271 
util_bw = 28 
Wasted_Col = 58 
Wasted_Row = 36 
Idle = 10149 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10271 
n_nop = 10250 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 3 
n_ref = 93957419232848 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 14 
Row_Bus_Util =  0.000682 
CoL_Bus_Util = 0.001363 
Either_Row_CoL_Bus_Util = 0.002045 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0210301
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271 n_nop=10262 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001558
n_activity=61 dram_eff=0.2623
bk0: 8a 10247i bk1: 0a 10271i bk2: 0a 10271i bk3: 0a 10271i bk4: 0a 10271i bk5: 0a 10271i bk6: 0a 10271i bk7: 0a 10271i bk8: 0a 10271i bk9: 0a 10271i bk10: 0a 10271i bk11: 0a 10271i bk12: 0a 10271i bk13: 0a 10271i bk14: 0a 10271i bk15: 0a 10271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001558 
total_CMD = 10271 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 10237 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10271 
n_nop = 10262 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000097 
CoL_Bus_Util = 0.000779 
Either_Row_CoL_Bus_Util = 0.000876 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00447863
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271 n_nop=10257 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002337
n_activity=101 dram_eff=0.2376
bk0: 8a 10248i bk1: 0a 10271i bk2: 0a 10271i bk3: 0a 10271i bk4: 0a 10271i bk5: 4a 10252i bk6: 0a 10269i bk7: 0a 10269i bk8: 0a 10270i bk9: 0a 10270i bk10: 0a 10271i bk11: 0a 10272i bk12: 0a 10272i bk13: 0a 10272i bk14: 0a 10272i bk15: 0a 10272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002337 
total_CMD = 10271 
util_bw = 24 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 10214 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10271 
n_nop = 10257 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000195 
CoL_Bus_Util = 0.001168 
Either_Row_CoL_Bus_Util = 0.001363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.008081
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271 n_nop=10271 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10271i bk1: 0a 10271i bk2: 0a 10271i bk3: 0a 10271i bk4: 0a 10271i bk5: 0a 10271i bk6: 0a 10271i bk7: 0a 10271i bk8: 0a 10271i bk9: 0a 10271i bk10: 0a 10271i bk11: 0a 10271i bk12: 0a 10271i bk13: 0a 10271i bk14: 0a 10271i bk15: 0a 10271i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10271 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10271 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10271 
n_nop = 10271 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271 n_nop=10271 n_act=0 n_pre=0 n_ref_event=4565658604079112714 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10271i bk1: 0a 10271i bk2: 0a 10271i bk3: 0a 10271i bk4: 0a 10271i bk5: 0a 10271i bk6: 0a 10271i bk7: 0a 10271i bk8: 0a 10271i bk9: 0a 10271i bk10: 0a 10271i bk11: 0a 10271i bk12: 0a 10271i bk13: 0a 10271i bk14: 0a 10271i bk15: 0a 10271i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10271 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10271 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10271 
n_nop = 10271 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10271 n_nop=10271 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10271i bk1: 0a 10271i bk2: 0a 10271i bk3: 0a 10271i bk4: 0a 10271i bk5: 0a 10271i bk6: 0a 10271i bk7: 0a 10271i bk8: 0a 10271i bk9: 0a 10271i bk10: 0a 10271i bk11: 0a 10271i bk12: 0a 10271i bk13: 0a 10271i bk14: 0a 10271i bk15: 0a 10271i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 10271 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10271 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10271 
n_nop = 10271 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 516, Miss = 14, Miss_rate = 0.027, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 415, Miss = 8, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 339, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 464, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 202
L2_cache_bank[5]: Access = 358, Miss = 4, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 359, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 356, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 340, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4523
L2_total_cache_misses = 34
L2_total_cache_miss_rate = 0.0075
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4140
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 304
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.047
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4523
icnt_total_pkts_simt_to_mem=1175
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.71557
	minimum = 5
	maximum = 19
Network latency average = 5.71557
	minimum = 5
	maximum = 19
Slowest packet = 2926
Flit latency average = 5.71557
	minimum = 5
	maximum = 19
Slowest flit = 2926
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0421241
	minimum = 0.0139401 (at node 1)
	maximum = 0.121361 (at node 19)
Accepted packet rate average = 0.0421241
	minimum = 0.0172202 (at node 16)
	maximum = 0.0672407 (at node 6)
Injected flit rate average = 0.0421241
	minimum = 0.0139401 (at node 1)
	maximum = 0.121361 (at node 19)
Accepted flit rate average= 0.0421241
	minimum = 0.0172202 (at node 16)
	maximum = 0.0672407 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.24852 (2 samples)
	minimum = 5 (2 samples)
	maximum = 28 (2 samples)
Network latency average = 6.24852 (2 samples)
	minimum = 5 (2 samples)
	maximum = 28 (2 samples)
Flit latency average = 6.24852 (2 samples)
	minimum = 5 (2 samples)
	maximum = 28 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0311965 (2 samples)
	minimum = 0.010339 (2 samples)
	maximum = 0.0915621 (2 samples)
Accepted packet rate average = 0.0311965 (2 samples)
	minimum = 0.0125405 (2 samples)
	maximum = 0.0514942 (2 samples)
Injected flit rate average = 0.0311965 (2 samples)
	minimum = 0.010339 (2 samples)
	maximum = 0.0915621 (2 samples)
Accepted flit rate average = 0.0311965 (2 samples)
	minimum = 0.0125405 (2 samples)
	maximum = 0.0514942 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 786517 (inst/sec)
gpgpu_simulation_rate = 2594 (cycle/sec)
gpgpu_silicon_slowdown = 269853x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 5918
gpu_sim_insn = 1246360
gpu_ipc =     210.6049
gpu_tot_sim_cycle = 13700
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     263.2053
gpu_tot_issued_cta = 384
gpu_occupancy = 42.2775% 
gpu_tot_occupancy = 67.8135% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1193
partiton_level_parallism_total  =       0.1373
partiton_level_parallism_util =       1.2585
partiton_level_parallism_util_total  =       1.2928
L2_BW  =       9.5081 GB/Sec
L2_BW_total  =      11.5025 GB/Sec
gpu_total_sim_rate=901478

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 2408
	L1I_total_cache_miss_rate = 0.0363
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 514, Miss = 156, Miss_rate = 0.304, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[1]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[2]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[3]: Access = 431, Miss = 118, Miss_rate = 0.274, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[4]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[5]: Access = 453, Miss = 123, Miss_rate = 0.272, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[6]: Access = 444, Miss = 117, Miss_rate = 0.264, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[7]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[8]: Access = 475, Miss = 134, Miss_rate = 0.282, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[9]: Access = 463, Miss = 126, Miss_rate = 0.272, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[10]: Access = 420, Miss = 107, Miss_rate = 0.255, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[11]: Access = 470, Miss = 130, Miss_rate = 0.277, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[12]: Access = 430, Miss = 116, Miss_rate = 0.270, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[13]: Access = 431, Miss = 119, Miss_rate = 0.276, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[14]: Access = 416, Miss = 104, Miss_rate = 0.250, Pending_hits = 312, Reservation_fails = 0
	L1D_total_cache_accesses = 6611
	L1D_total_cache_misses = 1766
	L1D_total_cache_miss_rate = 0.2671
	L1D_total_cache_pending_hits = 4608
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0123
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 63912
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2408
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
321, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 134, 174, 174, 174, 174, 174, 185, 174, 174, 174, 174, 174, 174, 185, 174, 174, 174, 174, 174, 174, 174, 174, 330, 174, 174, 174, 174, 174, 174, 174, 174, 174, 174, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1630
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25192	W0_Idle:54940	W0_Scoreboard:49189	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:60289	WS1:60018	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13040 {8:1630,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 260800 {40:6520,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 268 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 39 
averagemflatency = 135 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 8 
mrq_lat_table:26 	4 	0 	56 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6661 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	48 	39 	11 	1783 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5727 	693 	249 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1312         0         0         0         0         0         0      1869      1822         0         0         0         0         0         0         0 
dram[2]:       304         0         0         0         0      2029         0      2662         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1321         0         0      2041         0         0         0      1574         0         0      1713         0      1353         0 
dram[4]:         0         0      2082         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0       172       172       172       161       258       258       172       144       135       172       172       132         0       172
dram[1]:        172         0       172         0       172       172       172       258       258       172       172       258         0       172         0       172
dram[2]:          0       172         0       258       172       258       172       259       172       172       172       172       132       132       172       172
dram[3]:        172       172       259         0       172       258       138       172       172       259       172       263       258         0       259         0
dram[4]:        172       172       259         0       172       171       174       162       172       172       172       137         0       132       172         0
dram[5]:        172       172       172       172       258       169       172       172       172       172       134       172       172       132         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18082 n_nop=18051 n_act=6 n_pre=3 n_ref_event=93957419232848 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002433
n_activity=276 dram_eff=0.1594
bk0: 14a 17978i bk1: 0a 18079i bk2: 0a 18079i bk3: 0a 18080i bk4: 0a 18080i bk5: 0a 18084i bk6: 4a 18065i bk7: 4a 18063i bk8: 0a 18080i bk9: 0a 18081i bk10: 0a 18081i bk11: 0a 18082i bk12: 0a 18082i bk13: 0a 18084i bk14: 0a 18084i bk15: 0a 18085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002433 
total_CMD = 18082 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 17914 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18082 
n_nop = 18051 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 93957419232848 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000498 
CoL_Bus_Util = 0.001217 
Either_Row_CoL_Bus_Util = 0.001714 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0163699
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18082 n_nop=18058 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002212
n_activity=181 dram_eff=0.221
bk0: 8a 18058i bk1: 0a 18082i bk2: 0a 18083i bk3: 0a 18084i bk4: 0a 18084i bk5: 0a 18084i bk6: 0a 18084i bk7: 4a 18065i bk8: 4a 18063i bk9: 0a 18081i bk10: 0a 18081i bk11: 4a 18062i bk12: 0a 18079i bk13: 0a 18080i bk14: 0a 18080i bk15: 0a 18081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002212 
total_CMD = 18082 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 17979 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18082 
n_nop = 18058 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000221 
CoL_Bus_Util = 0.001106 
Either_Row_CoL_Bus_Util = 0.001327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00901449
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18082 n_nop=18058 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002212
n_activity=181 dram_eff=0.221
bk0: 8a 18060i bk1: 0a 18083i bk2: 0a 18083i bk3: 4a 18064i bk4: 0a 18081i bk5: 4a 18062i bk6: 0a 18079i bk7: 4a 18061i bk8: 0a 18080i bk9: 0a 18081i bk10: 0a 18082i bk11: 0a 18083i bk12: 0a 18083i bk13: 0a 18083i bk14: 0a 18083i bk15: 0a 18084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002212 
total_CMD = 18082 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 17979 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18082 
n_nop = 18058 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000221 
CoL_Bus_Util = 0.001106 
Either_Row_CoL_Bus_Util = 0.001327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.009070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00906979
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18082 n_nop=18052 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002655
n_activity=202 dram_eff=0.2376
bk0: 0a 18079i bk1: 0a 18082i bk2: 4a 18063i bk3: 0a 18082i bk4: 0a 18084i bk5: 4a 18066i bk6: 0a 18083i bk7: 0a 18083i bk8: 0a 18083i bk9: 4a 18064i bk10: 0a 18081i bk11: 4a 18059i bk12: 4a 18063i bk13: 0a 18080i bk14: 4a 18062i bk15: 0a 18079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159664
Bank_Level_Parallism_Col = 1.140351
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140351 

BW Util details:
bwutil = 0.002655 
total_CMD = 18082 
util_bw = 48 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 17958 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18082 
n_nop = 18052 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000332 
CoL_Bus_Util = 0.001327 
Either_Row_CoL_Bus_Util = 0.001659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0140471
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18082 n_nop=18077 n_act=1 n_pre=0 n_ref_event=4565658604079112714 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004424
n_activity=40 dram_eff=0.2
bk0: 0a 18082i bk1: 0a 18083i bk2: 4a 18064i bk3: 0a 18081i bk4: 0a 18081i bk5: 0a 18082i bk6: 0a 18082i bk7: 0a 18082i bk8: 0a 18082i bk9: 0a 18082i bk10: 0a 18082i bk11: 0a 18082i bk12: 0a 18082i bk13: 0a 18082i bk14: 0a 18082i bk15: 0a 18082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000442 
total_CMD = 18082 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18059 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18082 
n_nop = 18077 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00221214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=18082 n_nop=18077 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004424
n_activity=40 dram_eff=0.2
bk0: 0a 18082i bk1: 0a 18083i bk2: 0a 18083i bk3: 0a 18083i bk4: 4a 18064i bk5: 0a 18081i bk6: 0a 18081i bk7: 0a 18081i bk8: 0a 18081i bk9: 0a 18082i bk10: 0a 18082i bk11: 0a 18082i bk12: 0a 18082i bk13: 0a 18082i bk14: 0a 18082i bk15: 0a 18082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000442 
total_CMD = 18082 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 18059 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18082 
n_nop = 18077 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.000221 
Either_Row_CoL_Bus_Util = 0.000277 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00221214

========= L2 cache stats =========
L2_cache_bank[0]: Access = 722, Miss = 18, Miss_rate = 0.025, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 560, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 640, Miss = 12, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 548, Miss = 8, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 654, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 202
L2_cache_bank[5]: Access = 571, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 562, Miss = 12, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 557, Miss = 12, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 574, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 531, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 554, Miss = 4, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 562, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7035
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0134
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 332
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.042
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7035
icnt_total_pkts_simt_to_mem=1881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03387
	minimum = 5
	maximum = 8
Network latency average = 5.03387
	minimum = 5
	maximum = 8
Slowest packet = 7198
Flit latency average = 5.03387
	minimum = 5
	maximum = 8
Slowest flit = 7198
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0201394
	minimum = 0.00608314 (at node 1)
	maximum = 0.0395404 (at node 23)
Accepted packet rate average = 0.0201394
	minimum = 0.00827982 (at node 24)
	maximum = 0.0356539 (at node 11)
Injected flit rate average = 0.0201394
	minimum = 0.00608314 (at node 1)
	maximum = 0.0395404 (at node 23)
Accepted flit rate average= 0.0201394
	minimum = 0.00827982 (at node 24)
	maximum = 0.0356539 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.84364 (3 samples)
	minimum = 5 (3 samples)
	maximum = 21.3333 (3 samples)
Network latency average = 5.84364 (3 samples)
	minimum = 5 (3 samples)
	maximum = 21.3333 (3 samples)
Flit latency average = 5.84364 (3 samples)
	minimum = 5 (3 samples)
	maximum = 21.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0275108 (3 samples)
	minimum = 0.00892035 (3 samples)
	maximum = 0.0742216 (3 samples)
Accepted packet rate average = 0.0275108 (3 samples)
	minimum = 0.0111202 (3 samples)
	maximum = 0.0462141 (3 samples)
Injected flit rate average = 0.0275108 (3 samples)
	minimum = 0.00892035 (3 samples)
	maximum = 0.0742216 (3 samples)
Accepted flit rate average = 0.0275108 (3 samples)
	minimum = 0.0111202 (3 samples)
	maximum = 0.0462141 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 901478 (inst/sec)
gpgpu_simulation_rate = 3425 (cycle/sec)
gpgpu_silicon_slowdown = 204379x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1936
gpu_sim_insn = 1114592
gpu_ipc =     575.7190
gpu_tot_sim_cycle = 15636
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     301.8997
gpu_tot_issued_cta = 512
gpu_occupancy = 73.9766% 
gpu_tot_occupancy = 68.8699% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3595
partiton_level_parallism_total  =       0.1648
partiton_level_parallism_util =       1.3359
partiton_level_parallism_util_total  =       1.3041
L2_BW  =      25.8248 GB/Sec
L2_BW_total  =      13.2758 GB/Sec
gpu_total_sim_rate=786750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 2408
	L1I_total_cache_miss_rate = 0.0277
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 646, Miss = 191, Miss_rate = 0.296, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[1]: Access = 576, Miss = 153, Miss_rate = 0.266, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[2]: Access = 572, Miss = 149, Miss_rate = 0.260, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[3]: Access = 575, Miss = 154, Miss_rate = 0.268, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[4]: Access = 580, Miss = 155, Miss_rate = 0.267, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[5]: Access = 593, Miss = 164, Miss_rate = 0.277, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[6]: Access = 592, Miss = 156, Miss_rate = 0.264, Pending_hits = 432, Reservation_fails = 0
	L1D_cache_core[7]: Access = 576, Miss = 152, Miss_rate = 0.264, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[8]: Access = 631, Miss = 179, Miss_rate = 0.284, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[9]: Access = 615, Miss = 168, Miss_rate = 0.273, Pending_hits = 420, Reservation_fails = 0
	L1D_cache_core[10]: Access = 556, Miss = 145, Miss_rate = 0.261, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[11]: Access = 606, Miss = 168, Miss_rate = 0.277, Pending_hits = 408, Reservation_fails = 0
	L1D_cache_core[12]: Access = 578, Miss = 163, Miss_rate = 0.282, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[13]: Access = 587, Miss = 164, Miss_rate = 0.279, Pending_hits = 396, Reservation_fails = 0
	L1D_cache_core[14]: Access = 560, Miss = 156, Miss_rate = 0.279, Pending_hits = 396, Reservation_fails = 0
	L1D_total_cache_accesses = 8843
	L1D_total_cache_misses = 2417
	L1D_total_cache_miss_rate = 0.2733
	L1D_total_cache_pending_hits = 6144
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0098
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84622
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2408
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
375, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 188, 228, 228, 228, 228, 228, 239, 228, 228, 228, 228, 228, 228, 239, 228, 228, 228, 210, 210, 221, 210, 210, 366, 210, 210, 210, 210, 210, 210, 210, 210, 210, 210, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3389
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2142
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29609	W0_Idle:57863	W0_Scoreboard:56125	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:78930	WS1:78747	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17136 {8:2142,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 342720 {40:8568,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 13280 {40:332,}
maxmflatency = 268 
max_icnt2mem_latency = 45 
maxmrqlatency = 21 
max_icnt2sh_latency = 39 
averagemflatency = 134 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 8 
mrq_lat_table:26 	4 	0 	56 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8893 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	48 	39 	11 	2479 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7806 	844 	251 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       571         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1312         0         0         0         0         0         0      1869      1822         0         0         0         0         0         0         0 
dram[2]:       304         0         0         0         0      2029         0      2662         0         0         0         0         0         0         0         0 
dram[3]:         0         0      1321         0         0      2041         0         0         0      1574         0         0      1713         0      1353         0 
dram[4]:         0         0      2082         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000      -nan      -nan      -nan      -nan      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  4.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan       inf      -nan  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  4.000000      -nan      -nan  4.000000      -nan      -nan      -nan  4.000000      -nan       inf  4.000000      -nan  4.000000      -nan 
dram[4]:      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 94/16 = 5.875000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268         0       172       172       172       161       258       258       173       144       172       173       172       172         0       172
dram[1]:        172         0       172         0       172       172       172       258       258       176       172       258         0       172         0       172
dram[2]:          0       172         0       258       172       258       172       259       173       172       172       174       172       172       172       172
dram[3]:        172       172       259         0       172       258       173       175       172       259       173       263       258         0       259         0
dram[4]:        172       172       259         0       172       172       174       172       172       176       172       137         0       172       172         0
dram[5]:        172       172       172       172       258       172       172       175       175       172       172       172       172       172         0       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20637 n_nop=20606 n_act=6 n_pre=3 n_ref_event=93957419232848 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002132
n_activity=276 dram_eff=0.1594
bk0: 14a 20533i bk1: 0a 20634i bk2: 0a 20634i bk3: 0a 20635i bk4: 0a 20635i bk5: 0a 20639i bk6: 4a 20620i bk7: 4a 20618i bk8: 0a 20635i bk9: 0a 20636i bk10: 0a 20636i bk11: 0a 20637i bk12: 0a 20637i bk13: 0a 20639i bk14: 0a 20639i bk15: 0a 20640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.002132 
total_CMD = 20637 
util_bw = 44 
Wasted_Col = 88 
Wasted_Row = 36 
Idle = 20469 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20637 
n_nop = 20606 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 3 
n_ref = 93957419232848 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 22 
Row_Bus_Util =  0.000436 
CoL_Bus_Util = 0.001066 
Either_Row_CoL_Bus_Util = 0.001502 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0143432
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20637 n_nop=20613 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001938
n_activity=181 dram_eff=0.221
bk0: 8a 20613i bk1: 0a 20637i bk2: 0a 20638i bk3: 0a 20639i bk4: 0a 20639i bk5: 0a 20639i bk6: 0a 20639i bk7: 4a 20620i bk8: 4a 20618i bk9: 0a 20636i bk10: 0a 20636i bk11: 4a 20617i bk12: 0a 20634i bk13: 0a 20635i bk14: 0a 20635i bk15: 0a 20636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001938 
total_CMD = 20637 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 20534 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20637 
n_nop = 20613 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.000969 
Either_Row_CoL_Bus_Util = 0.001163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00789843
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20637 n_nop=20613 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001938
n_activity=181 dram_eff=0.221
bk0: 8a 20615i bk1: 0a 20638i bk2: 0a 20638i bk3: 4a 20619i bk4: 0a 20636i bk5: 4a 20617i bk6: 0a 20634i bk7: 4a 20616i bk8: 0a 20635i bk9: 0a 20636i bk10: 0a 20637i bk11: 0a 20638i bk12: 0a 20638i bk13: 0a 20638i bk14: 0a 20638i bk15: 0a 20639i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001938 
total_CMD = 20637 
util_bw = 40 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 20534 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20637 
n_nop = 20613 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000194 
CoL_Bus_Util = 0.000969 
Either_Row_CoL_Bus_Util = 0.001163 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00794689
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20637 n_nop=20607 n_act=6 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002326
n_activity=202 dram_eff=0.2376
bk0: 0a 20634i bk1: 0a 20637i bk2: 4a 20618i bk3: 0a 20637i bk4: 0a 20639i bk5: 4a 20621i bk6: 0a 20638i bk7: 0a 20638i bk8: 0a 20638i bk9: 4a 20619i bk10: 0a 20636i bk11: 4a 20614i bk12: 4a 20618i bk13: 0a 20635i bk14: 4a 20617i bk15: 0a 20634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791667
Row_Buffer_Locality_read = 0.791667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.159664
Bank_Level_Parallism_Col = 1.140351
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140351 

BW Util details:
bwutil = 0.002326 
total_CMD = 20637 
util_bw = 48 
Wasted_Col = 76 
Wasted_Row = 0 
Idle = 20513 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20637 
n_nop = 20607 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 24 
Row_Bus_Util =  0.000291 
CoL_Bus_Util = 0.001163 
Either_Row_CoL_Bus_Util = 0.001454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.012308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20637 n_nop=20632 n_act=1 n_pre=0 n_ref_event=4565658604079112714 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003877
n_activity=40 dram_eff=0.2
bk0: 0a 20637i bk1: 0a 20638i bk2: 4a 20619i bk3: 0a 20636i bk4: 0a 20636i bk5: 0a 20637i bk6: 0a 20637i bk7: 0a 20637i bk8: 0a 20637i bk9: 0a 20637i bk10: 0a 20637i bk11: 0a 20637i bk12: 0a 20637i bk13: 0a 20637i bk14: 0a 20637i bk15: 0a 20637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 20637 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 20614 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20637 
n_nop = 20632 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4565658604079112714 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00193827
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20637 n_nop=20632 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003877
n_activity=40 dram_eff=0.2
bk0: 0a 20637i bk1: 0a 20638i bk2: 0a 20638i bk3: 0a 20638i bk4: 4a 20619i bk5: 0a 20636i bk6: 0a 20636i bk7: 0a 20636i bk8: 0a 20636i bk9: 0a 20637i bk10: 0a 20637i bk11: 0a 20637i bk12: 0a 20637i bk13: 0a 20637i bk14: 0a 20637i bk15: 0a 20637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000388 
total_CMD = 20637 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 20614 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20637 
n_nop = 20632 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.000194 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00193827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 956, Miss = 18, Miss_rate = 0.019, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 738, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 826, Miss = 12, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 730, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 840, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 202
L2_cache_bank[5]: Access = 751, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 752, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 735, Miss = 12, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 754, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 732, Miss = 4, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9267
L2_total_cache_misses = 94
L2_total_cache_miss_rate = 0.0101
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 248
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8568
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 332
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.049
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9267
icnt_total_pkts_simt_to_mem=2577
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.12807
	minimum = 5
	maximum = 14
Network latency average = 5.12807
	minimum = 5
	maximum = 14
Slowest packet = 9190
Flit latency average = 5.12807
	minimum = 5
	maximum = 14
Slowest flit = 9190
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0560147
	minimum = 0.018595 (at node 0)
	maximum = 0.120868 (at node 15)
Accepted packet rate average = 0.0560147
	minimum = 0.0268595 (at node 16)
	maximum = 0.0847107 (at node 4)
Injected flit rate average = 0.0560147
	minimum = 0.018595 (at node 0)
	maximum = 0.120868 (at node 15)
Accepted flit rate average= 0.0560147
	minimum = 0.0268595 (at node 16)
	maximum = 0.0847107 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.66475 (4 samples)
	minimum = 5 (4 samples)
	maximum = 19.5 (4 samples)
Network latency average = 5.66475 (4 samples)
	minimum = 5 (4 samples)
	maximum = 19.5 (4 samples)
Flit latency average = 5.66475 (4 samples)
	minimum = 5 (4 samples)
	maximum = 19.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0346368 (4 samples)
	minimum = 0.011339 (4 samples)
	maximum = 0.0858831 (4 samples)
Accepted packet rate average = 0.0346368 (4 samples)
	minimum = 0.0150551 (4 samples)
	maximum = 0.0558383 (4 samples)
Injected flit rate average = 0.0346368 (4 samples)
	minimum = 0.011339 (4 samples)
	maximum = 0.0858831 (4 samples)
Accepted flit rate average = 0.0346368 (4 samples)
	minimum = 0.0150551 (4 samples)
	maximum = 0.0558383 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 786750 (inst/sec)
gpgpu_simulation_rate = 2606 (cycle/sec)
gpgpu_silicon_slowdown = 268610x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 7742
gpu_sim_insn = 1252440
gpu_ipc =     161.7722
gpu_tot_sim_cycle = 23378
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     255.4942
gpu_tot_issued_cta = 640
gpu_occupancy = 26.1439% 
gpu_tot_occupancy = 53.1883% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.2116
partiton_level_parallism_total  =       0.1803
partiton_level_parallism_util =       1.1683
partiton_level_parallism_util_total  =       1.2478
L2_BW  =      13.3844 GB/Sec
L2_BW_total  =      13.3118 GB/Sec
gpu_total_sim_rate=853277

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0213
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 853, Miss = 270, Miss_rate = 0.317, Pending_hits = 457, Reservation_fails = 0
	L1D_cache_core[1]: Access = 878, Miss = 266, Miss_rate = 0.303, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[2]: Access = 912, Miss = 282, Miss_rate = 0.309, Pending_hits = 504, Reservation_fails = 0
	L1D_cache_core[3]: Access = 876, Miss = 260, Miss_rate = 0.297, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[4]: Access = 927, Miss = 295, Miss_rate = 0.318, Pending_hits = 492, Reservation_fails = 0
	L1D_cache_core[5]: Access = 882, Miss = 263, Miss_rate = 0.298, Pending_hits = 528, Reservation_fails = 0
	L1D_cache_core[6]: Access = 774, Miss = 229, Miss_rate = 0.296, Pending_hits = 481, Reservation_fails = 0
	L1D_cache_core[7]: Access = 768, Miss = 200, Miss_rate = 0.260, Pending_hits = 564, Reservation_fails = 0
	L1D_cache_core[8]: Access = 970, Miss = 304, Miss_rate = 0.313, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[9]: Access = 898, Miss = 266, Miss_rate = 0.296, Pending_hits = 540, Reservation_fails = 0
	L1D_cache_core[10]: Access = 780, Miss = 219, Miss_rate = 0.281, Pending_hits = 516, Reservation_fails = 0
	L1D_cache_core[11]: Access = 977, Miss = 303, Miss_rate = 0.310, Pending_hits = 552, Reservation_fails = 0
	L1D_cache_core[12]: Access = 887, Miss = 283, Miss_rate = 0.319, Pending_hits = 480, Reservation_fails = 0
	L1D_cache_core[13]: Access = 987, Miss = 315, Miss_rate = 0.319, Pending_hits = 504, Reservation_fails = 0
	L1D_cache_core[14]: Access = 835, Miss = 249, Miss_rate = 0.298, Pending_hits = 516, Reservation_fails = 0
	L1D_total_cache_accesses = 13204
	L1D_total_cache_misses = 4004
	L1D_total_cache_miss_rate = 0.3032
	L1D_total_cache_pending_hits = 7682
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7682
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 63008
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
395, 208, 208, 208, 208, 208, 208, 385, 208, 208, 208, 208, 208, 208, 208, 208, 268, 268, 268, 268, 268, 279, 268, 268, 268, 268, 445, 268, 279, 268, 268, 268, 250, 322, 261, 250, 250, 406, 250, 250, 250, 250, 250, 250, 250, 250, 250, 250, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3423
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3132
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:35839	W0_Idle:97194	W0_Scoreboard:136734	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:102563	WS1:103596	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25056 {8:3132,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 501120 {40:12528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 14240 {40:356,}
maxmflatency = 279 
max_icnt2mem_latency = 45 
maxmrqlatency = 32 
max_icnt2sh_latency = 39 
averagemflatency = 138 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:126 	24 	1 	180 	102 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13279 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	39 	11 	4111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	12214 	1038 	251 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         4         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       720         0      1254         0      1394         0         0      1178         0         0         0      1138      1601         0         0         0 
dram[1]:      1312         0      2243      2238      2549         0      1435      1869      1822         0         0         0         0      2603         0         0 
dram[2]:       304         0      1610      2196      1738      2029         0      2662      1074         0         0         0         0         0      1628      2160 
dram[3]:         0         0      1321         0      2544      2041         0      4068      1074      1574         0         0      1713      2066      1353      1260 
dram[4]:      1944         0      2082         0         0      2282         0         0         0         0         0         0      3118      3781         0         0 
dram[5]:         0      1832      2126      2078      1482      1306         0         0         0         0         0         0      1494         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268       172       267       172       267       173       258       268       174       175       172       258       265       172       172       259
dram[1]:        172       258       260       268       268       262       258       258       258       176       172       258       259       268       172       172
dram[2]:        172       258       258       268       258       258       172       270       268       172       173       175       174       172       271       259
dram[3]:        172       172       259       172       258       258       180       259       279       259       173       263       275       268       267       268
dram[4]:        258       266       259       174       176       267       174       174       172       259       172       172       259       269       259       172
dram[5]:        172       267       267       268       267       259       258       175       175       258       258       172       265       172       173       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30856 n_nop=30752 n_act=17 n_pre=9 n_ref_event=93957419232848 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005056
n_activity=835 dram_eff=0.1868
bk0: 18a 30723i bk1: 0a 30854i bk2: 12a 30773i bk3: 0a 30853i bk4: 16a 30768i bk5: 0a 30853i bk6: 4a 30835i bk7: 8a 30805i bk8: 0a 30851i bk9: 0a 30855i bk10: 0a 30857i bk11: 4a 30839i bk12: 8a 30831i bk13: 0a 30859i bk14: 0a 30859i bk15: 8a 30836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005056 
total_CMD = 30856 
util_bw = 156 
Wasted_Col = 263 
Wasted_Row = 108 
Idle = 30329 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30856 
n_nop = 30752 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 93957419232848 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000843 
CoL_Bus_Util = 0.002528 
Either_Row_CoL_Bus_Util = 0.003370 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0334781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30856 n_nop=30756 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005185
n_activity=719 dram_eff=0.2225
bk0: 8a 30830i bk1: 4a 30838i bk2: 4a 30838i bk3: 8a 30810i bk4: 8a 30807i bk5: 12a 30825i bk6: 4a 30836i bk7: 4a 30835i bk8: 8a 30830i bk9: 0a 30856i bk10: 0a 30857i bk11: 4a 30839i bk12: 4a 30839i bk13: 12a 30776i bk14: 0a 30852i bk15: 0a 30853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037559
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005185 
total_CMD = 30856 
util_bw = 160 
Wasted_Col = 238 
Wasted_Row = 48 
Idle = 30410 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30856 
n_nop = 30756 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000648 
CoL_Bus_Util = 0.002593 
Either_Row_CoL_Bus_Util = 0.003241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0262186
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30856 n_nop=30748 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005445
n_activity=764 dram_eff=0.2199
bk0: 8a 30833i bk1: 4a 30837i bk2: 4a 30835i bk3: 12a 30798i bk4: 4a 30835i bk5: 8a 30828i bk6: 0a 30852i bk7: 16a 30742i bk8: 8a 30800i bk9: 0a 30854i bk10: 0a 30856i bk11: 0a 30858i bk12: 0a 30860i bk13: 0a 30861i bk14: 16a 30775i bk15: 4a 30838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056604
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.005445 
total_CMD = 30856 
util_bw = 168 
Wasted_Col = 253 
Wasted_Row = 76 
Idle = 30359 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30856 
n_nop = 30748 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000778 
CoL_Bus_Util = 0.002722 
Either_Row_CoL_Bus_Util = 0.003500 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0328623
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30856 n_nop=30757 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004926
n_activity=681 dram_eff=0.2232
bk0: 0a 30846i bk1: 0a 30851i bk2: 4a 30833i bk3: 0a 30855i bk4: 4a 30842i bk5: 4a 30841i bk6: 0a 30859i bk7: 4a 30842i bk8: 8a 30804i bk9: 4a 30839i bk10: 0a 30858i bk11: 8a 30831i bk12: 12a 30774i bk13: 12a 30798i bk14: 8a 30801i bk15: 8a 30798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125581
Bank_Level_Parallism_Col = 1.087571
Bank_Level_Parallism_Ready = 1.039474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045198 

BW Util details:
bwutil = 0.004926 
total_CMD = 30856 
util_bw = 152 
Wasted_Col = 236 
Wasted_Row = 59 
Idle = 30409 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30856 
n_nop = 30757 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000745 
CoL_Bus_Util = 0.002463 
Either_Row_CoL_Bus_Util = 0.003208 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.032085 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0320845
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30856 n_nop=30794 n_act=11 n_pre=3 n_ref_event=4565658604079112714 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003111
n_activity=481 dram_eff=0.1996
bk0: 4a 30836i bk1: 8a 30828i bk2: 4a 30837i bk3: 0a 30855i bk4: 0a 30855i bk5: 8a 30807i bk6: 0a 30853i bk7: 0a 30855i bk8: 0a 30855i bk9: 4a 30838i bk10: 0a 30858i bk11: 0a 30859i bk12: 4a 30841i bk13: 12a 30779i bk14: 4a 30836i bk15: 0a 30853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003111 
total_CMD = 30856 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 30555 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30856 
n_nop = 30794 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 4565658604079112714 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000454 
CoL_Bus_Util = 0.001556 
Either_Row_CoL_Bus_Util = 0.002009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0203526
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30856 n_nop=30771 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004408
n_activity=606 dram_eff=0.2244
bk0: 0a 30861i bk1: 8a 30812i bk2: 16a 30799i bk3: 8a 30806i bk4: 8a 30804i bk5: 8a 30826i bk6: 8a 30828i bk7: 0a 30851i bk8: 0a 30853i bk9: 4a 30837i bk10: 4a 30837i bk11: 0a 30856i bk12: 4a 30831i bk13: 0a 30856i bk14: 0a 30857i bk15: 0a 30859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049862
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004408 
total_CMD = 30856 
util_bw = 136 
Wasted_Col = 196 
Wasted_Row = 48 
Idle = 30476 

BW Util Bottlenecks: 
RCDc_limit = 152 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 30856 
n_nop = 30771 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000551 
CoL_Bus_Util = 0.002204 
Either_Row_CoL_Bus_Util = 0.002755 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.022751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0227508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1378, Miss = 58, Miss_rate = 0.042, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 1109, Miss = 20, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1252, Miss = 36, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 1100, Miss = 44, Miss_rate = 0.040, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1234, Miss = 40, Miss_rate = 0.032, Pending_hits = 24, Reservation_fails = 202
L2_cache_bank[5]: Access = 1154, Miss = 44, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1131, Miss = 36, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1146, Miss = 40, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1141, Miss = 16, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1072, Miss = 32, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1062, Miss = 40, Miss_rate = 0.038, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1114, Miss = 28, Miss_rate = 0.025, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13893
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0312
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 272
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 356
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=4215
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06593
	minimum = 5
	maximum = 11
Network latency average = 5.06593
	minimum = 5
	maximum = 11
Slowest packet = 14718
Flit latency average = 5.06593
	minimum = 5
	maximum = 11
Slowest flit = 14718
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0299664
	minimum = 0.00619995 (at node 7)
	maximum = 0.0550245 (at node 17)
Accepted packet rate average = 0.0299664
	minimum = 0.0151124 (at node 25)
	maximum = 0.0530871 (at node 13)
Injected flit rate average = 0.0299664
	minimum = 0.00619995 (at node 7)
	maximum = 0.0550245 (at node 17)
Accepted flit rate average= 0.0299664
	minimum = 0.0151124 (at node 25)
	maximum = 0.0530871 (at node 13)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.54498 (5 samples)
	minimum = 5 (5 samples)
	maximum = 17.8 (5 samples)
Network latency average = 5.54498 (5 samples)
	minimum = 5 (5 samples)
	maximum = 17.8 (5 samples)
Flit latency average = 5.54498 (5 samples)
	minimum = 5 (5 samples)
	maximum = 17.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0337027 (5 samples)
	minimum = 0.0103112 (5 samples)
	maximum = 0.0797114 (5 samples)
Accepted packet rate average = 0.0337027 (5 samples)
	minimum = 0.0150665 (5 samples)
	maximum = 0.055288 (5 samples)
Injected flit rate average = 0.0337027 (5 samples)
	minimum = 0.0103112 (5 samples)
	maximum = 0.0797114 (5 samples)
Accepted flit rate average = 0.0337027 (5 samples)
	minimum = 0.0150665 (5 samples)
	maximum = 0.055288 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 853277 (inst/sec)
gpgpu_simulation_rate = 3339 (cycle/sec)
gpgpu_silicon_slowdown = 209643x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 2200
gpu_sim_insn = 1117092
gpu_ipc =     507.7691
gpu_tot_sim_cycle = 25578
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     277.1927
gpu_tot_issued_cta = 768
gpu_occupancy = 65.5759% 
gpu_tot_occupancy = 54.5637% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7200
partiton_level_parallism_total  =       0.2267
partiton_level_parallism_util =       1.5545
partiton_level_parallism_util_total  =       1.3189
L2_BW  =      31.7673 GB/Sec
L2_BW_total  =      14.8992 GB/Sec
gpu_total_sim_rate=886254

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 2416
	L1I_total_cache_miss_rate = 0.0179
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 1033, Miss = 344, Miss_rate = 0.333, Pending_hits = 553, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1066, Miss = 344, Miss_rate = 0.323, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1100, Miss = 362, Miss_rate = 0.329, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1140, Miss = 396, Miss_rate = 0.347, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1135, Miss = 381, Miss_rate = 0.336, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1102, Miss = 371, Miss_rate = 0.337, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[6]: Access = 990, Miss = 321, Miss_rate = 0.324, Pending_hits = 589, Reservation_fails = 0
	L1D_cache_core[7]: Access = 948, Miss = 273, Miss_rate = 0.288, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1158, Miss = 382, Miss_rate = 0.330, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1122, Miss = 374, Miss_rate = 0.333, Pending_hits = 636, Reservation_fails = 0
	L1D_cache_core[10]: Access = 976, Miss = 295, Miss_rate = 0.302, Pending_hits = 624, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1197, Miss = 399, Miss_rate = 0.333, Pending_hits = 660, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1111, Miss = 372, Miss_rate = 0.335, Pending_hits = 600, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1195, Miss = 403, Miss_rate = 0.337, Pending_hits = 612, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1051, Miss = 354, Miss_rate = 0.337, Pending_hits = 612, Reservation_fails = 0
	L1D_total_cache_accesses = 16324
	L1D_total_cache_misses = 5371
	L1D_total_cache_miss_rate = 0.3290
	L1D_total_cache_pending_hits = 9218
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 73248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 132868
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2416
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
460, 262, 273, 262, 262, 262, 262, 439, 262, 262, 262, 262, 262, 273, 273, 273, 333, 322, 322, 322, 322, 333, 344, 322, 322, 322, 499, 322, 333, 322, 322, 322, 286, 358, 297, 286, 286, 442, 297, 286, 297, 297, 297, 286, 297, 286, 286, 286, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3423
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3644
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40434	W0_Idle:102032	W0_Scoreboard:146943	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:122513	WS1:123458	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 29152 {8:3644,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 583040 {40:14576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 14240 {40:356,}
maxmflatency = 279 
max_icnt2mem_latency = 47 
maxmrqlatency = 32 
max_icnt2sh_latency = 39 
averagemflatency = 139 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:126 	24 	1 	180 	102 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16399 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	54 	39 	11 	5695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	15127 	1242 	254 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         4         0         8         0         0         4         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         4         4         0         0         0         0         0         0         0         0         4         0         0 
dram[2]:         0         0         0         4         0         0         0         4         4         0         0         0         0         0         4         0 
dram[3]:         0         0         0         0         0         0         0         0         4         0         0         0         4         8         4         4 
dram[4]:         0         0         0         0         0         4         0         0         0         0         0         0         0         4         0         0 
dram[5]:         0         4         4         4         4         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       720         0      1254         0      1394         0         0      1178         0         0         0      1138      1601         0         0         0 
dram[1]:      1312         0      2243      2238      2549         0      1435      1869      1822         0         0         0         0      2603         0         0 
dram[2]:       304         0      1610      2196      1738      2029         0      2662      1074         0         0         0         0         0      1628      2160 
dram[3]:         0         0      1321         0      2544      2041         0      4068      1074      1574         0         0      1713      2066      1353      1260 
dram[4]:      1944         0      2082         0         0      2282         0         0         0         0         0         0      3118      3781         0         0 
dram[5]:         0      1832      2126      2078      1482      1306         0         0         0         0         0         0      1494         0         0         0 
average row accesses per activate:
dram[0]:  3.600000      -nan  6.000000      -nan  8.000000      -nan       inf  8.000000      -nan      -nan      -nan  4.000000  8.000000      -nan      -nan       inf 
dram[1]:  8.000000       inf  4.000000  4.000000  8.000000       inf  4.000000  4.000000  8.000000      -nan      -nan       inf       inf  4.000000      -nan      -nan 
dram[2]:  8.000000       inf  4.000000 12.000000  4.000000  8.000000      -nan  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan  5.333333  4.000000 
dram[3]:      -nan      -nan  4.000000      -nan  4.000000  4.000000      -nan  4.000000  4.000000  4.000000      -nan       inf  4.000000 12.000000  4.000000  4.000000 
dram[4]:  4.000000       inf  4.000000      -nan      -nan  8.000000      -nan      -nan      -nan       inf      -nan      -nan  4.000000  4.000000       inf      -nan 
dram[5]:      -nan  8.000000 16.000000  8.000000  8.000000  8.000000       inf      -nan      -nan       inf       inf      -nan  4.000000      -nan      -nan      -nan 
average row locality = 434/66 = 6.575758
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        268       172       267       172       267       173       258       268       178       177       176       258       265       173       172       259
dram[1]:        172       258       260       268       268       262       258       258       258       176       175       258       259       268       172       172
dram[2]:        172       258       258       268       258       258       172       270       268       174       175       178       174       176       271       259
dram[3]:        172       172       259       172       258       258       180       259       279       259       173       263       275       268       267       268
dram[4]:        258       266       259       174       176       267       175       174       176       259       175       175       259       269       259       172
dram[5]:        172       267       267       268       267       259       258       175       175       258       258       173       265       172       173       172
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33759 n_nop=33655 n_act=17 n_pre=9 n_ref_event=93957419232848 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004621
n_activity=835 dram_eff=0.1868
bk0: 18a 33626i bk1: 0a 33757i bk2: 12a 33676i bk3: 0a 33756i bk4: 16a 33671i bk5: 0a 33756i bk6: 4a 33738i bk7: 8a 33708i bk8: 0a 33754i bk9: 0a 33758i bk10: 0a 33760i bk11: 4a 33742i bk12: 8a 33734i bk13: 0a 33762i bk14: 0a 33762i bk15: 8a 33739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004621 
total_CMD = 33759 
util_bw = 156 
Wasted_Col = 263 
Wasted_Row = 108 
Idle = 33232 

BW Util Bottlenecks: 
RCDc_limit = 204 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33759 
n_nop = 33655 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 9 
n_ref = 93957419232848 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 26 
issued_total_col = 78 
Row_Bus_Util =  0.000770 
CoL_Bus_Util = 0.002310 
Either_Row_CoL_Bus_Util = 0.003081 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0305992
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33759 n_nop=33659 n_act=16 n_pre=4 n_ref_event=0 n_req=80 n_rd=80 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004739
n_activity=719 dram_eff=0.2225
bk0: 8a 33733i bk1: 4a 33741i bk2: 4a 33741i bk3: 8a 33713i bk4: 8a 33710i bk5: 12a 33728i bk6: 4a 33739i bk7: 4a 33738i bk8: 8a 33733i bk9: 0a 33759i bk10: 0a 33760i bk11: 4a 33742i bk12: 4a 33742i bk13: 12a 33679i bk14: 0a 33755i bk15: 0a 33756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862500
Row_Buffer_Locality_read = 0.862500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037559
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004739 
total_CMD = 33759 
util_bw = 160 
Wasted_Col = 238 
Wasted_Row = 48 
Idle = 33313 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33759 
n_nop = 33659 
Read = 80 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 16 
n_pre = 4 
n_ref = 0 
n_req = 80 
total_req = 80 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 80 
Row_Bus_Util =  0.000592 
CoL_Bus_Util = 0.002370 
Either_Row_CoL_Bus_Util = 0.002962 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.023964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.023964
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33759 n_nop=33651 n_act=17 n_pre=7 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004976
n_activity=764 dram_eff=0.2199
bk0: 8a 33736i bk1: 4a 33740i bk2: 4a 33738i bk3: 12a 33701i bk4: 4a 33738i bk5: 8a 33731i bk6: 0a 33755i bk7: 16a 33645i bk8: 8a 33703i bk9: 0a 33757i bk10: 0a 33759i bk11: 0a 33761i bk12: 0a 33763i bk13: 0a 33764i bk14: 16a 33678i bk15: 4a 33741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821429
Row_Buffer_Locality_read = 0.821429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056604
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.011905
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004976 
total_CMD = 33759 
util_bw = 168 
Wasted_Col = 253 
Wasted_Row = 76 
Idle = 33262 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 61 
rwq = 0 
CCDLc_limit_alone = 61 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33759 
n_nop = 33651 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 7 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 84 
Row_Bus_Util =  0.000711 
CoL_Bus_Util = 0.002488 
Either_Row_CoL_Bus_Util = 0.003199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0300364
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33759 n_nop=33660 n_act=17 n_pre=6 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004503
n_activity=681 dram_eff=0.2232
bk0: 0a 33749i bk1: 0a 33754i bk2: 4a 33736i bk3: 0a 33758i bk4: 4a 33745i bk5: 4a 33744i bk6: 0a 33762i bk7: 4a 33745i bk8: 8a 33707i bk9: 4a 33742i bk10: 0a 33761i bk11: 8a 33734i bk12: 12a 33677i bk13: 12a 33701i bk14: 8a 33704i bk15: 8a 33701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802632
Row_Buffer_Locality_read = 0.802632
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125581
Bank_Level_Parallism_Col = 1.087571
Bank_Level_Parallism_Ready = 1.039474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045198 

BW Util details:
bwutil = 0.004503 
total_CMD = 33759 
util_bw = 152 
Wasted_Col = 236 
Wasted_Row = 59 
Idle = 33312 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33759 
n_nop = 33660 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 6 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 23 
issued_total_col = 76 
Row_Bus_Util =  0.000681 
CoL_Bus_Util = 0.002251 
Either_Row_CoL_Bus_Util = 0.002933 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0293255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33759 n_nop=33697 n_act=11 n_pre=3 n_ref_event=4565658604079112714 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002844
n_activity=481 dram_eff=0.1996
bk0: 4a 33739i bk1: 8a 33731i bk2: 4a 33740i bk3: 0a 33758i bk4: 0a 33758i bk5: 8a 33710i bk6: 0a 33756i bk7: 0a 33758i bk8: 0a 33758i bk9: 4a 33741i bk10: 0a 33761i bk11: 0a 33762i bk12: 4a 33744i bk13: 12a 33682i bk14: 4a 33739i bk15: 0a 33756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.854167
Row_Buffer_Locality_read = 0.854167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002844 
total_CMD = 33759 
util_bw = 96 
Wasted_Col = 169 
Wasted_Row = 36 
Idle = 33458 

BW Util Bottlenecks: 
RCDc_limit = 132 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33759 
n_nop = 33697 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 4565658604079112714 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 48 
Row_Bus_Util =  0.000415 
CoL_Bus_Util = 0.001422 
Either_Row_CoL_Bus_Util = 0.001837 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.018602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0186024
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33759 n_nop=33674 n_act=13 n_pre=4 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004029
n_activity=606 dram_eff=0.2244
bk0: 0a 33764i bk1: 8a 33715i bk2: 16a 33702i bk3: 8a 33709i bk4: 8a 33707i bk5: 8a 33729i bk6: 8a 33731i bk7: 0a 33754i bk8: 0a 33756i bk9: 4a 33740i bk10: 4a 33740i bk11: 0a 33759i bk12: 4a 33734i bk13: 0a 33759i bk14: 0a 33760i bk15: 0a 33762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.911765
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049862
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004029 
total_CMD = 33759 
util_bw = 136 
Wasted_Col = 196 
Wasted_Row = 48 
Idle = 33379 

BW Util Bottlenecks: 
RCDc_limit = 152 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33759 
n_nop = 33674 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 68 
Row_Bus_Util =  0.000504 
CoL_Bus_Util = 0.002014 
Either_Row_CoL_Bus_Util = 0.002518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0207945

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1898, Miss = 58, Miss_rate = 0.031, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 1351, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1485, Miss = 36, Miss_rate = 0.024, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 1329, Miss = 44, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1484, Miss = 40, Miss_rate = 0.027, Pending_hits = 24, Reservation_fails = 202
L2_cache_bank[5]: Access = 1398, Miss = 44, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1368, Miss = 36, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1371, Miss = 40, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1385, Miss = 16, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1314, Miss = 32, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1287, Miss = 40, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1343, Miss = 28, Miss_rate = 0.021, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17013
L2_total_cache_misses = 434
L2_total_cache_miss_rate = 0.0255
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 272
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14576
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 356
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.054
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=17013
icnt_total_pkts_simt_to_mem=5799
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.12415
	minimum = 5
	maximum = 15
Network latency average = 5.12415
	minimum = 5
	maximum = 15
Slowest packet = 18382
Flit latency average = 5.12415
	minimum = 5
	maximum = 15
Slowest flit = 18382
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0791919
	minimum = 0.0381818 (at node 0)
	maximum = 0.236364 (at node 15)
Accepted packet rate average = 0.0791919
	minimum = 0.045 (at node 22)
	maximum = 0.176364 (at node 15)
Injected flit rate average = 0.0791919
	minimum = 0.0381818 (at node 0)
	maximum = 0.236364 (at node 15)
Accepted flit rate average= 0.0791919
	minimum = 0.045 (at node 22)
	maximum = 0.176364 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.47484 (6 samples)
	minimum = 5 (6 samples)
	maximum = 17.3333 (6 samples)
Network latency average = 5.47484 (6 samples)
	minimum = 5 (6 samples)
	maximum = 17.3333 (6 samples)
Flit latency average = 5.47484 (6 samples)
	minimum = 5 (6 samples)
	maximum = 17.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0412842 (6 samples)
	minimum = 0.0149563 (6 samples)
	maximum = 0.10582 (6 samples)
Accepted packet rate average = 0.0412842 (6 samples)
	minimum = 0.0200554 (6 samples)
	maximum = 0.0754673 (6 samples)
Injected flit rate average = 0.0412842 (6 samples)
	minimum = 0.0149563 (6 samples)
	maximum = 0.10582 (6 samples)
Accepted flit rate average = 0.0412842 (6 samples)
	minimum = 0.0200554 (6 samples)
	maximum = 0.0754673 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 886254 (inst/sec)
gpgpu_simulation_rate = 3197 (cycle/sec)
gpgpu_silicon_slowdown = 218955x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 14461
gpu_sim_insn = 1290400
gpu_ipc =      89.2331
gpu_tot_sim_cycle = 40039
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     209.3068
gpu_tot_issued_cta = 896
gpu_occupancy = 19.6109% 
gpu_tot_occupancy = 39.9447% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5061
partiton_level_parallism_total  =       0.3276
partiton_level_parallism_util =       1.3012
partiton_level_parallism_util_total  =       1.3090
L2_BW  =      26.8750 GB/Sec
L2_BW_total  =      19.2245 GB/Sec
gpu_total_sim_rate=761857

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 2156, Miss = 848, Miss_rate = 0.393, Pending_hits = 650, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2029, Miss = 756, Miss_rate = 0.373, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1884, Miss = 701, Miss_rate = 0.372, Pending_hits = 685, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2402, Miss = 973, Miss_rate = 0.405, Pending_hits = 709, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2215, Miss = 854, Miss_rate = 0.386, Pending_hits = 710, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2351, Miss = 927, Miss_rate = 0.394, Pending_hits = 697, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2133, Miss = 821, Miss_rate = 0.385, Pending_hits = 697, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2127, Miss = 793, Miss_rate = 0.373, Pending_hits = 768, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2130, Miss = 785, Miss_rate = 0.369, Pending_hits = 732, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2024, Miss = 773, Miss_rate = 0.382, Pending_hits = 733, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1813, Miss = 658, Miss_rate = 0.363, Pending_hits = 708, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2582, Miss = 1011, Miss_rate = 0.392, Pending_hits = 770, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2034, Miss = 776, Miss_rate = 0.382, Pending_hits = 697, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2538, Miss = 975, Miss_rate = 0.384, Pending_hits = 744, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2124, Miss = 810, Miss_rate = 0.381, Pending_hits = 724, Reservation_fails = 0
	L1D_total_cache_accesses = 32542
	L1D_total_cache_misses = 12461
	L1D_total_cache_miss_rate = 0.3829
	L1D_total_cache_pending_hits = 10768
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178491
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
500, 302, 490, 302, 479, 302, 302, 479, 302, 302, 542, 302, 302, 313, 313, 313, 600, 382, 382, 517, 382, 486, 404, 517, 382, 652, 559, 683, 393, 475, 382, 538, 439, 418, 669, 418, 346, 502, 357, 502, 357, 357, 450, 544, 357, 346, 346, 544, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 4102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6987
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:47587	W0_Idle:129180	W0_Scoreboard:412025	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:165455	WS1:165949	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55896 {8:6987,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1117920 {40:27948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 292 
max_icnt2mem_latency = 47 
maxmrqlatency = 43 
max_icnt2sh_latency = 39 
averagemflatency = 148 
avg_icnt2mem_latency = 16 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:866 	365 	69 	345 	989 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32449 	1554 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	13012 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29730 	3957 	282 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8         8         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        16         0        16         8 
dram[3]:         4        16         4        12        16        12         0        12         8        12        20        16        16        12         4         4 
dram[4]:         8        16        12        20         4        12        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      3230      4125      3446      7222      8475         0      3321      3601      6203      3772      8482      2556      2530      3556      3882      5829 
dram[1]:      3361      7241      5526      7941      3484      9503      3681      3397      3831      3523         0      5407      3804      3253      3882      4303 
dram[2]:      5479      2844      5912      8553      7753      5803      3666      3308      3868      5129      3289      2932      3584         0      4126      4742 
dram[3]:      6340      3976      7089      4228      3110      5500      7319      4068      3953      2086      2625      2756      3243      3624      4074      4699 
dram[4]:      3431      2904      8390      5295      3199      3368      3878      2934      6496      6378      4603      1109      4105      4234      4426      5264 
dram[5]:      2937      5016      4328      2946      8033      4881         0      1113      6083      4341      4430      2064      3785      3278      3930      4018 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  8.000000  5.333333       inf  7.200000  6.000000  5.600000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000 12.000000  7.000000  8.000000 24.000000  7.000000  6.666667  6.400000       inf  6.285714  4.800000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  6.285714  7.200000  4.000000  6.400000  5.000000 10.000000  8.800000 12.000000  5.714286  8.000000  4.000000  4.000000 
dram[4]:  9.000000 10.000000  8.000000 12.000000  6.000000  6.285714 10.000000  8.666667  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  6.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2646/353 = 7.495751
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       269       269       268       274       258       279       272       292       267       268       270       268       270       268       268
dram[1]:        282       270       273       271       270       268       267       271       272       276       261       269       273       272       267       267
dram[2]:        271       270       272       277       267       273       285       270       268       269       271       270       273       258       276       280
dram[3]:        269       272       267       269       273       270       259       274       279       268       268       289       275       274       269       270
dram[4]:        268       273       281       275       271       281       280       277       268       268       267       268       277       273       274       269
dram[5]:        269       268       271       270       268       272       258       267       268       270       269       272       268       275       268       271
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52847 n_nop=52308 n_act=70 n_pre=54 n_ref_event=93957419232848 n_req=418 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01582
n_activity=3489 dram_eff=0.2396
bk0: 50a 52567i bk1: 24a 52726i bk2: 36a 52625i bk3: 16a 52786i bk4: 32a 52634i bk5: 4a 52824i bk6: 36a 52645i bk7: 36a 52622i bk8: 28a 52671i bk9: 20a 52717i bk10: 8a 52789i bk11: 20a 52747i bk12: 32a 52683i bk13: 28a 52743i bk14: 28a 52749i bk15: 20a 52790i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.851675
Row_Buffer_Locality_read = 0.851675
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102520
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.009524
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015819 
total_CMD = 52847 
util_bw = 836 
Wasted_Col = 1038 
Wasted_Row = 552 
Idle = 50421 

BW Util Bottlenecks: 
RCDc_limit = 780 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 299 
rwq = 0 
CCDLc_limit_alone = 299 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52847 
n_nop = 52308 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 70 
n_pre = 54 
n_ref = 93957419232848 
n_req = 418 
total_req = 418 

Dual Bus Interface Util: 
issued_total_row = 124 
issued_total_col = 418 
Row_Bus_Util =  0.002346 
CoL_Bus_Util = 0.007910 
Either_Row_CoL_Bus_Util = 0.010199 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.005566 
queue_avg = 0.101936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.101936
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52847 n_nop=52301 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01665
n_activity=3431 dram_eff=0.2565
bk0: 44a 52645i bk1: 40a 52704i bk2: 32a 52672i bk3: 40a 52700i bk4: 56a 52593i bk5: 16a 52782i bk6: 12a 52766i bk7: 24a 52699i bk8: 32a 52684i bk9: 20a 52748i bk10: 16a 52805i bk11: 20a 52759i bk12: 24a 52698i bk13: 32a 52664i bk14: 16a 52783i bk15: 16a 52783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115016
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016652 
total_CMD = 52847 
util_bw = 880 
Wasted_Col = 945 
Wasted_Row = 466 
Idle = 50556 

BW Util Bottlenecks: 
RCDc_limit = 681 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52847 
n_nop = 52301 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.002006 
CoL_Bus_Util = 0.008326 
Either_Row_CoL_Bus_Util = 0.010332 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0906201
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52847 n_nop=52269 n_act=65 n_pre=49 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01756
n_activity=3551 dram_eff=0.2613
bk0: 36a 52711i bk1: 32a 52686i bk2: 36a 52699i bk3: 28a 52711i bk4: 20a 52775i bk5: 28a 52678i bk6: 24a 52720i bk7: 56a 52569i bk8: 24a 52734i bk9: 24a 52767i bk10: 28a 52700i bk11: 20a 52750i bk12: 32a 52684i bk13: 8a 52826i bk14: 44a 52624i bk15: 24a 52701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870690
Row_Buffer_Locality_read = 0.870690
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104641
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.023656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.017560 
total_CMD = 52847 
util_bw = 928 
Wasted_Col = 1026 
Wasted_Row = 510 
Idle = 50383 

BW Util Bottlenecks: 
RCDc_limit = 721 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 335 
rwq = 0 
CCDLc_limit_alone = 335 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52847 
n_nop = 52269 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 464 
Row_Bus_Util =  0.002157 
CoL_Bus_Util = 0.008780 
Either_Row_CoL_Bus_Util = 0.010937 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.108067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.108067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52847 n_nop=52238 n_act=73 n_pre=57 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01817
n_activity=3655 dram_eff=0.2627
bk0: 20a 52741i bk1: 44a 52683i bk2: 8a 52791i bk3: 28a 52724i bk4: 44a 52630i bk5: 36a 52676i bk6: 4a 52829i bk7: 32a 52689i bk8: 40a 52595i bk9: 20a 52775i bk10: 44a 52663i bk11: 48a 52638i bk12: 40a 52611i bk13: 32a 52669i bk14: 24a 52662i bk15: 16a 52726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858333
Row_Buffer_Locality_read = 0.858333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.157062
Bank_Level_Parallism_Col = 1.101911
Bank_Level_Parallism_Ready = 1.026971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074310 

BW Util details:
bwutil = 0.018166 
total_CMD = 52847 
util_bw = 960 
Wasted_Col = 1080 
Wasted_Row = 509 
Idle = 50298 

BW Util Bottlenecks: 
RCDc_limit = 791 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 367 
rwq = 0 
CCDLc_limit_alone = 367 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52847 
n_nop = 52238 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 480 
Row_Bus_Util =  0.002460 
CoL_Bus_Util = 0.009083 
Either_Row_CoL_Bus_Util = 0.011524 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001642 
queue_avg = 0.111700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.1117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52847 n_nop=52278 n_act=65 n_pre=49 n_ref_event=4565658604079112714 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01726
n_activity=3081 dram_eff=0.296
bk0: 36a 52705i bk1: 40a 52674i bk2: 24a 52750i bk3: 36a 52702i bk4: 12a 52769i bk5: 44a 52571i bk6: 40a 52644i bk7: 52a 52566i bk8: 12a 52765i bk9: 28a 52701i bk10: 8a 52783i bk11: 8a 52796i bk12: 28a 52706i bk13: 48a 52582i bk14: 24a 52737i bk15: 16a 52772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262401
Bank_Level_Parallism_Col = 1.225015
Bank_Level_Parallism_Ready = 1.076253
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202274 

BW Util details:
bwutil = 0.017257 
total_CMD = 52847 
util_bw = 912 
Wasted_Col = 885 
Wasted_Row = 430 
Idle = 50620 

BW Util Bottlenecks: 
RCDc_limit = 663 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52847 
n_nop = 52278 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 4565658604079112714 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.002157 
CoL_Bus_Util = 0.008629 
Either_Row_CoL_Bus_Util = 0.010767 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001757 
queue_avg = 0.116998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.116998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52847 n_nop=52355 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01468
n_activity=3128 dram_eff=0.2481
bk0: 32a 52697i bk1: 36a 52638i bk2: 44a 52668i bk3: 44a 52614i bk4: 20a 52745i bk5: 24a 52713i bk6: 20a 52796i bk7: 12a 52761i bk8: 16a 52754i bk9: 20a 52725i bk10: 20a 52731i bk11: 20a 52750i bk12: 12a 52783i bk13: 32a 52715i bk14: 16a 52792i bk15: 20a 52765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868557
Row_Buffer_Locality_read = 0.868557
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112270
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.012854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014684 
total_CMD = 52847 
util_bw = 776 
Wasted_Col = 891 
Wasted_Row = 438 
Idle = 50742 

BW Util Bottlenecks: 
RCDc_limit = 656 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 288 
rwq = 0 
CCDLc_limit_alone = 288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52847 
n_nop = 52355 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001968 
CoL_Bus_Util = 0.007342 
Either_Row_CoL_Bus_Util = 0.009310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0834863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3346, Miss = 250, Miss_rate = 0.075, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 2857, Miss = 168, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2981, Miss = 232, Miss_rate = 0.078, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 2739, Miss = 208, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2987, Miss = 244, Miss_rate = 0.082, Pending_hits = 24, Reservation_fails = 202
L2_cache_bank[5]: Access = 2841, Miss = 220, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2817, Miss = 224, Miss_rate = 0.080, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2837, Miss = 257, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2773, Miss = 184, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2781, Miss = 273, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2627, Miss = 180, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2777, Miss = 210, Miss_rate = 0.076, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 34363
L2_total_cache_misses = 2650
L2_total_cache_miss_rate = 0.0771
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25328
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6021
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27948
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=34363
icnt_total_pkts_simt_to_mem=13117
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.24834
	minimum = 5
	maximum = 17
Network latency average = 5.24834
	minimum = 5
	maximum = 17
Slowest packet = 26493
Flit latency average = 5.24834
	minimum = 5
	maximum = 17
Slowest flit = 26493
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0631789
	minimum = 0.0239956 (at node 2)
	maximum = 0.104142 (at node 16)
Accepted packet rate average = 0.0631789
	minimum = 0.0403845 (at node 25)
	maximum = 0.101584 (at node 11)
Injected flit rate average = 0.0631789
	minimum = 0.0239956 (at node 2)
	maximum = 0.104142 (at node 16)
Accepted flit rate average= 0.0631789
	minimum = 0.0403845 (at node 25)
	maximum = 0.101584 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.44249 (7 samples)
	minimum = 5 (7 samples)
	maximum = 17.2857 (7 samples)
Network latency average = 5.44249 (7 samples)
	minimum = 5 (7 samples)
	maximum = 17.2857 (7 samples)
Flit latency average = 5.44249 (7 samples)
	minimum = 5 (7 samples)
	maximum = 17.2857 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.044412 (7 samples)
	minimum = 0.0162476 (7 samples)
	maximum = 0.10558 (7 samples)
Accepted packet rate average = 0.044412 (7 samples)
	minimum = 0.0229596 (7 samples)
	maximum = 0.0791982 (7 samples)
Injected flit rate average = 0.044412 (7 samples)
	minimum = 0.0162476 (7 samples)
	maximum = 0.10558 (7 samples)
Accepted flit rate average = 0.044412 (7 samples)
	minimum = 0.0229596 (7 samples)
	maximum = 0.0791982 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 761857 (inst/sec)
gpgpu_simulation_rate = 3639 (cycle/sec)
gpgpu_silicon_slowdown = 192360x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2522
gpu_sim_insn = 1132352
gpu_ipc =     448.9897
gpu_tot_sim_cycle = 42561
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     223.5095
gpu_tot_issued_cta = 1024
gpu_occupancy = 69.8961% 
gpu_tot_occupancy = 42.1141% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.0967
partiton_level_parallism_total  =       0.4324
partiton_level_parallism_util =       2.7642
partiton_level_parallism_util_total  =       1.5422
L2_BW  =      60.6097 GB/Sec
L2_BW_total  =      21.6769 GB/Sec
gpu_total_sim_rate=792732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 2552, Miss = 1118, Miss_rate = 0.438, Pending_hits = 745, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2513, Miss = 1099, Miss_rate = 0.437, Pending_hits = 852, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2332, Miss = 1021, Miss_rate = 0.438, Pending_hits = 781, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2830, Miss = 1259, Miss_rate = 0.445, Pending_hits = 817, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2663, Miss = 1175, Miss_rate = 0.441, Pending_hits = 806, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2791, Miss = 1239, Miss_rate = 0.444, Pending_hits = 793, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2613, Miss = 1157, Miss_rate = 0.443, Pending_hits = 805, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2571, Miss = 1109, Miss_rate = 0.431, Pending_hits = 864, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2606, Miss = 1117, Miss_rate = 0.429, Pending_hits = 840, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2456, Miss = 1077, Miss_rate = 0.439, Pending_hits = 829, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2221, Miss = 939, Miss_rate = 0.423, Pending_hits = 804, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3058, Miss = 1346, Miss_rate = 0.440, Pending_hits = 878, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2534, Miss = 1132, Miss_rate = 0.447, Pending_hits = 805, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3018, Miss = 1312, Miss_rate = 0.435, Pending_hits = 850, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2608, Miss = 1152, Miss_rate = 0.442, Pending_hits = 832, Reservation_fails = 0
	L1D_total_cache_accesses = 39366
	L1D_total_cache_misses = 17252
	L1D_total_cache_miss_rate = 0.4382
	L1D_total_cache_pending_hits = 12301
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0049
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7499
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97824
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9753
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 204941
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
565, 389, 555, 378, 544, 378, 378, 566, 378, 378, 618, 378, 367, 378, 378, 389, 665, 447, 458, 604, 458, 562, 458, 582, 447, 717, 646, 748, 458, 551, 447, 603, 497, 454, 716, 465, 404, 549, 415, 549, 393, 415, 497, 591, 393, 393, 393, 580, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 4102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7499
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 713
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52598	W0_Idle:134982	W0_Scoreboard:423084	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:190256	WS1:191146	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59992 {8:7499,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1199840 {40:29996,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 418 
max_icnt2mem_latency = 258 
maxmrqlatency = 43 
max_icnt2sh_latency = 39 
averagemflatency = 154 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:867 	365 	69 	345 	989 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38542 	2285 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	16745 	855 	698 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	34050 	5671 	914 	192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         8         8         8         0        12         8         8         4         4         8        12        16         8         8 
dram[1]:        16        20        16         8        16        12         4         8         8         8         0         4         4         8         4         8 
dram[2]:         8        12        12         8        12         8         8        16        16        20        12         8        16         0        16         8 
dram[3]:         4        16         4        12        16        12         0        12         8        12        20        16        16        12         4         4 
dram[4]:         8        16        12        20         4        12        20        12         4        12         4         4         8        16         8         8 
dram[5]:         8         8        12         8         8         8         0         4         8         8         8         4         4        12        12         4 
maximum service time to same row:
dram[0]:      3230      4125      3446      7222      8475         0      3321      3601      6203      3772      8482      2556      2530      3556      3882      5829 
dram[1]:      3361      7241      5526      7941      3484      9503      3681      3397      3831      3523         0      5407      3804      3253      3882      4303 
dram[2]:      5479      2844      5912      8553      7753      5803      3666      3308      3868      5129      3289      2932      3584         0      4126      4742 
dram[3]:      6340      3976      7089      4228      3110      5500      7319      4068      3953      2086      2625      2756      3243      3624      4074      4699 
dram[4]:      3431      2904      8390      5295      3199      3368      3878      2934      6496      6378      4603      1109      4105      4234      4426      5264 
dram[5]:      2937      5016      4328      2946      8033      4881         0      1113      6083      4341      4430      2064      3785      3278      3930      4018 
average row accesses per activate:
dram[0]:  5.555555  8.000000  6.000000  5.666667  5.333333       inf  7.200000  6.000000  5.600000  5.000000  8.000000  6.666667  6.400000  9.333333  9.333333 20.000000 
dram[1]:  8.800000 20.000000  6.400000 10.000000  9.333333 16.000000  4.000000  4.800000  6.400000  6.666667       inf 10.000000  6.000000  5.333333  8.000000  8.000000 
dram[2]:  9.000000  8.000000  9.000000  9.333333 10.000000  5.600000 12.000000  7.000000  8.000000 24.000000  7.000000  6.666667  6.400000       inf  6.285714  4.800000 
dram[3]: 10.000000 14.666667  4.000000  9.333333  6.285714  7.200000  4.000000  6.400000  5.000000 10.000000  8.800000 12.000000  5.714286  8.000000  4.000000  4.000000 
dram[4]:  9.000000 10.000000  8.000000 12.000000  6.000000  6.285714 10.000000  8.666667  6.000000  9.333333  4.000000  4.000000  7.000000  6.857143 12.000000  8.000000 
dram[5]:  8.000000  6.000000 11.000000  7.333333 10.000000  6.000000       inf  6.000000  5.333333  6.666667  6.666667  6.666667  6.000000  8.000000  8.000000  6.666667 
average row locality = 2647/354 = 7.477401
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        275       269       269       268       336       293       388       359       418       352       400       341       268       270       268       268
dram[1]:        282       270       273       271       348       325       267       271       343       348       337       326       273       272       267       267
dram[2]:        271       270       272       277       334       298       285       346       343       388       350       358       273       258       276       280
dram[3]:        269       272       267       269       356       271       259       274       349       344       339       339       275       274       269       270
dram[4]:        268       273       281       275       323       335       381       332       364       368       336       334       277       273       274       269
dram[5]:        269       268       271       270       340       321       260       267       360       368       294       352       268       275       268       271
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56175 n_nop=55633 n_act=71 n_pre=55 n_ref_event=93957419232848 n_req=419 n_rd=418 n_rd_L2_A=0 n_write=0 n_wr_bk=1 bw_util=0.01492
n_activity=3541 dram_eff=0.2367
bk0: 50a 55896i bk1: 24a 56055i bk2: 36a 55954i bk3: 16a 56095i bk4: 32a 55961i bk5: 4a 56151i bk6: 36a 55972i bk7: 36a 55949i bk8: 28a 55998i bk9: 20a 56045i bk10: 8a 56117i bk11: 20a 56075i bk12: 32a 56011i bk13: 28a 56071i bk14: 28a 56077i bk15: 20a 56119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.849642
Row_Buffer_Locality_read = 0.851675
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.101652
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.009501
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.014918 
total_CMD = 56175 
util_bw = 838 
Wasted_Col = 1045 
Wasted_Row = 564 
Idle = 53728 

BW Util Bottlenecks: 
RCDc_limit = 780 
RCDWRc_limit = 7 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 299 
rwq = 0 
CCDLc_limit_alone = 299 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56175 
n_nop = 55633 
Read = 418 
Write = 0 
L2_Alloc = 0 
L2_WB = 1 
n_act = 71 
n_pre = 55 
n_ref = 93957419232848 
n_req = 419 
total_req = 419 

Dual Bus Interface Util: 
issued_total_row = 126 
issued_total_col = 419 
Row_Bus_Util =  0.002243 
CoL_Bus_Util = 0.007459 
Either_Row_CoL_Bus_Util = 0.009648 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.005535 
queue_avg = 0.095897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0958968
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56175 n_nop=55629 n_act=61 n_pre=45 n_ref_event=0 n_req=440 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01567
n_activity=3431 dram_eff=0.2565
bk0: 44a 55973i bk1: 40a 56032i bk2: 32a 56000i bk3: 40a 56028i bk4: 56a 55921i bk5: 16a 56110i bk6: 12a 56094i bk7: 24a 56027i bk8: 32a 56012i bk9: 20a 56076i bk10: 16a 56133i bk11: 20a 56087i bk12: 24a 56026i bk13: 32a 55992i bk14: 16a 56111i bk15: 16a 56111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115016
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.015665 
total_CMD = 56175 
util_bw = 880 
Wasted_Col = 945 
Wasted_Row = 466 
Idle = 53884 

BW Util Bottlenecks: 
RCDc_limit = 681 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56175 
n_nop = 55629 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 61 
n_pre = 45 
n_ref = 0 
n_req = 440 
total_req = 440 

Dual Bus Interface Util: 
issued_total_row = 106 
issued_total_col = 440 
Row_Bus_Util =  0.001887 
CoL_Bus_Util = 0.007833 
Either_Row_CoL_Bus_Util = 0.009720 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0852514
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56175 n_nop=55597 n_act=65 n_pre=49 n_ref_event=0 n_req=464 n_rd=464 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01652
n_activity=3551 dram_eff=0.2613
bk0: 36a 56039i bk1: 32a 56014i bk2: 36a 56027i bk3: 28a 56039i bk4: 20a 56103i bk5: 28a 56006i bk6: 24a 56048i bk7: 56a 55897i bk8: 24a 56062i bk9: 24a 56095i bk10: 28a 56028i bk11: 20a 56078i bk12: 32a 56012i bk13: 8a 56154i bk14: 44a 55952i bk15: 24a 56029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870690
Row_Buffer_Locality_read = 0.870690
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104641
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.023656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016520 
total_CMD = 56175 
util_bw = 928 
Wasted_Col = 1026 
Wasted_Row = 510 
Idle = 53711 

BW Util Bottlenecks: 
RCDc_limit = 721 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 335 
rwq = 0 
CCDLc_limit_alone = 335 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56175 
n_nop = 55597 
Read = 464 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 0 
n_req = 464 
total_req = 464 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 464 
Row_Bus_Util =  0.002029 
CoL_Bus_Util = 0.008260 
Either_Row_CoL_Bus_Util = 0.010289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.101664
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56175 n_nop=55566 n_act=73 n_pre=57 n_ref_event=0 n_req=480 n_rd=480 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01709
n_activity=3655 dram_eff=0.2627
bk0: 20a 56069i bk1: 44a 56011i bk2: 8a 56119i bk3: 28a 56052i bk4: 44a 55958i bk5: 36a 56004i bk6: 4a 56157i bk7: 32a 56017i bk8: 40a 55923i bk9: 20a 56103i bk10: 44a 55991i bk11: 48a 55966i bk12: 40a 55939i bk13: 32a 55997i bk14: 24a 55990i bk15: 16a 56054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858333
Row_Buffer_Locality_read = 0.858333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.157062
Bank_Level_Parallism_Col = 1.101911
Bank_Level_Parallism_Ready = 1.026971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074310 

BW Util details:
bwutil = 0.017089 
total_CMD = 56175 
util_bw = 960 
Wasted_Col = 1080 
Wasted_Row = 509 
Idle = 53626 

BW Util Bottlenecks: 
RCDc_limit = 791 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 367 
rwq = 0 
CCDLc_limit_alone = 367 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56175 
n_nop = 55566 
Read = 480 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 73 
n_pre = 57 
n_ref = 0 
n_req = 480 
total_req = 480 

Dual Bus Interface Util: 
issued_total_row = 130 
issued_total_col = 480 
Row_Bus_Util =  0.002314 
CoL_Bus_Util = 0.008545 
Either_Row_CoL_Bus_Util = 0.010841 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001642 
queue_avg = 0.105082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.105082
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56175 n_nop=55606 n_act=65 n_pre=49 n_ref_event=4565658604079112714 n_req=456 n_rd=456 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01623
n_activity=3081 dram_eff=0.296
bk0: 36a 56033i bk1: 40a 56002i bk2: 24a 56078i bk3: 36a 56030i bk4: 12a 56097i bk5: 44a 55899i bk6: 40a 55972i bk7: 52a 55894i bk8: 12a 56093i bk9: 28a 56029i bk10: 8a 56111i bk11: 8a 56124i bk12: 28a 56034i bk13: 48a 55910i bk14: 24a 56065i bk15: 16a 56100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.262401
Bank_Level_Parallism_Col = 1.225015
Bank_Level_Parallism_Ready = 1.076253
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.202274 

BW Util details:
bwutil = 0.016235 
total_CMD = 56175 
util_bw = 912 
Wasted_Col = 885 
Wasted_Row = 430 
Idle = 53948 

BW Util Bottlenecks: 
RCDc_limit = 663 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56175 
n_nop = 55606 
Read = 456 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 65 
n_pre = 49 
n_ref = 4565658604079112714 
n_req = 456 
total_req = 456 

Dual Bus Interface Util: 
issued_total_row = 114 
issued_total_col = 456 
Row_Bus_Util =  0.002029 
CoL_Bus_Util = 0.008117 
Either_Row_CoL_Bus_Util = 0.010129 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001757 
queue_avg = 0.110067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.110067
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=56175 n_nop=55683 n_act=60 n_pre=44 n_ref_event=0 n_req=388 n_rd=388 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01381
n_activity=3128 dram_eff=0.2481
bk0: 32a 56025i bk1: 36a 55966i bk2: 44a 55996i bk3: 44a 55942i bk4: 20a 56073i bk5: 24a 56041i bk6: 20a 56124i bk7: 12a 56089i bk8: 16a 56082i bk9: 20a 56053i bk10: 20a 56059i bk11: 20a 56078i bk12: 12a 56111i bk13: 32a 56043i bk14: 16a 56120i bk15: 20a 56093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868557
Row_Buffer_Locality_read = 0.868557
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112270
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.012854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.013814 
total_CMD = 56175 
util_bw = 776 
Wasted_Col = 891 
Wasted_Row = 438 
Idle = 54070 

BW Util Bottlenecks: 
RCDc_limit = 656 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 288 
rwq = 0 
CCDLc_limit_alone = 288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56175 
n_nop = 55683 
Read = 388 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 60 
n_pre = 44 
n_ref = 0 
n_req = 388 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 388 
Row_Bus_Util =  0.001851 
CoL_Bus_Util = 0.006907 
Either_Row_CoL_Bus_Util = 0.008758 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.078540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0785403

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5001, Miss = 250, Miss_rate = 0.050, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 3343, Miss = 172, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3458, Miss = 232, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 3197, Miss = 208, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3481, Miss = 244, Miss_rate = 0.070, Pending_hits = 24, Reservation_fails = 202
L2_cache_bank[5]: Access = 3294, Miss = 220, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3283, Miss = 224, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3306, Miss = 257, Miss_rate = 0.078, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3226, Miss = 184, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3267, Miss = 273, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3096, Miss = 180, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3235, Miss = 210, Miss_rate = 0.065, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 41187
L2_total_cache_misses = 2654
L2_total_cache_miss_rate = 0.0644
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1965
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10793
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29996
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=41187
icnt_total_pkts_simt_to_mem=18405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.2943
	minimum = 5
	maximum = 220
Network latency average = 18.2943
	minimum = 5
	maximum = 220
Slowest packet = 49786
Flit latency average = 18.2943
	minimum = 5
	maximum = 220
Slowest flit = 49786
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.177872
	minimum = 0.118953 (at node 0)
	maximum = 0.656225 (at node 15)
Accepted packet rate average = 0.177872
	minimum = 0.129659 (at node 20)
	maximum = 0.603886 (at node 15)
Injected flit rate average = 0.177872
	minimum = 0.118953 (at node 0)
	maximum = 0.656225 (at node 15)
Accepted flit rate average= 0.177872
	minimum = 0.129659 (at node 20)
	maximum = 0.603886 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.04897 (8 samples)
	minimum = 5 (8 samples)
	maximum = 42.625 (8 samples)
Network latency average = 7.04897 (8 samples)
	minimum = 5 (8 samples)
	maximum = 42.625 (8 samples)
Flit latency average = 7.04897 (8 samples)
	minimum = 5 (8 samples)
	maximum = 42.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0610945 (8 samples)
	minimum = 0.0290858 (8 samples)
	maximum = 0.174411 (8 samples)
Accepted packet rate average = 0.0610945 (8 samples)
	minimum = 0.036297 (8 samples)
	maximum = 0.144784 (8 samples)
Injected flit rate average = 0.0610945 (8 samples)
	minimum = 0.0290858 (8 samples)
	maximum = 0.174411 (8 samples)
Accepted flit rate average = 0.0610945 (8 samples)
	minimum = 0.036297 (8 samples)
	maximum = 0.144784 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 792732 (inst/sec)
gpgpu_simulation_rate = 3546 (cycle/sec)
gpgpu_silicon_slowdown = 197405x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 27071
gpu_sim_insn = 1510919
gpu_ipc =      55.8132
gpu_tot_sim_cycle = 69632
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     158.3138
gpu_tot_issued_cta = 1152
gpu_occupancy = 42.7694% 
gpu_tot_occupancy = 42.3921% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4622
partiton_level_parallism =       1.7688
partiton_level_parallism_total  =       0.9520
partiton_level_parallism_util =       2.2891
partiton_level_parallism_util_total  =       2.0178
L2_BW  =     102.6423 GB/Sec
L2_BW_total  =      53.1540 GB/Sec
gpu_total_sim_rate=580195

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 8138, Miss = 4532, Miss_rate = 0.557, Pending_hits = 1095, Reservation_fails = 396
	L1D_cache_core[1]: Access = 7602, Miss = 4087, Miss_rate = 0.538, Pending_hits = 1146, Reservation_fails = 113
	L1D_cache_core[2]: Access = 7737, Miss = 4385, Miss_rate = 0.567, Pending_hits = 1141, Reservation_fails = 638
	L1D_cache_core[3]: Access = 7578, Miss = 3997, Miss_rate = 0.527, Pending_hits = 1095, Reservation_fails = 306
	L1D_cache_core[4]: Access = 7595, Miss = 3985, Miss_rate = 0.525, Pending_hits = 1063, Reservation_fails = 155
	L1D_cache_core[5]: Access = 8475, Miss = 4820, Miss_rate = 0.569, Pending_hits = 1197, Reservation_fails = 374
	L1D_cache_core[6]: Access = 7556, Miss = 4221, Miss_rate = 0.559, Pending_hits = 1152, Reservation_fails = 535
	L1D_cache_core[7]: Access = 8177, Miss = 4471, Miss_rate = 0.547, Pending_hits = 1195, Reservation_fails = 464
	L1D_cache_core[8]: Access = 8580, Miss = 4814, Miss_rate = 0.561, Pending_hits = 1217, Reservation_fails = 564
	L1D_cache_core[9]: Access = 7696, Miss = 4199, Miss_rate = 0.546, Pending_hits = 1100, Reservation_fails = 262
	L1D_cache_core[10]: Access = 7420, Miss = 4047, Miss_rate = 0.545, Pending_hits = 1113, Reservation_fails = 402
	L1D_cache_core[11]: Access = 8379, Miss = 4443, Miss_rate = 0.530, Pending_hits = 1191, Reservation_fails = 227
	L1D_cache_core[12]: Access = 7366, Miss = 3865, Miss_rate = 0.525, Pending_hits = 1055, Reservation_fails = 118
	L1D_cache_core[13]: Access = 7511, Miss = 4145, Miss_rate = 0.552, Pending_hits = 1148, Reservation_fails = 391
	L1D_cache_core[14]: Access = 8090, Miss = 4527, Miss_rate = 0.560, Pending_hits = 1175, Reservation_fails = 98
	L1D_total_cache_accesses = 117900
	L1D_total_cache_misses = 64538
	L1D_total_cache_miss_rate = 0.5474
	L1D_total_cache_pending_hits = 17083
	L1D_total_cache_reservation_fails = 5043
	L1D_cache_data_port_util = 0.042
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0043
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31651
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 333901
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5043
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
739, 1011, 1053, 813, 1166, 584, 584, 824, 438, 615, 844, 864, 852, 573, 1063, 666, 1287, 507, 622, 1363, 903, 976, 850, 735, 642, 1120, 883, 1183, 590, 808, 663, 964, 931, 981, 1130, 909, 797, 828, 694, 1005, 807, 568, 984, 807, 743, 525, 453, 1025, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 18263
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32887
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 149
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62997	W0_Idle:158442	W0_Scoreboard:873867	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:311430	WS1:315914	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263096 {8:32887,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5261920 {40:131548,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1100 
max_icnt2mem_latency = 258 
maxmrqlatency = 805 
max_icnt2sh_latency = 181 
averagemflatency = 179 
avg_icnt2mem_latency = 18 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 28 
mrq_lat_table:5109 	2297 	1140 	1204 	4178 	1498 	1111 	328 	88 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	143589 	20991 	281 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	63938 	1467 	775 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	54642 	34826 	27679 	25022 	20213 	2491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	138 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        44        32        40        32        56        24        28        32        28        44        36        32        40        24        28 
dram[1]:        36        48        41        60        24        40        20        24        52        48        52        60        36        44        44        20 
dram[2]:        36        40        48        44        60        52        24        22        20        40        40        40        32        48        36        28 
dram[3]:        36        44        52        68        40        32        36        24        52        40        32        32        32        32        28        28 
dram[4]:        60        40        52        44        32        36        28        24        44        44        32        68        56        40        24        20 
dram[5]:        36        48        52        32        48        36        36        44        44        64        40        24        28        40        32        24 
maximum service time to same row:
dram[0]:      7648      7714      7976      7926      8475      5234      7020      5387      6203      6153      8482      6576      7351      7215      7527      6808 
dram[1]:      7749      7241      7544      7941      4714      9503      5915      5074      6762      6765      6744      7176      7024      3760      7313      7316 
dram[2]:      7102      7482      5912      8553      7753      5803      3666      5821      6511      6347      4303      7620      6692      7034      4777      5450 
dram[3]:      7770      7700      7089      7553      7613      5500      7319      4068      6496      6686      7562      6742      6842      7162      4866      7438 
dram[4]:      7772      7759      8390      7975      8013      5471      4696      6723      6769      6765      7678      4534      6266      5407      7328      7614 
dram[5]:      4590      7657      4661      3637      8033      4881      4238      5741      6527      5329      7594      6531      6821      6950      6487      7351 
average row accesses per activate:
dram[0]: 12.833333 16.363636 10.333333 12.684211  9.062500 11.842105  8.428572  6.558824 13.818182 14.181818 17.000000 14.800000 12.333333 11.083333  9.384615 11.062500 
dram[1]: 12.266666 14.000000 10.200000 14.294118  6.920000  8.346154  5.171429  6.965517 15.200000 17.000000 20.571428 19.125000 11.076923 11.333333 11.416667  8.062500 
dram[2]: 10.588235 12.294118 14.400000 12.842105  9.800000  8.923077  7.777778  7.846154  9.444445 20.000000 11.153846 19.500000 11.538462 23.500000 10.764706  7.904762 
dram[3]: 12.000000 15.538462 12.733334 14.812500  8.000000  7.818182  8.520000  6.324324 10.357142 17.142857 16.000000 12.727273  9.000000 11.058824  6.769231 11.272727 
dram[4]: 16.714285 16.799999  9.909091 14.428572  9.176471  6.629630  8.925926  6.411765 16.444445 18.500000 17.714285 15.700000 14.181818  9.300000  8.526316  7.631579 
dram[5]: 11.157895 17.666666 11.809524 12.529411  8.318182  5.827586  7.000000  7.037037 19.000000 15.727273 21.000000 12.083333 10.000000 10.846154  9.421053  7.263158 
average row locality = 17008/1618 = 10.511743
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         2         0         2         4         4         9        13        22         0         0         0         0         0         0         2         3 
dram[1]:         0         3         8         1         7        14        17        18         0         0         0         2         0         0         4         3 
dram[2]:         3         5         2         1         6        10        17        17         2         0         2         0         3         0         3         4 
dram[3]:         2         1         2         3         7        11        17        22         0         0         0         0         3         0         4         0 
dram[4]:         2         0         0         2         6        12        23        17         0         0         0         2         0         0         4         4 
dram[5]:         1         0         4         4         8        11        18        16         0         2         0         0         0         0         1         5 
total dram writes = 427
min_bank_accesses = 0!
chip skew: 77/61 = 1.26
average mf latency per bank:
dram[0]:     106464    none       76301     63781     43460     32092     21586     15975    none      none      none      none      none      none       64939     79013
dram[1]:     none       60696     29977    227611     29987     17069     17172     15450    none      none      none      281604    none      none       34691     49691
dram[2]:      58534     36762     96263    224730     38985     27891     16964     16655    147579    none      245641    none      166091    none       53545     41102
dram[3]:      81512    201144     90226     75374     27916     23838     17471     13458    none      none      none      none      151203    none       38879    none  
dram[4]:      99131    none      none      108484     33960     19075     12644     16645    none      none      none      272871    none      none       37897     43514
dram[5]:     211657    none       53745     46365     28055     19640     17122     17534    none      161443    none      none      none      none      186162     33993
maximum mf latency per bank:
dram[0]:        364       475       384       460       429       535       458      1100       582       568       537       604       415       531       391       503
dram[1]:        399       404       446       389       430       421       414       427       364       402       354       381       341       377       403       406
dram[2]:        445       511       528       705       409       543       633       637       442       443       436       530       422       457       444       534
dram[3]:        520       426       615       798       514       481       554       688       497       434       477       470       408       478       439       391
dram[4]:        393       375       416       416       365       414       381       362       381       407       379       447       351       842       402       427
dram[5]:        486       425       533       386       486       677       484       418       523       464       527       445       364       864       439       454
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91908 n_nop=88667 n_act=254 n_pre=238 n_ref_event=93957419232848 n_req=2749 n_rd=2686 n_rd_L2_A=0 n_write=0 n_wr_bk=92 bw_util=0.06045
n_activity=13665 dram_eff=0.4066
bk0: 230a 90850i bk1: 180a 91073i bk2: 152a 91007i bk3: 236a 90709i bk4: 140a 90951i bk5: 216a 89938i bk6: 168a 90616i bk7: 200a 88849i bk8: 152a 91040i bk9: 156a 90981i bk10: 136a 91108i bk11: 148a 91119i bk12: 148a 91215i bk13: 132a 91184i bk14: 120a 91375i bk15: 172a 90636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910513
Row_Buffer_Locality_read = 0.924423
Row_Buffer_Locality_write = 0.317460
Bank_Level_Parallism = 1.992654
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.483363
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060452 
total_CMD = 91908 
util_bw = 5556 
Wasted_Col = 3506 
Wasted_Row = 1464 
Idle = 81382 

BW Util Bottlenecks: 
RCDc_limit = 1817 
RCDWRc_limit = 193 
WTRc_limit = 247 
RTWc_limit = 792 
CCDLc_limit = 1532 
rwq = 0 
CCDLc_limit_alone = 1400 
WTRc_limit_alone = 239 
RTWc_limit_alone = 668 

Commands details: 
total_CMD = 91908 
n_nop = 88667 
Read = 2686 
Write = 0 
L2_Alloc = 0 
L2_WB = 92 
n_act = 254 
n_pre = 238 
n_ref = 93957419232848 
n_req = 2749 
total_req = 2778 

Dual Bus Interface Util: 
issued_total_row = 492 
issued_total_col = 2778 
Row_Bus_Util =  0.005353 
CoL_Bus_Util = 0.030226 
Either_Row_CoL_Bus_Util = 0.035264 
Issued_on_Two_Bus_Simul_Util = 0.000316 
issued_two_Eff = 0.008948 
queue_avg = 1.059853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05985
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91908 n_nop=88511 n_act=282 n_pre=266 n_ref_event=0 n_req=2830 n_rd=2744 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.06232
n_activity=14939 dram_eff=0.3834
bk0: 184a 90979i bk1: 204a 90763i bk2: 248a 90497i bk3: 240a 90610i bk4: 164a 90476i bk5: 204a 89894i bk6: 164a 89970i bk7: 184a 89875i bk8: 152a 91146i bk9: 136a 91140i bk10: 144a 91263i bk11: 152a 91210i bk12: 144a 91165i bk13: 168a 90916i bk14: 132a 91121i bk15: 124a 90837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902474
Row_Buffer_Locality_read = 0.922012
Row_Buffer_Locality_write = 0.279070
Bank_Level_Parallism = 1.913696
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.472879
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062323 
total_CMD = 91908 
util_bw = 5728 
Wasted_Col = 3997 
Wasted_Row = 1671 
Idle = 80512 

BW Util Bottlenecks: 
RCDc_limit = 1924 
RCDWRc_limit = 280 
WTRc_limit = 233 
RTWc_limit = 1289 
CCDLc_limit = 1655 
rwq = 0 
CCDLc_limit_alone = 1440 
WTRc_limit_alone = 227 
RTWc_limit_alone = 1080 

Commands details: 
total_CMD = 91908 
n_nop = 88511 
Read = 2744 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 282 
n_pre = 266 
n_ref = 0 
n_req = 2830 
total_req = 2864 

Dual Bus Interface Util: 
issued_total_row = 548 
issued_total_col = 2864 
Row_Bus_Util =  0.005962 
CoL_Bus_Util = 0.031162 
Either_Row_CoL_Bus_Util = 0.036961 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.004416 
queue_avg = 0.744679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.744679
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91908 n_nop=88518 n_act=266 n_pre=250 n_ref_event=0 n_req=2857 n_rd=2768 n_rd_L2_A=0 n_write=0 n_wr_bk=126 bw_util=0.06298
n_activity=14089 dram_eff=0.4108
bk0: 176a 90966i bk1: 204a 90793i bk2: 212a 90657i bk3: 240a 90219i bk4: 188a 90592i bk5: 220a 89963i bk6: 192a 89645i bk7: 184a 89574i bk8: 84a 91078i bk9: 140a 90987i bk10: 144a 90881i bk11: 156a 90809i bk12: 148a 91048i bk13: 140a 91250i bk14: 180a 90579i bk15: 160a 90458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908645
Row_Buffer_Locality_read = 0.926301
Row_Buffer_Locality_write = 0.359551
Bank_Level_Parallism = 2.210260
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.737440
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062976 
total_CMD = 91908 
util_bw = 5788 
Wasted_Col = 3657 
Wasted_Row = 1524 
Idle = 80939 

BW Util Bottlenecks: 
RCDc_limit = 1783 
RCDWRc_limit = 229 
WTRc_limit = 182 
RTWc_limit = 1066 
CCDLc_limit = 1492 
rwq = 0 
CCDLc_limit_alone = 1330 
WTRc_limit_alone = 172 
RTWc_limit_alone = 914 

Commands details: 
total_CMD = 91908 
n_nop = 88518 
Read = 2768 
Write = 0 
L2_Alloc = 0 
L2_WB = 126 
n_act = 266 
n_pre = 250 
n_ref = 0 
n_req = 2857 
total_req = 2894 

Dual Bus Interface Util: 
issued_total_row = 516 
issued_total_col = 2894 
Row_Bus_Util =  0.005614 
CoL_Bus_Util = 0.031488 
Either_Row_CoL_Bus_Util = 0.036885 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.005900 
queue_avg = 1.120131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12013
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91908 n_nop=88421 n_act=294 n_pre=278 n_ref_event=0 n_req=2890 n_rd=2804 n_rd_L2_A=0 n_write=0 n_wr_bk=125 bw_util=0.06374
n_activity=15233 dram_eff=0.3846
bk0: 152a 90789i bk1: 200a 90904i bk2: 188a 90594i bk3: 232a 90120i bk4: 176a 90415i bk5: 244a 90019i bk6: 196a 90109i bk7: 212a 89292i bk8: 144a 91045i bk9: 120a 91122i bk10: 160a 91020i bk11: 140a 91250i bk12: 160a 90836i bk13: 188a 91018i bk14: 168a 90504i bk15: 124a 91210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.917261
Row_Buffer_Locality_write = 0.337209
Bank_Level_Parallism = 2.004656
Bank_Level_Parallism_Col = 1.993824
Bank_Level_Parallism_Ready = 1.584182
write_to_read_ratio_blp_rw_average = 0.168833
GrpLevelPara = 1.519753 

BW Util details:
bwutil = 0.063738 
total_CMD = 91908 
util_bw = 5858 
Wasted_Col = 4113 
Wasted_Row = 1745 
Idle = 80192 

BW Util Bottlenecks: 
RCDc_limit = 2091 
RCDWRc_limit = 275 
WTRc_limit = 245 
RTWc_limit = 1004 
CCDLc_limit = 1738 
rwq = 0 
CCDLc_limit_alone = 1544 
WTRc_limit_alone = 234 
RTWc_limit_alone = 821 

Commands details: 
total_CMD = 91908 
n_nop = 88421 
Read = 2804 
Write = 0 
L2_Alloc = 0 
L2_WB = 125 
n_act = 294 
n_pre = 278 
n_ref = 0 
n_req = 2890 
total_req = 2929 

Dual Bus Interface Util: 
issued_total_row = 572 
issued_total_col = 2929 
Row_Bus_Util =  0.006224 
CoL_Bus_Util = 0.031869 
Either_Row_CoL_Bus_Util = 0.037940 
Issued_on_Two_Bus_Simul_Util = 0.000152 
issued_two_Eff = 0.004015 
queue_avg = 0.937046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.937046
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91908 n_nop=88512 n_act=276 n_pre=260 n_ref_event=4565658604079112714 n_req=2842 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=121 bw_util=0.06269
n_activity=14539 dram_eff=0.3963
bk0: 232a 90873i bk1: 168a 91131i bk2: 212a 90483i bk3: 200a 90865i bk4: 148a 90784i bk5: 168a 90354i bk6: 220a 90278i bk7: 200a 90027i bk8: 148a 91131i bk9: 148a 91159i bk10: 124a 91213i bk11: 156a 90999i bk12: 156a 91238i bk13: 184a 90303i bk14: 156a 90924i bk15: 140a 90983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905700
Row_Buffer_Locality_read = 0.922826
Row_Buffer_Locality_write = 0.329268
Bank_Level_Parallism = 1.871797
Bank_Level_Parallism_Col = 1.860767
Bank_Level_Parallism_Ready = 1.432619
write_to_read_ratio_blp_rw_average = 0.149176
GrpLevelPara = 1.532807 

BW Util details:
bwutil = 0.062693 
total_CMD = 91908 
util_bw = 5762 
Wasted_Col = 3665 
Wasted_Row = 1762 
Idle = 80719 

BW Util Bottlenecks: 
RCDc_limit = 1846 
RCDWRc_limit = 265 
WTRc_limit = 202 
RTWc_limit = 777 
CCDLc_limit = 1628 
rwq = 0 
CCDLc_limit_alone = 1464 
WTRc_limit_alone = 189 
RTWc_limit_alone = 626 

Commands details: 
total_CMD = 91908 
n_nop = 88512 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 121 
n_act = 276 
n_pre = 260 
n_ref = 4565658604079112714 
n_req = 2842 
total_req = 2881 

Dual Bus Interface Util: 
issued_total_row = 536 
issued_total_col = 2881 
Row_Bus_Util =  0.005832 
CoL_Bus_Util = 0.031347 
Either_Row_CoL_Bus_Util = 0.036950 
Issued_on_Two_Bus_Simul_Util = 0.000228 
issued_two_Eff = 0.006184 
queue_avg = 0.742275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.742275
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=91908 n_nop=88491 n_act=287 n_pre=271 n_ref_event=0 n_req=2840 n_rd=2752 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.06258
n_activity=14324 dram_eff=0.4016
bk0: 208a 90657i bk1: 212a 90880i bk2: 240a 90194i bk3: 208a 90831i bk4: 176a 90349i bk5: 156a 89777i bk6: 196a 89850i bk7: 172a 89816i bk8: 152a 90948i bk9: 172a 90823i bk10: 168a 90727i bk11: 144a 90742i bk12: 100a 91248i bk13: 140a 90474i bk14: 176a 90352i bk15: 132a 90676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.902113
Row_Buffer_Locality_read = 0.921512
Row_Buffer_Locality_write = 0.295455
Bank_Level_Parallism = 2.287131
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.765398
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.062584 
total_CMD = 91908 
util_bw = 5752 
Wasted_Col = 3782 
Wasted_Row = 1587 
Idle = 80787 

BW Util Bottlenecks: 
RCDc_limit = 1968 
RCDWRc_limit = 291 
WTRc_limit = 265 
RTWc_limit = 997 
CCDLc_limit = 1573 
rwq = 0 
CCDLc_limit_alone = 1379 
WTRc_limit_alone = 254 
RTWc_limit_alone = 814 

Commands details: 
total_CMD = 91908 
n_nop = 88491 
Read = 2752 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 287 
n_pre = 271 
n_ref = 0 
n_req = 2840 
total_req = 2876 

Dual Bus Interface Util: 
issued_total_row = 558 
issued_total_col = 2876 
Row_Bus_Util =  0.006071 
CoL_Bus_Util = 0.031292 
Either_Row_CoL_Bus_Util = 0.037178 
Issued_on_Two_Bus_Simul_Util = 0.000185 
issued_two_Eff = 0.004975 
queue_avg = 1.101928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14860, Miss = 1321, Miss_rate = 0.089, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 14247, Miss = 1537, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 13924, Miss = 1387, Miss_rate = 0.100, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 13820, Miss = 1545, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 13390, Miss = 1429, Miss_rate = 0.107, Pending_hits = 24, Reservation_fails = 202
L2_cache_bank[5]: Access = 13883, Miss = 1543, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[6]: Access = 13140, Miss = 1493, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 13553, Miss = 1572, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 13801, Miss = 1451, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[9]: Access = 13713, Miss = 1458, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[10]: Access = 13531, Miss = 1490, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13371, Miss = 1428, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 165233
L2_total_cache_misses = 17654
L2_total_cache_miss_rate = 0.1068
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115060
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12418
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 837
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 131548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.177
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=165233
icnt_total_pkts_simt_to_mem=66287
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.8122
	minimum = 5
	maximum = 179
Network latency average = 25.1592
	minimum = 5
	maximum = 168
Slowest packet = 71677
Flit latency average = 25.1592
	minimum = 5
	maximum = 168
Slowest flit = 71789
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.235222
	minimum = 0.102397 (at node 12)
	maximum = 0.402793 (at node 16)
Accepted packet rate average = 0.235222
	minimum = 0.142773 (at node 15)
	maximum = 0.361937 (at node 8)
Injected flit rate average = 0.235222
	minimum = 0.102397 (at node 12)
	maximum = 0.402793 (at node 16)
Accepted flit rate average= 0.235222
	minimum = 0.142773 (at node 15)
	maximum = 0.361937 (at node 8)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.13377 (9 samples)
	minimum = 5 (9 samples)
	maximum = 57.7778 (9 samples)
Network latency average = 9.06121 (9 samples)
	minimum = 5 (9 samples)
	maximum = 56.5556 (9 samples)
Flit latency average = 9.06121 (9 samples)
	minimum = 5 (9 samples)
	maximum = 56.5556 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.080442 (9 samples)
	minimum = 0.0372316 (9 samples)
	maximum = 0.199787 (9 samples)
Accepted packet rate average = 0.080442 (9 samples)
	minimum = 0.0481276 (9 samples)
	maximum = 0.168912 (9 samples)
Injected flit rate average = 0.080442 (9 samples)
	minimum = 0.0372316 (9 samples)
	maximum = 0.199787 (9 samples)
Accepted flit rate average = 0.080442 (9 samples)
	minimum = 0.0481276 (9 samples)
	maximum = 0.168912 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 580195 (inst/sec)
gpgpu_simulation_rate = 3664 (cycle/sec)
gpgpu_silicon_slowdown = 191048x
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 3491
gpu_sim_insn = 1211812
gpu_ipc =     347.1246
gpu_tot_sim_cycle = 73123
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     167.3279
gpu_tot_issued_cta = 1280
gpu_occupancy = 80.9548% 
gpu_tot_occupancy = 44.5007% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 4641
partiton_level_parallism =       2.4726
partiton_level_parallism_total  =       1.0246
partiton_level_parallism_util =       2.9951
partiton_level_parallism_util_total  =       2.0966
L2_BW  =      65.2430 GB/Sec
L2_BW_total  =      53.7311 GB/Sec
gpu_total_sim_rate=611775

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 8846, Miss = 5096, Miss_rate = 0.576, Pending_hits = 1201, Reservation_fails = 404
	L1D_cache_core[1]: Access = 8242, Miss = 4599, Miss_rate = 0.558, Pending_hits = 1240, Reservation_fails = 287
	L1D_cache_core[2]: Access = 8373, Miss = 4893, Miss_rate = 0.584, Pending_hits = 1236, Reservation_fails = 644
	L1D_cache_core[3]: Access = 8298, Miss = 4573, Miss_rate = 0.551, Pending_hits = 1202, Reservation_fails = 339
	L1D_cache_core[4]: Access = 8235, Miss = 4497, Miss_rate = 0.546, Pending_hits = 1157, Reservation_fails = 156
	L1D_cache_core[5]: Access = 9195, Miss = 5396, Miss_rate = 0.587, Pending_hits = 1305, Reservation_fails = 374
	L1D_cache_core[6]: Access = 8272, Miss = 4793, Miss_rate = 0.579, Pending_hits = 1259, Reservation_fails = 641
	L1D_cache_core[7]: Access = 8813, Miss = 4979, Miss_rate = 0.565, Pending_hits = 1288, Reservation_fails = 614
	L1D_cache_core[8]: Access = 9208, Miss = 5314, Miss_rate = 0.577, Pending_hits = 1312, Reservation_fails = 564
	L1D_cache_core[9]: Access = 8492, Miss = 4835, Miss_rate = 0.569, Pending_hits = 1218, Reservation_fails = 262
	L1D_cache_core[10]: Access = 8060, Miss = 4559, Miss_rate = 0.566, Pending_hits = 1207, Reservation_fails = 558
	L1D_cache_core[11]: Access = 9011, Miss = 4947, Miss_rate = 0.549, Pending_hits = 1285, Reservation_fails = 227
	L1D_cache_core[12]: Access = 8082, Miss = 4437, Miss_rate = 0.549, Pending_hits = 1162, Reservation_fails = 191
	L1D_cache_core[13]: Access = 8215, Miss = 4705, Miss_rate = 0.573, Pending_hits = 1254, Reservation_fails = 391
	L1D_cache_core[14]: Access = 8726, Miss = 5035, Miss_rate = 0.577, Pending_hits = 1267, Reservation_fails = 233
	L1D_total_cache_accesses = 128068
	L1D_total_cache_misses = 72658
	L1D_total_cache_miss_rate = 0.5673
	L1D_total_cache_pending_hits = 18593
	L1D_total_cache_reservation_fails = 5885
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0039
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 34676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 122400
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39259
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364531
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5043
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 236
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 606
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
826, 1098, 1140, 900, 1253, 671, 671, 911, 525, 702, 931, 951, 928, 660, 1150, 753, 1374, 594, 709, 1450, 990, 1063, 937, 811, 729, 1207, 970, 1270, 677, 895, 750, 1051, 1018, 1068, 1217, 996, 884, 915, 781, 1092, 894, 655, 1071, 894, 830, 612, 529, 1112, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 18263
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33399
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 149
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14725
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68569	W0_Idle:166768	W0_Scoreboard:900433	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:341027	WS1:345511	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 267192 {8:33399,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5343840 {40:133596,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1100 
max_icnt2mem_latency = 477 
maxmrqlatency = 805 
max_icnt2sh_latency = 181 
averagemflatency = 184 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 28 
mrq_lat_table:5117 	2297 	1140 	1204 	4190 	1498 	1111 	328 	88 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	149585 	24655 	789 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	66893 	3358 	2945 	1618 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60564 	36950 	28513 	25647 	20876 	2491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	142 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        44        32        40        32        56        24        28        32        28        44        36        32        40        24        28 
dram[1]:        36        48        41        60        24        40        20        24        52        48        52        60        36        44        44        20 
dram[2]:        36        40        48        44        60        52        24        22        20        40        40        40        32        48        36        28 
dram[3]:        36        44        52        68        40        32        36        24        52        40        32        32        32        32        28        28 
dram[4]:        60        40        52        44        32        36        28        24        44        44        32        68        56        40        24        20 
dram[5]:        36        48        52        32        48        36        36        44        44        64        40        24        28        40        32        24 
maximum service time to same row:
dram[0]:      7648      7714      7976      7926      8475      5234      7020      5387      6203      6153      8482      6576      7351      7215      7527      6808 
dram[1]:      7749      7241      7544      7941      4714      9503      5915      5074      6762      6765      6744      7176      7024      3760      7313      7316 
dram[2]:      7102      7482      5912      8553      7753      5803      3666      5821      6511      6347      4303      7620      6692      7034      4777      5450 
dram[3]:      7770      7700      7089      7553      7613      5500      7319      4068      6496      6686      7562      6742      6842      7162      4866      7438 
dram[4]:      7772      7759      8390      7975      8013      5471      4696      6723      6769      6765      7678      4534      6266      5407      7328      7614 
dram[5]:      4590      7657      4661      3637      8033      4881      4238      5741      6527      5329      7594      6531      6821      6950      6487      7351 
average row accesses per activate:
dram[0]: 12.210526 16.363636 10.333333 12.684211  9.062500 11.842105  8.428572  6.558824 13.818182 14.181818 17.000000 14.800000 12.333333 11.083333  9.384615 11.062500 
dram[1]: 11.562500 14.000000 10.200000 14.294118  6.920000  8.346154  5.171429  6.965517 15.200000 17.000000 20.571428 17.444445 11.076923 11.333333 11.416667  8.062500 
dram[2]: 10.588235 12.294118 14.400000 12.842105  9.800000  8.923077  7.777778  7.846154  8.900000 20.000000 11.153846 19.500000 11.538462 23.500000 10.764706  7.904762 
dram[3]: 12.000000 15.538462 12.733334 14.812500  8.000000  7.818182  8.520000  6.324324  9.933333 17.142857 16.000000 12.727273  9.000000 11.058824  6.807693 11.272727 
dram[4]: 16.714285 15.363636  9.909091 14.428572  9.176471  6.629630  8.925926  6.411765 16.444445 18.500000 17.714285 15.700000 14.181818  9.300000  8.526316  7.631579 
dram[5]: 11.157895 17.666666 11.809524 12.529411  8.318182  5.827586  7.000000  7.037037 19.000000 14.750000 21.000000 12.083333 10.000000 10.846154  9.421053  7.263158 
average row locality = 17028/1625 = 10.478769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         2         0         2         4         4         9        13        22         0         0         0         0         0         0         2         3 
dram[1]:         1         3         8         1         7        14        17        18         0         0         0         2         0         0         4         3 
dram[2]:         3         5         2         1         6        10        17        17         2         0         2         0         3         0         3         4 
dram[3]:         2         1         2         3         7        11        17        22         0         0         0         0         3         0         4         0 
dram[4]:         2         1         0         2         6        12        23        17         0         0         0         2         0         0         4         4 
dram[5]:         1         0         4         4         8        11        18        16         0         2         0         0         0         0         1         5 
total dram writes = 429
min_bank_accesses = 0!
chip skew: 78/61 = 1.28
average mf latency per bank:
dram[0]:     106464    none       76301     63781     45977     33324     24469     17269    none      none      none      none      none      none       64939     79013
dram[1]:     182682     60696     29977    227611     32013     18079     18940     16925    none      none      none      300561    none      none       34691     49691
dram[2]:      58534     36762     96263    224730     41268     29111     18823     18332    175118    none      265578    none      171882    none       53545     41102
dram[3]:      81512    201144     90226     75374     30214     25308     19206     14673    none      none      none      none      157504    none       38879    none  
dram[4]:      99131    171200    none      108484     35784     20145     13868     18281    none      none      none      294498    none      none       37897     43514
dram[5]:     211657    none       53745     46365     30059     20930     18946     19278    none      190066    none      none      none      none      186162     33993
maximum mf latency per bank:
dram[0]:        364       475       384       460       432       535       567      1100       646       585       610       604       428       531       391       503
dram[1]:        399       404       446       389       518       465       443       427       557       604       553       511       430       377       403       406
dram[2]:        445       511       528       705       495       610       633       637       586       608       558       572       422       457       444       534
dram[3]:        520       426       615       798       546       524       554       688       540       570       508       529       408       478       439       391
dram[4]:        393       375       416       416       420       571       576       578       572       582       602       578       351       842       402       427
dram[5]:        486       425       533       386       534       677       484       418       561       565       553       565       364       864       439       454
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96515 n_nop=93271 n_act=255 n_pre=239 n_ref_event=93957419232848 n_req=2750 n_rd=2686 n_rd_L2_A=0 n_write=0 n_wr_bk=93 bw_util=0.05759
n_activity=13717 dram_eff=0.4052
bk0: 230a 95438i bk1: 180a 95679i bk2: 152a 95614i bk3: 236a 95316i bk4: 140a 95558i bk5: 216a 94545i bk6: 168a 95223i bk7: 200a 93456i bk8: 152a 95647i bk9: 156a 95588i bk10: 136a 95715i bk11: 148a 95726i bk12: 148a 95822i bk13: 132a 95791i bk14: 120a 95982i bk15: 172a 95243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.910182
Row_Buffer_Locality_read = 0.924423
Row_Buffer_Locality_write = 0.312500
Bank_Level_Parallism = 1.990714
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.483190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.057587 
total_CMD = 96515 
util_bw = 5558 
Wasted_Col = 3513 
Wasted_Row = 1476 
Idle = 85968 

BW Util Bottlenecks: 
RCDc_limit = 1817 
RCDWRc_limit = 200 
WTRc_limit = 247 
RTWc_limit = 792 
CCDLc_limit = 1532 
rwq = 0 
CCDLc_limit_alone = 1400 
WTRc_limit_alone = 239 
RTWc_limit_alone = 668 

Commands details: 
total_CMD = 96515 
n_nop = 93271 
Read = 2686 
Write = 0 
L2_Alloc = 0 
L2_WB = 93 
n_act = 255 
n_pre = 239 
n_ref = 93957419232848 
n_req = 2750 
total_req = 2779 

Dual Bus Interface Util: 
issued_total_row = 494 
issued_total_col = 2779 
Row_Bus_Util =  0.005118 
CoL_Bus_Util = 0.028793 
Either_Row_CoL_Bus_Util = 0.033611 
Issued_on_Two_Bus_Simul_Util = 0.000300 
issued_two_Eff = 0.008940 
queue_avg = 1.009263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.00926
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96515 n_nop=93109 n_act=284 n_pre=268 n_ref_event=0 n_req=2835 n_rd=2748 n_rd_L2_A=0 n_write=0 n_wr_bk=121 bw_util=0.05945
n_activity=15043 dram_eff=0.3814
bk0: 184a 95566i bk1: 204a 95368i bk2: 248a 95103i bk3: 240a 95216i bk4: 164a 95083i bk5: 204a 94501i bk6: 164a 94578i bk7: 184a 94483i bk8: 152a 95754i bk9: 136a 95748i bk10: 144a 95871i bk11: 156a 95787i bk12: 144a 95771i bk13: 168a 95522i bk14: 132a 95728i bk15: 124a 95444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901940
Row_Buffer_Locality_read = 0.921761
Row_Buffer_Locality_write = 0.275862
Bank_Level_Parallism = 1.909255
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.472058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059452 
total_CMD = 96515 
util_bw = 5738 
Wasted_Col = 4019 
Wasted_Row = 1695 
Idle = 85063 

BW Util Bottlenecks: 
RCDc_limit = 1936 
RCDWRc_limit = 287 
WTRc_limit = 233 
RTWc_limit = 1289 
CCDLc_limit = 1658 
rwq = 0 
CCDLc_limit_alone = 1443 
WTRc_limit_alone = 227 
RTWc_limit_alone = 1080 

Commands details: 
total_CMD = 96515 
n_nop = 93109 
Read = 2748 
Write = 0 
L2_Alloc = 0 
L2_WB = 121 
n_act = 284 
n_pre = 268 
n_ref = 0 
n_req = 2835 
total_req = 2869 

Dual Bus Interface Util: 
issued_total_row = 552 
issued_total_col = 2869 
Row_Bus_Util =  0.005719 
CoL_Bus_Util = 0.029726 
Either_Row_CoL_Bus_Util = 0.035290 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.004404 
queue_avg = 0.709921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.709921
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96515 n_nop=93119 n_act=267 n_pre=251 n_ref_event=0 n_req=2861 n_rd=2772 n_rd_L2_A=0 n_write=0 n_wr_bk=126 bw_util=0.06005
n_activity=14141 dram_eff=0.4099
bk0: 176a 95573i bk1: 204a 95400i bk2: 212a 95264i bk3: 240a 94826i bk4: 188a 95199i bk5: 220a 94570i bk6: 192a 94253i bk7: 184a 94182i bk8: 88a 95655i bk9: 140a 95593i bk10: 144a 95487i bk11: 156a 95415i bk12: 148a 95655i bk13: 140a 95857i bk14: 180a 95186i bk15: 160a 95065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.908424
Row_Buffer_Locality_read = 0.926046
Row_Buffer_Locality_write = 0.359551
Bank_Level_Parallism = 2.206413
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.736426
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.060053 
total_CMD = 96515 
util_bw = 5796 
Wasted_Col = 3672 
Wasted_Row = 1536 
Idle = 85511 

BW Util Bottlenecks: 
RCDc_limit = 1795 
RCDWRc_limit = 229 
WTRc_limit = 182 
RTWc_limit = 1066 
CCDLc_limit = 1495 
rwq = 0 
CCDLc_limit_alone = 1333 
WTRc_limit_alone = 172 
RTWc_limit_alone = 914 

Commands details: 
total_CMD = 96515 
n_nop = 93119 
Read = 2772 
Write = 0 
L2_Alloc = 0 
L2_WB = 126 
n_act = 267 
n_pre = 251 
n_ref = 0 
n_req = 2861 
total_req = 2898 

Dual Bus Interface Util: 
issued_total_row = 518 
issued_total_col = 2898 
Row_Bus_Util =  0.005367 
CoL_Bus_Util = 0.030026 
Either_Row_CoL_Bus_Util = 0.035186 
Issued_on_Two_Bus_Simul_Util = 0.000207 
issued_two_Eff = 0.005889 
queue_avg = 1.067451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.06745
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96515 n_nop=93021 n_act=295 n_pre=279 n_ref_event=0 n_req=2895 n_rd=2808 n_rd_L2_A=0 n_write=0 n_wr_bk=126 bw_util=0.0608
n_activity=15296 dram_eff=0.3836
bk0: 152a 95395i bk1: 200a 95512i bk2: 188a 95202i bk3: 232a 94728i bk4: 176a 95023i bk5: 244a 94627i bk6: 196a 94717i bk7: 212a 93900i bk8: 148a 95622i bk9: 120a 95728i bk10: 160a 95626i bk11: 140a 95856i bk12: 160a 95442i bk13: 188a 95624i bk14: 168a 95110i bk15: 124a 95816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.899827
Row_Buffer_Locality_read = 0.917023
Row_Buffer_Locality_write = 0.344828
Bank_Level_Parallism = 2.001576
Bank_Level_Parallism_Col = 1.991501
Bank_Level_Parallism_Ready = 1.583192
write_to_read_ratio_blp_rw_average = 0.168544
GrpLevelPara = 1.518538 

BW Util details:
bwutil = 0.060799 
total_CMD = 96515 
util_bw = 5868 
Wasted_Col = 4128 
Wasted_Row = 1757 
Idle = 84762 

BW Util Bottlenecks: 
RCDc_limit = 2103 
RCDWRc_limit = 275 
WTRc_limit = 245 
RTWc_limit = 1004 
CCDLc_limit = 1741 
rwq = 0 
CCDLc_limit_alone = 1547 
WTRc_limit_alone = 234 
RTWc_limit_alone = 821 

Commands details: 
total_CMD = 96515 
n_nop = 93021 
Read = 2808 
Write = 0 
L2_Alloc = 0 
L2_WB = 126 
n_act = 295 
n_pre = 279 
n_ref = 0 
n_req = 2895 
total_req = 2934 

Dual Bus Interface Util: 
issued_total_row = 574 
issued_total_col = 2934 
Row_Bus_Util =  0.005947 
CoL_Bus_Util = 0.030399 
Either_Row_CoL_Bus_Util = 0.036202 
Issued_on_Two_Bus_Simul_Util = 0.000145 
issued_two_Eff = 0.004007 
queue_avg = 0.893105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.893105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96515 n_nop=93116 n_act=277 n_pre=261 n_ref_event=4565658604079112714 n_req=2843 n_rd=2760 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.05972
n_activity=14591 dram_eff=0.395
bk0: 232a 95481i bk1: 168a 95719i bk2: 212a 95089i bk3: 200a 95471i bk4: 148a 95390i bk5: 168a 94960i bk6: 220a 94884i bk7: 200a 94633i bk8: 148a 95737i bk9: 148a 95766i bk10: 124a 95820i bk11: 156a 95607i bk12: 156a 95846i bk13: 184a 94911i bk14: 156a 95532i bk15: 140a 95591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.905382
Row_Buffer_Locality_read = 0.922826
Row_Buffer_Locality_write = 0.325301
Bank_Level_Parallism = 1.870193
Bank_Level_Parallism_Col = 1.860088
Bank_Level_Parallism_Ready = 1.432470
write_to_read_ratio_blp_rw_average = 0.149847
GrpLevelPara = 1.532387 

BW Util details:
bwutil = 0.059721 
total_CMD = 96515 
util_bw = 5764 
Wasted_Col = 3672 
Wasted_Row = 1774 
Idle = 85305 

BW Util Bottlenecks: 
RCDc_limit = 1846 
RCDWRc_limit = 272 
WTRc_limit = 202 
RTWc_limit = 777 
CCDLc_limit = 1628 
rwq = 0 
CCDLc_limit_alone = 1464 
WTRc_limit_alone = 189 
RTWc_limit_alone = 626 

Commands details: 
total_CMD = 96515 
n_nop = 93116 
Read = 2760 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 277 
n_pre = 261 
n_ref = 4565658604079112714 
n_req = 2843 
total_req = 2882 

Dual Bus Interface Util: 
issued_total_row = 538 
issued_total_col = 2882 
Row_Bus_Util =  0.005574 
CoL_Bus_Util = 0.029861 
Either_Row_CoL_Bus_Util = 0.035217 
Issued_on_Two_Bus_Simul_Util = 0.000218 
issued_two_Eff = 0.006178 
queue_avg = 0.706843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.706843
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=96515 n_nop=93092 n_act=288 n_pre=272 n_ref_event=0 n_req=2844 n_rd=2756 n_rd_L2_A=0 n_write=0 n_wr_bk=124 bw_util=0.05968
n_activity=14376 dram_eff=0.4007
bk0: 208a 95264i bk1: 212a 95487i bk2: 240a 94801i bk3: 208a 95438i bk4: 176a 94956i bk5: 156a 94384i bk6: 196a 94457i bk7: 172a 94424i bk8: 152a 95556i bk9: 176a 95400i bk10: 168a 95333i bk11: 144a 95348i bk12: 100a 95854i bk13: 140a 95081i bk14: 176a 94959i bk15: 132a 95283i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.901899
Row_Buffer_Locality_read = 0.921263
Row_Buffer_Locality_write = 0.295455
Bank_Level_Parallism = 2.283089
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.764340
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.059680 
total_CMD = 96515 
util_bw = 5760 
Wasted_Col = 3797 
Wasted_Row = 1599 
Idle = 85359 

BW Util Bottlenecks: 
RCDc_limit = 1980 
RCDWRc_limit = 291 
WTRc_limit = 265 
RTWc_limit = 997 
CCDLc_limit = 1576 
rwq = 0 
CCDLc_limit_alone = 1382 
WTRc_limit_alone = 254 
RTWc_limit_alone = 814 

Commands details: 
total_CMD = 96515 
n_nop = 93092 
Read = 2756 
Write = 0 
L2_Alloc = 0 
L2_WB = 124 
n_act = 288 
n_pre = 272 
n_ref = 0 
n_req = 2844 
total_req = 2880 

Dual Bus Interface Util: 
issued_total_row = 560 
issued_total_col = 2880 
Row_Bus_Util =  0.005802 
CoL_Bus_Util = 0.029840 
Either_Row_CoL_Bus_Util = 0.035466 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.004966 
queue_avg = 1.050127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05013

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17574, Miss = 3387, Miss_rate = 0.193, Pending_hits = 30, Reservation_fails = 342
L2_cache_bank[1]: Access = 14922, Miss = 1592, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 14607, Miss = 1447, Miss_rate = 0.099, Pending_hits = 12, Reservation_fails = 108
L2_cache_bank[3]: Access = 14496, Miss = 1596, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14073, Miss = 1481, Miss_rate = 0.105, Pending_hits = 24, Reservation_fails = 202
L2_cache_bank[5]: Access = 14559, Miss = 1619, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[6]: Access = 13824, Miss = 1544, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14228, Miss = 1635, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 14477, Miss = 1503, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[9]: Access = 14388, Miss = 1521, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[10]: Access = 14206, Miss = 1542, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 14047, Miss = 1488, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 175401
L2_total_cache_misses = 20355
L2_total_cache_miss_rate = 0.1160
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 655
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117092
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4070
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12434
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37590
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3356
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 133596
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.177
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=175401
icnt_total_pkts_simt_to_mem=74919
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.7674
	minimum = 5
	maximum = 402
Network latency average = 54.2528
	minimum = 5
	maximum = 377
Slowest packet = 233791
Flit latency average = 54.2528
	minimum = 5
	maximum = 377
Slowest flit = 234562
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.199455
	minimum = 0.152392 (at node 8)
	maximum = 0.777428 (at node 15)
Accepted packet rate average = 0.199455
	minimum = 0.157262 (at node 16)
	maximum = 0.739616 (at node 15)
Injected flit rate average = 0.199455
	minimum = 0.152392 (at node 8)
	maximum = 0.777428 (at node 15)
Accepted flit rate average= 0.199455
	minimum = 0.157262 (at node 16)
	maximum = 0.739616 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7971 (10 samples)
	minimum = 5 (10 samples)
	maximum = 92.2 (10 samples)
Network latency average = 13.5804 (10 samples)
	minimum = 5 (10 samples)
	maximum = 88.6 (10 samples)
Flit latency average = 13.5804 (10 samples)
	minimum = 5 (10 samples)
	maximum = 88.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0923433 (10 samples)
	minimum = 0.0487476 (10 samples)
	maximum = 0.257551 (10 samples)
Accepted packet rate average = 0.0923433 (10 samples)
	minimum = 0.059041 (10 samples)
	maximum = 0.225983 (10 samples)
Injected flit rate average = 0.0923433 (10 samples)
	minimum = 0.0487476 (10 samples)
	maximum = 0.257551 (10 samples)
Accepted flit rate average = 0.0923433 (10 samples)
	minimum = 0.059041 (10 samples)
	maximum = 0.225983 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 611775 (inst/sec)
gpgpu_simulation_rate = 3656 (cycle/sec)
gpgpu_silicon_slowdown = 191466x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 113343
gpu_sim_insn = 2569542
gpu_ipc =      22.6705
gpu_tot_sim_cycle = 186466
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =      79.3982
gpu_tot_issued_cta = 1408
gpu_occupancy = 79.0848% 
gpu_tot_occupancy = 66.6690% 
max_total_param_size = 0
gpu_stall_dramfull = 230939
gpu_stall_icnt2sh    = 377269
partiton_level_parallism =       2.2358
partiton_level_parallism_total  =       1.7608
partiton_level_parallism_util =       2.5557
partiton_level_parallism_util_total  =       2.4341
L2_BW  =     142.4862 GB/Sec
L2_BW_total  =     107.6808 GB/Sec
gpu_total_sim_rate=290295

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 27729, Miss = 20874, Miss_rate = 0.753, Pending_hits = 2980, Reservation_fails = 60285
	L1D_cache_core[1]: Access = 28884, Miss = 21986, Miss_rate = 0.761, Pending_hits = 3230, Reservation_fails = 67398
	L1D_cache_core[2]: Access = 27850, Miss = 21209, Miss_rate = 0.762, Pending_hits = 3065, Reservation_fails = 62073
	L1D_cache_core[3]: Access = 29282, Miss = 22193, Miss_rate = 0.758, Pending_hits = 3190, Reservation_fails = 68103
	L1D_cache_core[4]: Access = 28815, Miss = 21713, Miss_rate = 0.754, Pending_hits = 3147, Reservation_fails = 65616
	L1D_cache_core[5]: Access = 30662, Miss = 23491, Miss_rate = 0.766, Pending_hits = 3354, Reservation_fails = 71771
	L1D_cache_core[6]: Access = 27717, Miss = 21197, Miss_rate = 0.765, Pending_hits = 3050, Reservation_fails = 63565
	L1D_cache_core[7]: Access = 27373, Miss = 20555, Miss_rate = 0.751, Pending_hits = 3052, Reservation_fails = 59080
	L1D_cache_core[8]: Access = 30136, Miss = 22829, Miss_rate = 0.758, Pending_hits = 3308, Reservation_fails = 65649
	L1D_cache_core[9]: Access = 26738, Miss = 20049, Miss_rate = 0.750, Pending_hits = 2968, Reservation_fails = 58295
	L1D_cache_core[10]: Access = 27959, Miss = 21401, Miss_rate = 0.765, Pending_hits = 3165, Reservation_fails = 62132
	L1D_cache_core[11]: Access = 30501, Miss = 22963, Miss_rate = 0.753, Pending_hits = 3327, Reservation_fails = 70666
	L1D_cache_core[12]: Access = 29698, Miss = 22681, Miss_rate = 0.764, Pending_hits = 3218, Reservation_fails = 66926
	L1D_cache_core[13]: Access = 28702, Miss = 21882, Miss_rate = 0.762, Pending_hits = 3275, Reservation_fails = 59567
	L1D_cache_core[14]: Access = 26855, Miss = 20243, Miss_rate = 0.754, Pending_hits = 2974, Reservation_fails = 59165
	L1D_total_cache_accesses = 428901
	L1D_total_cache_misses = 325266
	L1D_total_cache_miss_rate = 0.7584
	L1D_total_cache_pending_hits = 47303
	L1D_total_cache_reservation_fails = 960291
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.075
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53492
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 959685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136736
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 613742
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 829097
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 301
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 130287
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 606
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1500, 1658, 1909, 1419, 1864, 1388, 1345, 1691, 1190, 1325, 1627, 1690, 1373, 1419, 1782, 1427, 1768, 1030, 1281, 1959, 1415, 1573, 1415, 1204, 1353, 1705, 1427, 1768, 1051, 1309, 1186, 1424, 1725, 1775, 2018, 1734, 1413, 1569, 1602, 1819, 1706, 1277, 1757, 1558, 1505, 1391, 1182, 1734, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 957291
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189236
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 776446
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1534008	W0_Idle:194549	W0_Scoreboard:2182948	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:580005	WS1:584010	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1513888 {8:189236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30277760 {40:756944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112328 {8:139041,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 312 
averagemflatency = 372 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 93 
mrq_lat_table:35388 	12034 	8182 	7747 	39515 	11490 	6404 	4155 	2044 	167 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	298088 	397016 	197205 	3706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	154661 	37147 	65717 	60840 	9830 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74761 	58494 	53999 	71862 	390099 	246529 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	161 	207 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        84        96       116        88        60        56        48        60        88       104       124        96        60       136        55        93 
dram[1]:        92        88        96        93        84        72        48        61       120       120        80        88        72        80        69        73 
dram[2]:        60        96        74        92        60        80        44        40       120       108       112        96        76        76        64       117 
dram[3]:       112        96       104       104        68        56        36        32       108       116       112       112        56        84        52       101 
dram[4]:        60       108       118        64        96        64        60        63       116       112        88       100        80        80        80        55 
dram[5]:       100       100       124       119        71        54        64        52       120        76        80        84        84        76        84        69 
maximum service time to same row:
dram[0]:      7648      7714      7976      8642      8475      5234      7825      5682      8585      9948      8482      9975      7544     15559      7527      8850 
dram[1]:      7749      7241      8172      7941      4714      9503      5915      5074      9214      9304     11811      7176      8284      6737      7313      8117 
dram[2]:      7102      7482      6340      8553      7753      5803      3826      7890      8261      8358      6727      8150      7057      7974      5698      9250 
dram[3]:      7770      7700      7089      7553      7613      7220     10200      5921     15316      7087      8383      7063      8407      7337     12002      7438 
dram[4]:      7772      7759      8390      9624      8887      6118      5481      6723      6769      7285     10263     13330      6266      9310      7328     10353 
dram[5]:      5929      7657      9988      8136      8033      5488      6093      5741      9950      8603      9685      6887     12483      9278      6487     13243 
average row accesses per activate:
dram[0]:  7.215311  7.994350  7.951087  7.126697  6.583710  6.533333  5.927481  6.338290  9.300000 11.563218 10.177966 12.160919  8.460938 10.180000  6.375661  6.870057 
dram[1]:  7.250000  7.457895  8.000000  7.404444  6.143383  6.629464  5.791506  5.717857  8.900764 11.000000 11.524390 11.640000  7.790541  7.904762  7.176056  6.778947 
dram[2]:  6.626556  7.097674  7.657895  7.128319  6.452756  6.971312  5.794964  6.101449  9.620689 10.790000 11.070707  9.952381  8.312102  9.523438  7.511905  7.387640 
dram[3]:  7.338542  7.279167  8.652482  7.549223  6.225108  6.835341  5.219123  5.528369  9.680327  9.516394 12.305555 10.920792  7.472050  8.091503  7.304636  7.161849 
dram[4]:  7.863158  7.359606  7.423645  8.196202  6.916279  6.716667  5.612319  5.955752  9.491380  9.805555 10.185185 10.987952  7.533742  9.314050  6.920000  7.135338 
dram[5]:  6.942222  6.973333  7.298578  8.146199  6.671171  6.663900  6.203008  5.583941 10.365217  8.556338 11.148149 11.920455  8.899225  7.783440  7.377245  6.657143 
average row locality = 127130/17033 = 7.463747
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       114       116       113       127       140       134       233       249        54        43        48        25        47        32       114       141 
dram[1]:       117       110       101       113       128       147       235       267        71        31        25        35        53        38       103       120 
dram[2]:       118       126       117       123       150       158       244       241        71        57        30        42        61        53       112       117 
dram[3]:       104       114       106       109       138       144       239       264        54        66        26        23        45        59       114       115 
dram[4]:       122       108       120       109       136       153       259       225        58        50        47        32        52        47       115        98 
dram[5]:       127       120       110       120       151       147       246       253        61        63        37        23        39        67       105       122 
total dram writes = 10486
bank skew: 267/23 = 11.61
chip skew: 1820/1694 = 1.07
average mf latency per bank:
dram[0]:      21720     23932     20943     22355     16083     20266     10213     12085     74588     80623    117234    265133    113770    193880     17921     17227
dram[1]:      19360     22750     21688     24030     17329     18033      9533      9460     40861     95461    208156    177446     97539    145733     17132     19010
dram[2]:      24611     21691     24818     22269     19971     16333     11828     11141     50423     60858    234160    154636    113138    114240     22608     20329
dram[3]:      23101     23644     23402     24107     16555     16980      9407      9162     56718     52314    214779    279620    125589     98017     18201     19174
dram[4]:      22979     17925     23140     17767     19440     12862     10761      8396     60847     48566    145618    137235    120452     84450     20252     14491
dram[5]:      22920     23184     25446     23422     17987     18815     11625     10342     60154     58402    179934    296906    168336     94880     24211     20260
maximum mf latency per bank:
dram[0]:       1375      1365      1368      1404      1369      1443      1385      1479      1333      1522      1286      1242      1093      1252      1234      1332
dram[1]:       1099      1279      1069      1261      1097      1315      1429      1338      1167      1284      1093      1339      1246      1158      1091      1186
dram[2]:       1462      1210      1369      1335      1385      1370      1385      1488      1464      1388      1328      1235      1178      1357      1301      1180
dram[3]:       1087      1193      1160      1340      1270      1464      1210      1180      1211      1355      1235      1313      1073      1464      1215      1331
dram[4]:       1223      1290      1249      1036      1425      1393      1466      1338      1350      1068      1296      1045      1293       967      1330      1718
dram[5]:       1223      1418      1232      1286      1254      1330      1569      1502      1295      1374      1275      1347      1262      1318      1257      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246127 n_nop=219045 n_act=2772 n_pre=2756 n_ref_event=93957419232848 n_req=20954 n_rd=19488 n_rd_L2_A=0 n_write=0 n_wr_bk=2343 bw_util=0.1774
n_activity=103951 dram_eff=0.42
bk0: 1404a 232788i bk1: 1301a 233172i bk2: 1357a 231788i bk3: 1453a 230496i bk4: 1329a 231039i bk5: 1338a 230099i bk6: 1369a 226976i bk7: 1513a 226362i bk8: 992a 237320i bk9: 984a 238594i bk10: 1176a 237645i bk11: 1044a 238978i bk12: 1049a 236795i bk13: 990a 238554i bk14: 1096a 232737i bk15: 1093a 232293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868092
Row_Buffer_Locality_read = 0.902709
Row_Buffer_Locality_write = 0.407913
Bank_Level_Parallism = 2.572480
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.603120
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.177396 
total_CMD = 246127 
util_bw = 43662 
Wasted_Col = 30766 
Wasted_Row = 12906 
Idle = 158793 

BW Util Bottlenecks: 
RCDc_limit = 15584 
RCDWRc_limit = 3329 
WTRc_limit = 4653 
RTWc_limit = 14075 
CCDLc_limit = 13120 
rwq = 0 
CCDLc_limit_alone = 10688 
WTRc_limit_alone = 4429 
RTWc_limit_alone = 11867 

Commands details: 
total_CMD = 246127 
n_nop = 219045 
Read = 19488 
Write = 0 
L2_Alloc = 0 
L2_WB = 2343 
n_act = 2772 
n_pre = 2756 
n_ref = 93957419232848 
n_req = 20954 
total_req = 21831 

Dual Bus Interface Util: 
issued_total_row = 5528 
issued_total_col = 21831 
Row_Bus_Util =  0.022460 
CoL_Bus_Util = 0.088698 
Either_Row_CoL_Bus_Util = 0.110033 
Issued_on_Two_Bus_Simul_Util = 0.001125 
issued_two_Eff = 0.010228 
queue_avg = 3.212736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21274
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246127 n_nop=218749 n_act=2859 n_pre=2843 n_ref_event=0 n_req=21031 n_rd=19543 n_rd_L2_A=0 n_write=0 n_wr_bk=2350 bw_util=0.1779
n_activity=105111 dram_eff=0.4166
bk0: 1392a 231401i bk1: 1304a 231374i bk2: 1284a 233974i bk3: 1541a 230700i bk4: 1526a 229490i bk5: 1346a 229505i bk6: 1316a 227563i bk7: 1400a 226303i bk8: 1128a 236534i bk9: 884a 239675i bk10: 932a 239552i bk11: 1144a 238288i bk12: 1116a 236451i bk13: 1124a 237333i bk14: 930a 234975i bk15: 1176a 231816i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864343
Row_Buffer_Locality_read = 0.899504
Row_Buffer_Locality_write = 0.402554
Bank_Level_Parallism = 2.535142
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.525496
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.177900 
total_CMD = 246127 
util_bw = 43786 
Wasted_Col = 31959 
Wasted_Row = 13004 
Idle = 157378 

BW Util Bottlenecks: 
RCDc_limit = 16058 
RCDWRc_limit = 3666 
WTRc_limit = 4718 
RTWc_limit = 16176 
CCDLc_limit = 13962 
rwq = 0 
CCDLc_limit_alone = 11160 
WTRc_limit_alone = 4476 
RTWc_limit_alone = 13616 

Commands details: 
total_CMD = 246127 
n_nop = 218749 
Read = 19543 
Write = 0 
L2_Alloc = 0 
L2_WB = 2350 
n_act = 2859 
n_pre = 2843 
n_ref = 0 
n_req = 21031 
total_req = 21893 

Dual Bus Interface Util: 
issued_total_row = 5702 
issued_total_col = 21893 
Row_Bus_Util =  0.023167 
CoL_Bus_Util = 0.088950 
Either_Row_CoL_Bus_Util = 0.111235 
Issued_on_Two_Bus_Simul_Util = 0.000882 
issued_two_Eff = 0.007926 
queue_avg = 3.082616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246127 n_nop=217265 n_act=2980 n_pre=2964 n_ref_event=0 n_req=22261 n_rd=20662 n_rd_L2_A=0 n_write=0 n_wr_bk=2531 bw_util=0.1885
n_activity=107007 dram_eff=0.4335
bk0: 1468a 229872i bk1: 1393a 230175i bk2: 1340a 230590i bk3: 1492a 229841i bk4: 1496a 228179i bk5: 1556a 228265i bk6: 1425a 226328i bk7: 1476a 225189i bk8: 1076a 236566i bk9: 1048a 237478i bk10: 1080a 238561i bk11: 1024a 237901i bk12: 1254a 236401i bk13: 1180a 236412i bk14: 1156a 232099i bk15: 1198a 232231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866358
Row_Buffer_Locality_read = 0.900445
Row_Buffer_Locality_write = 0.425891
Bank_Level_Parallism = 2.685097
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.620000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.188464 
total_CMD = 246127 
util_bw = 46386 
Wasted_Col = 32204 
Wasted_Row = 12697 
Idle = 154840 

BW Util Bottlenecks: 
RCDc_limit = 16344 
RCDWRc_limit = 3503 
WTRc_limit = 5249 
RTWc_limit = 16588 
CCDLc_limit = 13844 
rwq = 0 
CCDLc_limit_alone = 11189 
WTRc_limit_alone = 4979 
RTWc_limit_alone = 14203 

Commands details: 
total_CMD = 246127 
n_nop = 217265 
Read = 20662 
Write = 0 
L2_Alloc = 0 
L2_WB = 2531 
n_act = 2980 
n_pre = 2964 
n_ref = 0 
n_req = 22261 
total_req = 23193 

Dual Bus Interface Util: 
issued_total_row = 5944 
issued_total_col = 23193 
Row_Bus_Util =  0.024150 
CoL_Bus_Util = 0.094232 
Either_Row_CoL_Bus_Util = 0.117265 
Issued_on_Two_Bus_Simul_Util = 0.001117 
issued_two_Eff = 0.009528 
queue_avg = 3.662292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66229
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246127 n_nop=218875 n_act=2839 n_pre=2823 n_ref_event=0 n_req=20956 n_rd=19505 n_rd_L2_A=0 n_write=0 n_wr_bk=2323 bw_util=0.1774
n_activity=105520 dram_eff=0.4137
bk0: 1313a 233899i bk1: 1622a 229752i bk2: 1129a 233936i bk3: 1352a 231768i bk4: 1305a 230538i bk5: 1555a 229263i bk6: 1138a 228798i bk7: 1358a 226172i bk8: 1148a 237054i bk9: 1128a 236877i bk10: 872a 239861i bk11: 1088a 239545i bk12: 1169a 237072i bk13: 1189a 236326i bk14: 1009a 235463i bk15: 1130a 232440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.864764
Row_Buffer_Locality_read = 0.897975
Row_Buffer_Locality_write = 0.418332
Bank_Level_Parallism = 2.480978
Bank_Level_Parallism_Col = 2.376787
Bank_Level_Parallism_Ready = 1.538102
write_to_read_ratio_blp_rw_average = 0.281572
GrpLevelPara = 1.657836 

BW Util details:
bwutil = 0.177372 
total_CMD = 246127 
util_bw = 43656 
Wasted_Col = 32694 
Wasted_Row = 12798 
Idle = 156979 

BW Util Bottlenecks: 
RCDc_limit = 16504 
RCDWRc_limit = 3493 
WTRc_limit = 5037 
RTWc_limit = 15775 
CCDLc_limit = 14103 
rwq = 0 
CCDLc_limit_alone = 11314 
WTRc_limit_alone = 4776 
RTWc_limit_alone = 13247 

Commands details: 
total_CMD = 246127 
n_nop = 218875 
Read = 19505 
Write = 0 
L2_Alloc = 0 
L2_WB = 2323 
n_act = 2839 
n_pre = 2823 
n_ref = 0 
n_req = 20956 
total_req = 21828 

Dual Bus Interface Util: 
issued_total_row = 5662 
issued_total_col = 21828 
Row_Bus_Util =  0.023004 
CoL_Bus_Util = 0.088686 
Either_Row_CoL_Bus_Util = 0.110723 
Issued_on_Two_Bus_Simul_Util = 0.000967 
issued_two_Eff = 0.008733 
queue_avg = 2.979892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.97989
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246127 n_nop=219541 n_act=2726 n_pre=2710 n_ref_event=4565658604079112714 n_req=20471 n_rd=19020 n_rd_L2_A=0 n_write=0 n_wr_bk=2348 bw_util=0.1736
n_activity=102592 dram_eff=0.4166
bk0: 1381a 231523i bk1: 1378a 232455i bk2: 1390a 231296i bk3: 1200a 234131i bk4: 1357a 231393i bk5: 1472a 229594i bk6: 1345a 228073i bk7: 1184a 230441i bk8: 1068a 237290i bk9: 1032a 238431i bk10: 1076a 237970i bk11: 896a 240120i bk12: 1185a 236601i bk13: 1088a 237891i bk14: 1102a 234035i bk15: 866a 235777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867227
Row_Buffer_Locality_read = 0.902629
Row_Buffer_Locality_write = 0.403170
Bank_Level_Parallism = 2.467388
Bank_Level_Parallism_Col = 2.364975
Bank_Level_Parallism_Ready = 1.538198
write_to_read_ratio_blp_rw_average = 0.279909
GrpLevelPara = 1.657562 

BW Util details:
bwutil = 0.173634 
total_CMD = 246127 
util_bw = 42736 
Wasted_Col = 31074 
Wasted_Row = 12348 
Idle = 159969 

BW Util Bottlenecks: 
RCDc_limit = 15383 
RCDWRc_limit = 3613 
WTRc_limit = 4507 
RTWc_limit = 14892 
CCDLc_limit = 13398 
rwq = 0 
CCDLc_limit_alone = 10802 
WTRc_limit_alone = 4260 
RTWc_limit_alone = 12543 

Commands details: 
total_CMD = 246127 
n_nop = 219541 
Read = 19020 
Write = 0 
L2_Alloc = 0 
L2_WB = 2348 
n_act = 2726 
n_pre = 2710 
n_ref = 4565658604079112714 
n_req = 20471 
total_req = 21368 

Dual Bus Interface Util: 
issued_total_row = 5436 
issued_total_col = 21368 
Row_Bus_Util =  0.022086 
CoL_Bus_Util = 0.086817 
Either_Row_CoL_Bus_Util = 0.108017 
Issued_on_Two_Bus_Simul_Util = 0.000886 
issued_two_Eff = 0.008200 
queue_avg = 2.934501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9345
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246127 n_nop=218262 n_act=2898 n_pre=2882 n_ref_event=0 n_req=21457 n_rd=19917 n_rd_L2_A=0 n_write=0 n_wr_bk=2437 bw_util=0.1816
n_activity=106267 dram_eff=0.4207
bk0: 1444a 231091i bk1: 1448a 230272i bk2: 1427a 230506i bk3: 1289a 231774i bk4: 1337a 230970i bk5: 1464a 228969i bk6: 1453a 228032i bk7: 1329a 227102i bk8: 1156a 236362i bk9: 1176a 235860i bk10: 884a 238329i bk11: 1036a 238879i bk12: 1116a 237152i bk13: 1173a 234483i bk14: 1132a 233667i bk15: 1053a 232241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865359
Row_Buffer_Locality_read = 0.901341
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 2.620302
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.621982
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.181646 
total_CMD = 246127 
util_bw = 44708 
Wasted_Col = 31845 
Wasted_Row = 13089 
Idle = 156485 

BW Util Bottlenecks: 
RCDc_limit = 16110 
RCDWRc_limit = 3871 
WTRc_limit = 5328 
RTWc_limit = 14748 
CCDLc_limit = 13383 
rwq = 0 
CCDLc_limit_alone = 10716 
WTRc_limit_alone = 5017 
RTWc_limit_alone = 12392 

Commands details: 
total_CMD = 246127 
n_nop = 218262 
Read = 19917 
Write = 0 
L2_Alloc = 0 
L2_WB = 2437 
n_act = 2898 
n_pre = 2882 
n_ref = 0 
n_req = 21457 
total_req = 22354 

Dual Bus Interface Util: 
issued_total_row = 5780 
issued_total_col = 22354 
Row_Bus_Util =  0.023484 
CoL_Bus_Util = 0.090823 
Either_Row_CoL_Bus_Util = 0.113214 
Issued_on_Two_Bus_Simul_Util = 0.001093 
issued_two_Eff = 0.009654 
queue_avg = 3.289944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28994

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76940, Miss = 15845, Miss_rate = 0.206, Pending_hits = 38, Reservation_fails = 345
L2_cache_bank[1]: Access = 75651, Miss = 13454, Miss_rate = 0.178, Pending_hits = 12, Reservation_fails = 5
L2_cache_bank[2]: Access = 74625, Miss = 13971, Miss_rate = 0.187, Pending_hits = 32, Reservation_fails = 115
L2_cache_bank[3]: Access = 75315, Miss = 13462, Miss_rate = 0.179, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[4]: Access = 74747, Miss = 14667, Miss_rate = 0.196, Pending_hits = 41, Reservation_fails = 209
L2_cache_bank[5]: Access = 74582, Miss = 14830, Miss_rate = 0.199, Pending_hits = 18, Reservation_fails = 7
L2_cache_bank[6]: Access = 73466, Miss = 13068, Miss_rate = 0.178, Pending_hits = 7, Reservation_fails = 2
L2_cache_bank[7]: Access = 74147, Miss = 14614, Miss_rate = 0.197, Pending_hits = 21, Reservation_fails = 8
L2_cache_bank[8]: Access = 75094, Miss = 14017, Miss_rate = 0.187, Pending_hits = 17, Reservation_fails = 7
L2_cache_bank[9]: Access = 72829, Miss = 13052, Miss_rate = 0.179, Pending_hits = 8, Reservation_fails = 6
L2_cache_bank[10]: Access = 74661, Miss = 13628, Miss_rate = 0.183, Pending_hits = 12, Reservation_fails = 9
L2_cache_bank[11]: Access = 74318, Miss = 14150, Miss_rate = 0.190, Pending_hits = 8, Reservation_fails = 8
L2_total_cache_accesses = 896375
L2_total_cache_misses = 168758
L2_total_cache_miss_rate = 0.1883
L2_total_cache_pending_hits = 227
L2_total_cache_reservation_fails = 723
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 638754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 90116
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6989
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 43634
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 756944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139041
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.327
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=896375
icnt_total_pkts_simt_to_mem=328382
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 85.594
	minimum = 5
	maximum = 534
Network latency average = 77.7648
	minimum = 5
	maximum = 534
Slowest packet = 677417
Flit latency average = 77.7626
	minimum = 5
	maximum = 534
Slowest flit = 677437
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.318399
	minimum = 0.134574 (at node 14)
	maximum = 0.536592 (at node 18)
Accepted packet rate average = 0.318399
	minimum = 0.181979 (at node 24)
	maximum = 0.457611 (at node 12)
Injected flit rate average = 0.318416
	minimum = 0.134609 (at node 14)
	maximum = 0.536592 (at node 18)
Accepted flit rate average= 0.318416
	minimum = 0.182032 (at node 24)
	maximum = 0.457611 (at node 12)
Injected packet length average = 1.00005
Accepted packet length average = 1.00005
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.3241 (11 samples)
	minimum = 5 (11 samples)
	maximum = 132.364 (11 samples)
Network latency average = 19.4153 (11 samples)
	minimum = 5 (11 samples)
	maximum = 129.091 (11 samples)
Flit latency average = 19.4151 (11 samples)
	minimum = 5 (11 samples)
	maximum = 129.091 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.112894 (11 samples)
	minimum = 0.05655 (11 samples)
	maximum = 0.282918 (11 samples)
Accepted packet rate average = 0.112894 (11 samples)
	minimum = 0.0702172 (11 samples)
	maximum = 0.24704 (11 samples)
Injected flit rate average = 0.112895 (11 samples)
	minimum = 0.0565532 (11 samples)
	maximum = 0.282918 (11 samples)
Accepted flit rate average = 0.112895 (11 samples)
	minimum = 0.070222 (11 samples)
	maximum = 0.24704 (11 samples)
Injected packet size average = 1.00001 (11 samples)
Accepted packet size average = 1.00001 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 51 sec (51 sec)
gpgpu_simulation_rate = 290295 (inst/sec)
gpgpu_simulation_rate = 3656 (cycle/sec)
gpgpu_silicon_slowdown = 191466x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 3522
gpu_sim_insn = 1431682
gpu_ipc =     406.4969
gpu_tot_sim_cycle = 189988
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =      85.4619
gpu_tot_issued_cta = 1536
gpu_occupancy = 80.3372% 
gpu_tot_occupancy = 66.9336% 
max_total_param_size = 0
gpu_stall_dramfull = 230939
gpu_stall_icnt2sh    = 377305
partiton_level_parallism =       2.4713
partiton_level_parallism_total  =       1.7740
partiton_level_parallism_util =       3.0035
partiton_level_parallism_util_total  =       2.4461
L2_BW  =      65.1266 GB/Sec
L2_BW_total  =     106.8919 GB/Sec
gpu_total_sim_rate=306353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 28369, Miss = 21386, Miss_rate = 0.754, Pending_hits = 3076, Reservation_fails = 60371
	L1D_cache_core[1]: Access = 29604, Miss = 22562, Miss_rate = 0.762, Pending_hits = 3338, Reservation_fails = 67626
	L1D_cache_core[2]: Access = 28650, Miss = 21849, Miss_rate = 0.763, Pending_hits = 3185, Reservation_fails = 62073
	L1D_cache_core[3]: Access = 30002, Miss = 22769, Miss_rate = 0.759, Pending_hits = 3298, Reservation_fails = 68103
	L1D_cache_core[4]: Access = 29455, Miss = 22225, Miss_rate = 0.755, Pending_hits = 3243, Reservation_fails = 65675
	L1D_cache_core[5]: Access = 31462, Miss = 24131, Miss_rate = 0.767, Pending_hits = 3474, Reservation_fails = 71918
	L1D_cache_core[6]: Access = 28357, Miss = 21709, Miss_rate = 0.766, Pending_hits = 3146, Reservation_fails = 63658
	L1D_cache_core[7]: Access = 28093, Miss = 21131, Miss_rate = 0.752, Pending_hits = 3160, Reservation_fails = 59241
	L1D_cache_core[8]: Access = 30776, Miss = 23341, Miss_rate = 0.758, Pending_hits = 3404, Reservation_fails = 65649
	L1D_cache_core[9]: Access = 27378, Miss = 20561, Miss_rate = 0.751, Pending_hits = 3061, Reservation_fails = 58437
	L1D_cache_core[10]: Access = 28599, Miss = 21913, Miss_rate = 0.766, Pending_hits = 3261, Reservation_fails = 62132
	L1D_cache_core[11]: Access = 31141, Miss = 23475, Miss_rate = 0.754, Pending_hits = 3423, Reservation_fails = 70674
	L1D_cache_core[12]: Access = 30338, Miss = 23193, Miss_rate = 0.764, Pending_hits = 3314, Reservation_fails = 66926
	L1D_cache_core[13]: Access = 29342, Miss = 22394, Miss_rate = 0.763, Pending_hits = 3371, Reservation_fails = 59594
	L1D_cache_core[14]: Access = 27575, Miss = 20819, Miss_rate = 0.755, Pending_hits = 3082, Reservation_fails = 59191
	L1D_total_cache_accesses = 439141
	L1D_total_cache_misses = 333458
	L1D_total_cache_miss_rate = 0.7593
	L1D_total_cache_pending_hits = 48836
	L1D_total_cache_reservation_fails = 961268
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48717
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 189748
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 959739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146976
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 143710
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 644462
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 829097
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 355
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 130287
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1529
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1587, 1745, 1996, 1506, 1951, 1475, 1432, 1778, 1277, 1412, 1714, 1777, 1460, 1506, 1869, 1514, 1855, 1117, 1368, 2046, 1502, 1660, 1502, 1291, 1440, 1792, 1514, 1855, 1138, 1396, 1273, 1511, 1783, 1833, 2076, 1792, 1471, 1627, 1660, 1877, 1764, 1335, 1815, 1616, 1563, 1449, 1240, 1792, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 957341
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 189748
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 776496
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 177456
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1539844	W0_Idle:205012	W0_Scoreboard:2207479	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:609701	WS1:613706	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1517984 {8:189748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30359680 {40:758992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177864 {8:147233,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 312 
averagemflatency = 371 
avg_icnt2mem_latency = 56 
avg_mrq_latency = 28 
avg_icnt2sh_latency = 92 
mrq_lat_table:35945 	12402 	8304 	7814 	39605 	11501 	6404 	4155 	2044 	167 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	304023 	400832 	197694 	3706 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	157963 	39320 	67487 	62295 	9834 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	79949 	60983 	54481 	73129 	390913 	246529 	271 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	166 	210 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        84        96       116        88        60        56        48        60        88       104       124        96        60       136        55        93 
dram[1]:        92        88        96        93        84        72        48        61       120       120        80        88        72        80        69        73 
dram[2]:        60        96        74        92        60        80        44        40       120       108       112        96        76        76        64       117 
dram[3]:       112        96       104       104        68        56        36        32       108       116       112       112        56        84        52       101 
dram[4]:        60       108       118        64        96        64        60        63       116       112        88       100        80        80        80        55 
dram[5]:       100       100       124       119        71        54        64        52       120        76        80        84        84        76        84        69 
maximum service time to same row:
dram[0]:      7648      7714      7976      8642      8475      5234      7825      5682      8585      9948      8482      9975      7544     15559      7527      8850 
dram[1]:      7749      7241      8172      7941      4714      9503      5915      5074      9214      9304     11811      7176      8284      6737      7313      8117 
dram[2]:      7102      7482      6340      8553      7753      5803      3826      7890      8261      8358      6727      8150      7057      7974      5698      9250 
dram[3]:      7770      7700      7089      7553      7613      7220     10200      5921     15316      7087      8383      7063      8407      7337     12002      7438 
dram[4]:      7772      7759      8390      9624      8887      6118      5481      6723      6769      7285     10263     13330      6266      9310      7328     10353 
dram[5]:      5929      7657      9988      8136      8033      5488      6093      5741      9950      8603      9685      6887     12483      9278      6487     13243 
average row accesses per activate:
dram[0]:  7.215311  7.994350  7.951087  7.099099  6.583710  6.533333  5.927481  6.342008  9.828829 12.159091 10.327731 12.436782  8.460938 10.089108  6.347368  6.881356 
dram[1]:  7.250000  7.457895  8.000000  7.376106  6.143383  6.629464  5.773077  5.717857  9.572519 11.349398 11.771085 11.801980  7.790541  7.864865  7.176056  6.753927 
dram[2]:  6.626556  7.097674  7.657895  7.101322  6.452756  6.971312  5.777778  6.101449 10.358974 11.514852 11.240000 10.295238  8.312102  9.523438  7.517857  7.363129 
dram[3]:  7.338542  7.283333  8.659575  7.549223  6.225108  6.835341  5.219123  5.528369 10.270492 10.139344 12.575342 10.970589  7.472050  8.091503  7.304636  7.132184 
dram[4]:  7.863158  7.359606  7.392157  8.196202  6.916279  6.716667  5.612319  5.955752 10.025641 10.376146 10.444445 11.228915  7.533742  9.314050  6.920000  7.150376 
dram[5]:  6.915929  6.946903  7.298578  8.146199  6.671171  6.663900  6.203008  5.583941 10.862069  8.972028 11.444445 12.011236  8.899225  7.783440  7.351191  6.625000 
average row locality = 128345/17065 = 7.520949
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       114       116       113       128       140       134       233       251        54        43        48        25        47        33       115       144 
dram[1]:       117       110       101       114       128       147       236       267        71        31        25        35        53        42       103       123 
dram[2]:       118       126       117       124       150       158       246       241        71        57        30        42        61        53       114       119 
dram[3]:       104       115       107       109       138       144       239       264        54        66        26        23        45        59       114       116 
dram[4]:       122       108       121       109       136       153       259       225        58        50        47        32        52        47       115       101 
dram[5]:       129       121       110       120       151       147       246       253        61        63        37        23        39        67       109       123 
total dram writes = 10525
bank skew: 267/23 = 11.61
chip skew: 1827/1703 = 1.07
average mf latency per bank:
dram[0]:      21720     23932     20943     22181     16157     20344     10386     12106     88893     82049    118401    266901    114367    188533     17766     16868
dram[1]:      19360     22750     21688     23820     17423     18113      9617      9567     41865     97364    209958    178749     97968    132285     17132     18546
dram[2]:      24611     21691     24818     22089     20049     16418     11848     11264     51417     62077    235548    155714    113434    114569     22211     19988
dram[3]:      23101     23438     23183     24107     16654     17099      9519      9278     57972     53335    216431    281412    126006     98319     18201     19009
dram[4]:      22979     17925     22949     17767     19519     12961     10872      8528     61980     49822    146549    138508    120790     84795     20252     14060
dram[5]:      22565     22992     25446     23422     18082     18914     11750     10466     61167     59398    181204    298720    168821     95115     23322     20096
maximum mf latency per bank:
dram[0]:       1375      1365      1368      1404      1369      1443      1385      1479      1333      1522      1286      1242      1093      1252      1234      1332
dram[1]:       1099      1279      1069      1261      1097      1315      1429      1338      1167      1284      1093      1339      1246      1158      1091      1186
dram[2]:       1462      1210      1369      1335      1385      1370      1385      1488      1464      1388      1328      1235      1178      1357      1301      1180
dram[3]:       1087      1193      1160      1340      1270      1464      1210      1180      1211      1355      1235      1313      1073      1464      1215      1331
dram[4]:       1223      1290      1249      1036      1425      1393      1466      1338      1350      1068      1296      1045      1293       967      1330      1718
dram[5]:       1223      1418      1232      1286      1254      1330      1569      1502      1295      1374      1275      1347      1262      1318      1257      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250775 n_nop=223488 n_act=2778 n_pre=2762 n_ref_event=93957419232848 n_req=21144 n_rd=19672 n_rd_L2_A=0 n_write=0 n_wr_bk=2352 bw_util=0.1756
n_activity=104971 dram_eff=0.4196
bk0: 1404a 237435i bk1: 1301a 237821i bk2: 1357a 236437i bk3: 1453a 235122i bk4: 1329a 235686i bk5: 1338a 234748i bk6: 1369a 231625i bk7: 1513a 231008i bk8: 1060a 241825i bk9: 1048a 243097i bk10: 1204a 242227i bk11: 1068a 243589i bk12: 1049a 241442i bk13: 990a 243182i bk14: 1096a 237365i bk15: 1093a 236937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868994
Row_Buffer_Locality_read = 0.903467
Row_Buffer_Locality_write = 0.408288
Bank_Level_Parallism = 2.563352
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.597977
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.175647 
total_CMD = 250775 
util_bw = 44048 
Wasted_Col = 30929 
Wasted_Row = 12966 
Idle = 162832 

BW Util Bottlenecks: 
RCDc_limit = 15616 
RCDWRc_limit = 3350 
WTRc_limit = 4653 
RTWc_limit = 14075 
CCDLc_limit = 13238 
rwq = 0 
CCDLc_limit_alone = 10806 
WTRc_limit_alone = 4429 
RTWc_limit_alone = 11867 

Commands details: 
total_CMD = 250775 
n_nop = 223488 
Read = 19672 
Write = 0 
L2_Alloc = 0 
L2_WB = 2352 
n_act = 2778 
n_pre = 2762 
n_ref = 93957419232848 
n_req = 21144 
total_req = 22024 

Dual Bus Interface Util: 
issued_total_row = 5540 
issued_total_col = 22024 
Row_Bus_Util =  0.022092 
CoL_Bus_Util = 0.087824 
Either_Row_CoL_Bus_Util = 0.108811 
Issued_on_Two_Bus_Simul_Util = 0.001105 
issued_two_Eff = 0.010151 
queue_avg = 3.156678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15668
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250775 n_nop=223185 n_act=2866 n_pre=2850 n_ref_event=0 n_req=21225 n_rd=19731 n_rd_L2_A=0 n_write=0 n_wr_bk=2360 bw_util=0.1762
n_activity=106203 dram_eff=0.416
bk0: 1392a 236047i bk1: 1304a 236021i bk2: 1284a 238624i bk3: 1541a 235330i bk4: 1526a 234138i bk5: 1346a 234153i bk6: 1316a 232189i bk7: 1400a 230950i bk8: 1216a 241039i bk9: 924a 244231i bk10: 964a 244128i bk11: 1172a 242868i bk12: 1116a 241095i bk13: 1124a 241954i bk14: 930a 239622i bk15: 1176a 236440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865253
Row_Buffer_Locality_read = 0.900309
Row_Buffer_Locality_write = 0.402276
Bank_Level_Parallism = 2.525167
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.520838
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.176182 
total_CMD = 250775 
util_bw = 44182 
Wasted_Col = 32158 
Wasted_Row = 13067 
Idle = 161368 

BW Util Bottlenecks: 
RCDc_limit = 16094 
RCDWRc_limit = 3694 
WTRc_limit = 4718 
RTWc_limit = 16176 
CCDLc_limit = 14097 
rwq = 0 
CCDLc_limit_alone = 11295 
WTRc_limit_alone = 4476 
RTWc_limit_alone = 13616 

Commands details: 
total_CMD = 250775 
n_nop = 223185 
Read = 19731 
Write = 0 
L2_Alloc = 0 
L2_WB = 2360 
n_act = 2866 
n_pre = 2850 
n_ref = 0 
n_req = 21225 
total_req = 22091 

Dual Bus Interface Util: 
issued_total_row = 5716 
issued_total_col = 22091 
Row_Bus_Util =  0.022793 
CoL_Bus_Util = 0.088091 
Either_Row_CoL_Bus_Util = 0.110019 
Issued_on_Two_Bus_Simul_Util = 0.000865 
issued_two_Eff = 0.007865 
queue_avg = 3.029126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02913
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250775 n_nop=221648 n_act=2986 n_pre=2970 n_ref_event=0 n_req=22511 n_rd=20906 n_rd_L2_A=0 n_write=0 n_wr_bk=2540 bw_util=0.187
n_activity=108140 dram_eff=0.4336
bk0: 1468a 234519i bk1: 1393a 234822i bk2: 1340a 235239i bk3: 1492a 234471i bk4: 1496a 232826i bk5: 1556a 232914i bk6: 1425a 230937i bk7: 1476a 229837i bk8: 1172a 241002i bk9: 1132a 241928i bk10: 1108a 243138i bk11: 1060a 242497i bk12: 1254a 241049i bk13: 1180a 241060i bk14: 1156a 236744i bk15: 1198a 236856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867576
Row_Buffer_Locality_read = 0.901464
Row_Buffer_Locality_write = 0.426168
Bank_Level_Parallism = 2.673619
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.613593
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.186988 
total_CMD = 250775 
util_bw = 46892 
Wasted_Col = 32407 
Wasted_Row = 12744 
Idle = 158732 

BW Util Bottlenecks: 
RCDc_limit = 16376 
RCDWRc_limit = 3519 
WTRc_limit = 5249 
RTWc_limit = 16607 
CCDLc_limit = 13999 
rwq = 0 
CCDLc_limit_alone = 11344 
WTRc_limit_alone = 4979 
RTWc_limit_alone = 14222 

Commands details: 
total_CMD = 250775 
n_nop = 221648 
Read = 20906 
Write = 0 
L2_Alloc = 0 
L2_WB = 2540 
n_act = 2986 
n_pre = 2970 
n_ref = 0 
n_req = 22511 
total_req = 23446 

Dual Bus Interface Util: 
issued_total_row = 5956 
issued_total_col = 23446 
Row_Bus_Util =  0.023750 
CoL_Bus_Util = 0.093494 
Either_Row_CoL_Bus_Util = 0.116148 
Issued_on_Two_Bus_Simul_Util = 0.001097 
issued_two_Eff = 0.009441 
queue_avg = 3.601475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.60148
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250775 n_nop=223316 n_act=2842 n_pre=2826 n_ref_event=0 n_req=21156 n_rd=19701 n_rd_L2_A=0 n_write=0 n_wr_bk=2328 bw_util=0.1757
n_activity=106486 dram_eff=0.4137
bk0: 1313a 238544i bk1: 1622a 234398i bk2: 1129a 238572i bk3: 1352a 236415i bk4: 1305a 235186i bk5: 1555a 233913i bk6: 1138a 233448i bk7: 1358a 230822i bk8: 1220a 241580i bk9: 1204a 241399i bk10: 904a 244435i bk11: 1104a 244142i bk12: 1169a 241719i bk13: 1189a 240973i bk14: 1009a 240110i bk15: 1130a 237067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865901
Row_Buffer_Locality_read = 0.898888
Row_Buffer_Locality_write = 0.419244
Bank_Level_Parallism = 2.472003
Bank_Level_Parallism_Col = 2.367536
Bank_Level_Parallism_Ready = 1.533285
write_to_read_ratio_blp_rw_average = 0.279833
GrpLevelPara = 1.653722 

BW Util details:
bwutil = 0.175687 
total_CMD = 250775 
util_bw = 44058 
Wasted_Col = 32866 
Wasted_Row = 12834 
Idle = 161017 

BW Util Bottlenecks: 
RCDc_limit = 16528 
RCDWRc_limit = 3500 
WTRc_limit = 5037 
RTWc_limit = 15782 
CCDLc_limit = 14237 
rwq = 0 
CCDLc_limit_alone = 11448 
WTRc_limit_alone = 4776 
RTWc_limit_alone = 13254 

Commands details: 
total_CMD = 250775 
n_nop = 223316 
Read = 19701 
Write = 0 
L2_Alloc = 0 
L2_WB = 2328 
n_act = 2842 
n_pre = 2826 
n_ref = 0 
n_req = 21156 
total_req = 22029 

Dual Bus Interface Util: 
issued_total_row = 5668 
issued_total_col = 22029 
Row_Bus_Util =  0.022602 
CoL_Bus_Util = 0.087844 
Either_Row_CoL_Bus_Util = 0.109497 
Issued_on_Two_Bus_Simul_Util = 0.000949 
issued_two_Eff = 0.008667 
queue_avg = 2.927206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.92721
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250775 n_nop=223986 n_act=2729 n_pre=2713 n_ref_event=4565658604079112714 n_req=20666 n_rd=19212 n_rd_L2_A=0 n_write=0 n_wr_bk=2353 bw_util=0.172
n_activity=103528 dram_eff=0.4166
bk0: 1381a 236172i bk1: 1378a 237104i bk2: 1390a 235925i bk3: 1200a 238778i bk4: 1357a 236040i bk5: 1472a 234241i bk6: 1345a 232720i bk7: 1184a 235089i bk8: 1140a 241790i bk9: 1104a 242930i bk10: 1104a 242572i bk11: 916a 244739i bk12: 1185a 241250i bk13: 1088a 242540i bk14: 1102a 238684i bk15: 866a 240420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868334
Row_Buffer_Locality_read = 0.903498
Row_Buffer_Locality_write = 0.403714
Bank_Level_Parallism = 2.459091
Bank_Level_Parallism_Col = 2.356084
Bank_Level_Parallism_Ready = 1.533333
write_to_read_ratio_blp_rw_average = 0.278152
GrpLevelPara = 1.653644 

BW Util details:
bwutil = 0.171987 
total_CMD = 250775 
util_bw = 43130 
Wasted_Col = 31228 
Wasted_Row = 12372 
Idle = 164045 

BW Util Bottlenecks: 
RCDc_limit = 15399 
RCDWRc_limit = 3620 
WTRc_limit = 4507 
RTWc_limit = 14892 
CCDLc_limit = 13533 
rwq = 0 
CCDLc_limit_alone = 10937 
WTRc_limit_alone = 4260 
RTWc_limit_alone = 12543 

Commands details: 
total_CMD = 250775 
n_nop = 223986 
Read = 19212 
Write = 0 
L2_Alloc = 0 
L2_WB = 2353 
n_act = 2729 
n_pre = 2713 
n_ref = 4565658604079112714 
n_req = 20666 
total_req = 21565 

Dual Bus Interface Util: 
issued_total_row = 5442 
issued_total_col = 21565 
Row_Bus_Util =  0.021701 
CoL_Bus_Util = 0.085993 
Either_Row_CoL_Bus_Util = 0.106825 
Issued_on_Two_Bus_Simul_Util = 0.000869 
issued_two_Eff = 0.008138 
queue_avg = 2.883063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88306
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=250775 n_nop=222705 n_act=2905 n_pre=2889 n_ref_event=0 n_req=21643 n_rd=20097 n_rd_L2_A=0 n_write=0 n_wr_bk=2448 bw_util=0.1798
n_activity=107324 dram_eff=0.4201
bk0: 1444a 235714i bk1: 1448a 234895i bk2: 1427a 235151i bk3: 1289a 236421i bk4: 1337a 235618i bk5: 1464a 233618i bk6: 1453a 232681i bk7: 1329a 231752i bk8: 1224a 240872i bk9: 1244a 240365i bk10: 908a 242941i bk11: 1056a 243473i bk12: 1116a 241800i bk13: 1173a 239132i bk14: 1132a 238287i bk15: 1053a 236869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866192
Row_Buffer_Locality_read = 0.902075
Row_Buffer_Locality_write = 0.399741
Bank_Level_Parallism = 2.610614
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.616851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.179803 
total_CMD = 250775 
util_bw = 45090 
Wasted_Col = 32017 
Wasted_Row = 13160 
Idle = 160508 

BW Util Bottlenecks: 
RCDc_limit = 16142 
RCDWRc_limit = 3899 
WTRc_limit = 5328 
RTWc_limit = 14748 
CCDLc_limit = 13503 
rwq = 0 
CCDLc_limit_alone = 10836 
WTRc_limit_alone = 5017 
RTWc_limit_alone = 12392 

Commands details: 
total_CMD = 250775 
n_nop = 222705 
Read = 20097 
Write = 0 
L2_Alloc = 0 
L2_WB = 2448 
n_act = 2905 
n_pre = 2889 
n_ref = 0 
n_req = 21643 
total_req = 22545 

Dual Bus Interface Util: 
issued_total_row = 5794 
issued_total_col = 22545 
Row_Bus_Util =  0.023104 
CoL_Bus_Util = 0.089901 
Either_Row_CoL_Bus_Util = 0.111933 
Issued_on_Two_Bus_Simul_Util = 0.001073 
issued_two_Eff = 0.009583 
queue_avg = 3.231311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23131

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79676, Miss = 18153, Miss_rate = 0.228, Pending_hits = 38, Reservation_fails = 345
L2_cache_bank[1]: Access = 76331, Miss = 13710, Miss_rate = 0.180, Pending_hits = 12, Reservation_fails = 5
L2_cache_bank[2]: Access = 75313, Miss = 14251, Miss_rate = 0.189, Pending_hits = 32, Reservation_fails = 115
L2_cache_bank[3]: Access = 75995, Miss = 13698, Miss_rate = 0.180, Pending_hits = 13, Reservation_fails = 2
L2_cache_bank[4]: Access = 75435, Miss = 14955, Miss_rate = 0.198, Pending_hits = 41, Reservation_fails = 209
L2_cache_bank[5]: Access = 75262, Miss = 15118, Miss_rate = 0.201, Pending_hits = 18, Reservation_fails = 7
L2_cache_bank[6]: Access = 74154, Miss = 13336, Miss_rate = 0.180, Pending_hits = 7, Reservation_fails = 2
L2_cache_bank[7]: Access = 74827, Miss = 14874, Miss_rate = 0.199, Pending_hits = 21, Reservation_fails = 8
L2_cache_bank[8]: Access = 75774, Miss = 14281, Miss_rate = 0.188, Pending_hits = 17, Reservation_fails = 7
L2_cache_bank[9]: Access = 73509, Miss = 13320, Miss_rate = 0.181, Pending_hits = 8, Reservation_fails = 6
L2_cache_bank[10]: Access = 75341, Miss = 13880, Miss_rate = 0.184, Pending_hits = 12, Reservation_fails = 9
L2_cache_bank[11]: Access = 74998, Miss = 14414, Miss_rate = 0.192, Pending_hits = 8, Reservation_fails = 8
L2_total_cache_accesses = 906615
L2_total_cache_misses = 173990
L2_total_cache_miss_rate = 0.1919
L2_total_cache_pending_hits = 227
L2_total_cache_reservation_fails = 723
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 639618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 91300
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 92482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7490
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 47181
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 758992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147233
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 71
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.323
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=906615
icnt_total_pkts_simt_to_mem=337086
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.9293
	minimum = 5
	maximum = 391
Network latency average = 50.3747
	minimum = 5
	maximum = 357
Slowest packet = 1226908
Flit latency average = 50.3747
	minimum = 5
	maximum = 357
Slowest flit = 1228931
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.199213
	minimum = 0.154458 (at node 0)
	maximum = 0.776831 (at node 15)
Accepted packet rate average = 0.199213
	minimum = 0.157297 (at node 16)
	maximum = 0.739353 (at node 15)
Injected flit rate average = 0.199213
	minimum = 0.154458 (at node 0)
	maximum = 0.776831 (at node 15)
Accepted flit rate average= 0.199213
	minimum = 0.157297 (at node 16)
	maximum = 0.739353 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.9579 (12 samples)
	minimum = 5 (12 samples)
	maximum = 153.917 (12 samples)
Network latency average = 21.9953 (12 samples)
	minimum = 5 (12 samples)
	maximum = 148.083 (12 samples)
Flit latency average = 21.9951 (12 samples)
	minimum = 5 (12 samples)
	maximum = 148.083 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.120087 (12 samples)
	minimum = 0.064709 (12 samples)
	maximum = 0.324078 (12 samples)
Accepted packet rate average = 0.120087 (12 samples)
	minimum = 0.0774738 (12 samples)
	maximum = 0.288066 (12 samples)
Injected flit rate average = 0.120089 (12 samples)
	minimum = 0.0647119 (12 samples)
	maximum = 0.324078 (12 samples)
Accepted flit rate average = 0.120089 (12 samples)
	minimum = 0.0774782 (12 samples)
	maximum = 0.288066 (12 samples)
Injected packet size average = 1.00001 (12 samples)
Accepted packet size average = 1.00001 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 53 sec (53 sec)
gpgpu_simulation_rate = 306353 (inst/sec)
gpgpu_simulation_rate = 3584 (cycle/sec)
gpgpu_silicon_slowdown = 195312x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 214655
gpu_sim_insn = 4557217
gpu_ipc =      21.2304
gpu_tot_sim_cycle = 404643
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      51.3884
gpu_tot_issued_cta = 1664
gpu_occupancy = 78.3519% 
gpu_tot_occupancy = 73.1703% 
max_total_param_size = 0
gpu_stall_dramfull = 727424
gpu_stall_icnt2sh    = 1175228
partiton_level_parallism =       2.1351
partiton_level_parallism_total  =       1.9656
partiton_level_parallism_util =       2.4186
partiton_level_parallism_util_total  =       2.4302
L2_BW  =     150.6206 GB/Sec
L2_BW_total  =     130.0891 GB/Sec
gpu_total_sim_rate=185660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 65174, Miss = 53675, Miss_rate = 0.824, Pending_hits = 5949, Reservation_fails = 227341
	L1D_cache_core[1]: Access = 62822, Miss = 51541, Miss_rate = 0.820, Pending_hits = 5989, Reservation_fails = 219299
	L1D_cache_core[2]: Access = 61237, Miss = 50286, Miss_rate = 0.821, Pending_hits = 5797, Reservation_fails = 217077
	L1D_cache_core[3]: Access = 62618, Miss = 51264, Miss_rate = 0.819, Pending_hits = 5846, Reservation_fails = 225352
	L1D_cache_core[4]: Access = 66335, Miss = 54396, Miss_rate = 0.820, Pending_hits = 6174, Reservation_fails = 231154
	L1D_cache_core[5]: Access = 65167, Miss = 53604, Miss_rate = 0.823, Pending_hits = 6128, Reservation_fails = 229805
	L1D_cache_core[6]: Access = 64591, Miss = 53376, Miss_rate = 0.826, Pending_hits = 6056, Reservation_fails = 231973
	L1D_cache_core[7]: Access = 60656, Miss = 49527, Miss_rate = 0.817, Pending_hits = 5799, Reservation_fails = 210724
	L1D_cache_core[8]: Access = 67540, Miss = 55495, Miss_rate = 0.822, Pending_hits = 6343, Reservation_fails = 235510
	L1D_cache_core[9]: Access = 61167, Miss = 50123, Miss_rate = 0.819, Pending_hits = 5735, Reservation_fails = 216702
	L1D_cache_core[10]: Access = 65403, Miss = 54040, Miss_rate = 0.826, Pending_hits = 6191, Reservation_fails = 231232
	L1D_cache_core[11]: Access = 63265, Miss = 51622, Miss_rate = 0.816, Pending_hits = 5920, Reservation_fails = 227532
	L1D_cache_core[12]: Access = 66335, Miss = 54654, Miss_rate = 0.824, Pending_hits = 6166, Reservation_fails = 237364
	L1D_cache_core[13]: Access = 67402, Miss = 55693, Miss_rate = 0.826, Pending_hits = 6395, Reservation_fails = 229446
	L1D_cache_core[14]: Access = 63107, Miss = 51824, Miss_rate = 0.821, Pending_hits = 5934, Reservation_fails = 227526
	L1D_total_cache_accesses = 962819
	L1D_total_cache_misses = 791120
	L1D_total_cache_miss_rate = 0.8217
	L1D_total_cache_pending_hits = 90422
	L1D_total_cache_reservation_fails = 3398037
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.091
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77388
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 90186
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3396508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 161312
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 273046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 915802
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2887287
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 446
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 508775
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1529
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2422, 2515, 2703, 2308, 2723, 2194, 2140, 2559, 2018, 2119, 2381, 2516, 2241, 2215, 2629, 2190, 2583, 1818, 2130, 2890, 2401, 2440, 2274, 2126, 2245, 2480, 2223, 2690, 1992, 2114, 2022, 2301, 2503, 2549, 2719, 2574, 2327, 2347, 2420, 2689, 2398, 2022, 2723, 2421, 2334, 2187, 2043, 2477, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 3676909
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 518074
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3118131
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6485820	W0_Idle:219256	W0_Scoreboard:2963045	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:866660	WS1:870373	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4144592 {8:518074,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82891840 {40:2072296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2218384 {8:277298,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 328 
averagemflatency = 404 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 104 
mrq_lat_table:84447 	27145 	18991 	16301 	99834 	25388 	12350 	7365 	3397 	228 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	560618 	1182063 	595546 	11397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	233327 	95488 	207263 	220295 	38775 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	98684 	90010 	96100 	150283 	1165451 	748377 	719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	180 	620 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       120       116       125        64        91        96        73       120       104       156       148        64       136        55        93 
dram[1]:       120       128        96        93        84       112        96        85       120       120       108       128        72        80        69        73 
dram[2]:       124       128        74        92       128       104        88        88       120       108       128       124        76        76        64       117 
dram[3]:       120       128       104       104        88       112        56        64       112       116       112       208       124        84        52       101 
dram[4]:       120       128       128        77       112       120        88        96       120       112       132       112       120        80        80        55 
dram[5]:       120       128       124       119       116       121        80        96       120       116       124       120        84        76        84        69 
maximum service time to same row:
dram[0]:      7648      7714      7976      8642     13934     13418      7825      5682      8585     10000     16100     19183     17647     15559      8009      8850 
dram[1]:     13766      7241      8172      7941      8910      9736      7315      7517      9410     12059     18878     26325     11411     14304     15128     15887 
dram[2]:     11429      7482      6406      8553      8467      9851      8303      7890     15081     11160     15781     18509     12509     10910     10734     10074 
dram[3]:     15386     12896      7089      9961     13751     21333     10200      8756     15316     11980      9753     31045     22075     14079     12002      8287 
dram[4]:     14297      8373      8390     11091      8887      9592      5481      7087     10029      7353     25714     13330     23989      9310      7328     10353 
dram[5]:     11439      7657      9988     11856      8033     10458      6093     10141     10017     20669     13508     13500     12938     13950     16047     13243 
average row accesses per activate:
dram[0]:  6.718631  6.650909  6.972457  6.675781  6.371585  6.017600  5.718910  5.796748  9.227612  8.989933 11.640187 13.658959  8.679578  9.031359  6.441964  6.433551 
dram[1]:  6.922465  6.783333  7.065790  6.672760  6.212224  6.483593  5.624573  5.482602  9.075602  9.317343 11.872340 11.995305  8.711410  7.754335  6.600509  6.617711 
dram[2]:  6.505475  6.602996  6.621154  6.775093  6.573237  6.797814  5.527646  5.848631  9.630189 10.350000 12.343590 12.207070  8.580441  9.038062  6.963768  6.768085 
dram[3]:  6.749515  6.817164  7.092873  6.806186  6.219469  6.605310  5.367314  5.223437  9.318493  9.052265 12.824176 13.201149  8.537267  8.009064  6.473068  7.081281 
dram[4]:  6.998020  6.623162  6.803571  7.489559  6.347079  6.466783  5.500000  5.848101  9.206897  8.743333 11.940298 12.147727  7.817416  8.717687  6.357759  6.842105 
dram[5]:  6.457770  6.504348  6.806201  7.324706  6.633093  6.367776  5.794542  5.615126  9.308197  8.649390 12.137567 12.531579  8.507463  8.081081  6.630137  6.436781 
average row locality = 295450/41273 = 7.158433
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       328       315       291       301       341       359       536       568       169       200        92        57       112        98       317       326 
dram[1]:       297       290       292       293       343       360       527       575       195       155        74        64       112       106       286       304 
dram[2]:       306       301       309       313       332       374       568       543       177       152        74        74       123       122       301       311 
dram[3]:       310       289       305       293       351       336       544       563       186       208        80        51       106       132       305       292 
dram[4]:       307       297       317       301       341       374       573       539       181       189        75        65       108       119       292       267 
dram[5]:       329       323       295       286       355       362       563       567       193       186        85        53       103       143       288       302 
total dram writes = 26192
bank skew: 575/51 = 11.27
chip skew: 4433/4273 = 1.04
average mf latency per bank:
dram[0]:      18899     22574     20974     23412     17177     19349     11075     12440     55011     44461    209575    415785    172544    230303     16951     19071
dram[1]:      17803     24493     17753     23939     15111     19545      9685     11834     34656     56397    217331    371738    145816    212856     15623     20638
dram[2]:      20237     20955     20656     20990     18494     16579     10411     11370     42454     52980    258231    282086    155784    153241     17967     18603
dram[3]:      18572     20442     18764     20157     16169     16839      9977      9823     39037     36302    220266    372825    168298    127500     16510     17643
dram[4]:      23466     18475     22327     18130     20628     14529     12169      9655     49850     36487    320935    272620    215297    136044     21488     16854
dram[5]:      22998     20014     25294     22207     20567     17349     12725     10586     49505     45477    290757    403351    237822    136512     23225     18832
maximum mf latency per bank:
dram[0]:       1642      1480      1368      1404      1450      1470      1385      1479      1567      1522      1345      1479      1434      1346      1354      1454
dram[1]:       1099      1330      1342      1500      1259      1517      1429      1409      1187      1475      1169      1537      1346      1657      1116      1314
dram[2]:       1462      1280      1369      1335      1385      1706      1385      1488      1464      1388      1328      1464      1207      1357      1301      1207
dram[3]:       1435      1271      1379      1340      1375      1513      1239      1327      1355      1355      1252      1411      1197      1610      1310      1331
dram[4]:       1306      1407      1371      1329      1470      1393      1466      1376      1638      1329      1415      1370      1298      1452      1398      1718
dram[5]:       1460      1512      1710      1317      1555      1451      1710      1502      1482      1374      1421      1347      1344      1484      1332      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534119 n_nop=469801 n_act=6875 n_pre=6859 n_ref_event=93957419232848 n_req=48984 n_rd=44891 n_rd_L2_A=0 n_write=0 n_wr_bk=6246 bw_util=0.1915
n_activity=262585 dram_eff=0.3895
bk0: 3204a 501388i bk1: 3301a 499565i bk2: 3001a 502484i bk3: 3105a 500886i bk4: 3141a 499047i bk5: 3367a 494776i bk6: 2893a 494167i bk7: 3086a 492849i bk8: 2376a 514784i bk9: 2568a 514096i bk10: 2444a 517902i bk11: 2332a 520134i bk12: 2373a 515123i bk13: 2503a 514959i bk14: 2580a 506011i bk15: 2617a 504271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859811
Row_Buffer_Locality_read = 0.899668
Row_Buffer_Locality_write = 0.422673
Bank_Level_Parallism = 2.312940
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.426902
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191482 
total_CMD = 534119 
util_bw = 102274 
Wasted_Col = 80890 
Wasted_Row = 35010 
Idle = 315945 

BW Util Bottlenecks: 
RCDc_limit = 38848 
RCDWRc_limit = 10160 
WTRc_limit = 10992 
RTWc_limit = 37888 
CCDLc_limit = 34789 
rwq = 0 
CCDLc_limit_alone = 27461 
WTRc_limit_alone = 10407 
RTWc_limit_alone = 31145 

Commands details: 
total_CMD = 534119 
n_nop = 469801 
Read = 44891 
Write = 0 
L2_Alloc = 0 
L2_WB = 6246 
n_act = 6875 
n_pre = 6859 
n_ref = 93957419232848 
n_req = 48984 
total_req = 51137 

Dual Bus Interface Util: 
issued_total_row = 13734 
issued_total_col = 51137 
Row_Bus_Util =  0.025713 
CoL_Bus_Util = 0.095741 
Either_Row_CoL_Bus_Util = 0.120419 
Issued_on_Two_Bus_Simul_Util = 0.001035 
issued_two_Eff = 0.008598 
queue_avg = 3.008515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.00851
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534119 n_nop=469384 n_act=6930 n_pre=6914 n_ref_event=0 n_req=49240 n_rd=45195 n_rd_L2_A=0 n_write=0 n_wr_bk=6167 bw_util=0.1923
n_activity=264906 dram_eff=0.3878
bk0: 3164a 501953i bk1: 3325a 499097i bk2: 2940a 504700i bk3: 3321a 499466i bk4: 3286a 497674i bk5: 3370a 495552i bk6: 2841a 496294i bk7: 3132a 491437i bk8: 2532a 513673i bk9: 2436a 515848i bk10: 2192a 519354i bk11: 2520a 518626i bk12: 2500a 513754i bk13: 2572a 514534i bk14: 2311a 507665i bk15: 2753a 503966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859383
Row_Buffer_Locality_read = 0.898440
Row_Buffer_Locality_write = 0.422991
Bank_Level_Parallism = 2.285434
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.404436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192324 
total_CMD = 534119 
util_bw = 102724 
Wasted_Col = 82535 
Wasted_Row = 34980 
Idle = 313880 

BW Util Bottlenecks: 
RCDc_limit = 39676 
RCDWRc_limit = 10291 
WTRc_limit = 11349 
RTWc_limit = 38933 
CCDLc_limit = 35821 
rwq = 0 
CCDLc_limit_alone = 28276 
WTRc_limit_alone = 10759 
RTWc_limit_alone = 31978 

Commands details: 
total_CMD = 534119 
n_nop = 469384 
Read = 45195 
Write = 0 
L2_Alloc = 0 
L2_WB = 6167 
n_act = 6930 
n_pre = 6914 
n_ref = 0 
n_req = 49240 
total_req = 51362 

Dual Bus Interface Util: 
issued_total_row = 13844 
issued_total_col = 51362 
Row_Bus_Util =  0.025919 
CoL_Bus_Util = 0.096162 
Either_Row_CoL_Bus_Util = 0.121200 
Issued_on_Two_Bus_Simul_Util = 0.000882 
issued_two_Eff = 0.007276 
queue_avg = 2.928604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534119 n_nop=468802 n_act=6889 n_pre=6873 n_ref_event=0 n_req=49933 n_rd=45794 n_rd_L2_A=0 n_write=0 n_wr_bk=6295 bw_util=0.195
n_activity=262520 dram_eff=0.3968
bk0: 3244a 501529i bk1: 3177a 500078i bk2: 3125a 499691i bk3: 3329a 499625i bk4: 3264a 496833i bk5: 3348a 496572i bk6: 3026a 493378i bk7: 3141a 490562i bk8: 2452a 514612i bk9: 2400a 515480i bk10: 2368a 519254i bk11: 2380a 518914i bk12: 2606a 513935i bk13: 2497a 515065i bk14: 2583a 503914i bk15: 2854a 503520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862135
Row_Buffer_Locality_read = 0.900380
Row_Buffer_Locality_write = 0.438995
Bank_Level_Parallism = 2.350412
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.445591
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.195046 
total_CMD = 534119 
util_bw = 104178 
Wasted_Col = 81148 
Wasted_Row = 33733 
Idle = 315060 

BW Util Bottlenecks: 
RCDc_limit = 38797 
RCDWRc_limit = 9834 
WTRc_limit = 11907 
RTWc_limit = 38942 
CCDLc_limit = 34816 
rwq = 0 
CCDLc_limit_alone = 27650 
WTRc_limit_alone = 11233 
RTWc_limit_alone = 32450 

Commands details: 
total_CMD = 534119 
n_nop = 468802 
Read = 45794 
Write = 0 
L2_Alloc = 0 
L2_WB = 6295 
n_act = 6889 
n_pre = 6873 
n_ref = 0 
n_req = 49933 
total_req = 52089 

Dual Bus Interface Util: 
issued_total_row = 13762 
issued_total_col = 52089 
Row_Bus_Util =  0.025766 
CoL_Bus_Util = 0.097523 
Either_Row_CoL_Bus_Util = 0.122289 
Issued_on_Two_Bus_Simul_Util = 0.001000 
issued_two_Eff = 0.008176 
queue_avg = 3.156972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534119 n_nop=470202 n_act=6813 n_pre=6797 n_ref_event=0 n_req=48610 n_rd=44561 n_rd_L2_A=0 n_write=0 n_wr_bk=6192 bw_util=0.19
n_activity=263594 dram_eff=0.3851
bk0: 3161a 503257i bk1: 3315a 499527i bk2: 2977a 503125i bk3: 3009a 502427i bk4: 3150a 498888i bk5: 3376a 497556i bk6: 2838a 494928i bk7: 2864a 493206i bk8: 2612a 513539i bk9: 2484a 514245i bk10: 2292a 519739i bk11: 2268a 521276i bk12: 2649a 514726i bk13: 2529a 512843i bk14: 2467a 507621i bk15: 2570a 505458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.859946
Row_Buffer_Locality_read = 0.898880
Row_Buffer_Locality_write = 0.431465
Bank_Level_Parallism = 2.255804
Bank_Level_Parallism_Col = 2.173902
Bank_Level_Parallism_Ready = 1.410576
write_to_read_ratio_blp_rw_average = 0.298876
GrpLevelPara = 1.551081 

BW Util details:
bwutil = 0.190044 
total_CMD = 534119 
util_bw = 101506 
Wasted_Col = 82322 
Wasted_Row = 35198 
Idle = 315093 

BW Util Bottlenecks: 
RCDc_limit = 39608 
RCDWRc_limit = 10157 
WTRc_limit = 11078 
RTWc_limit = 38010 
CCDLc_limit = 34893 
rwq = 0 
CCDLc_limit_alone = 27604 
WTRc_limit_alone = 10440 
RTWc_limit_alone = 31359 

Commands details: 
total_CMD = 534119 
n_nop = 470202 
Read = 44561 
Write = 0 
L2_Alloc = 0 
L2_WB = 6192 
n_act = 6813 
n_pre = 6797 
n_ref = 0 
n_req = 48610 
total_req = 50753 

Dual Bus Interface Util: 
issued_total_row = 13610 
issued_total_col = 50753 
Row_Bus_Util =  0.025481 
CoL_Bus_Util = 0.095022 
Either_Row_CoL_Bus_Util = 0.119668 
Issued_on_Two_Bus_Simul_Util = 0.000835 
issued_two_Eff = 0.006978 
queue_avg = 2.850998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.851
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534119 n_nop=470284 n_act=6792 n_pre=6776 n_ref_event=4565658604079112714 n_req=48624 n_rd=44578 n_rd_L2_A=0 n_write=0 n_wr_bk=6159 bw_util=0.19
n_activity=262084 dram_eff=0.3872
bk0: 3201a 502000i bk1: 3268a 501211i bk2: 3092a 500894i bk3: 2929a 504306i bk4: 3333a 498831i bk5: 3329a 496800i bk6: 2989a 494911i bk7: 2797a 497853i bk8: 2564a 513220i bk9: 2520a 514816i bk10: 2360a 518581i bk11: 2104a 521165i bk12: 2677a 514084i bk13: 2452a 515252i bk14: 2635a 505367i bk15: 2328a 509059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860480
Row_Buffer_Locality_read = 0.899569
Row_Buffer_Locality_write = 0.429807
Bank_Level_Parallism = 2.242883
Bank_Level_Parallism_Col = 2.151343
Bank_Level_Parallism_Ready = 1.419530
write_to_read_ratio_blp_rw_average = 0.295573
GrpLevelPara = 1.545793 

BW Util details:
bwutil = 0.189984 
total_CMD = 534119 
util_bw = 101474 
Wasted_Col = 81539 
Wasted_Row = 34623 
Idle = 316483 

BW Util Bottlenecks: 
RCDc_limit = 38928 
RCDWRc_limit = 10086 
WTRc_limit = 11250 
RTWc_limit = 37593 
CCDLc_limit = 35115 
rwq = 0 
CCDLc_limit_alone = 27705 
WTRc_limit_alone = 10607 
RTWc_limit_alone = 30826 

Commands details: 
total_CMD = 534119 
n_nop = 470284 
Read = 44578 
Write = 0 
L2_Alloc = 0 
L2_WB = 6159 
n_act = 6792 
n_pre = 6776 
n_ref = 4565658604079112714 
n_req = 48624 
total_req = 50737 

Dual Bus Interface Util: 
issued_total_row = 13568 
issued_total_col = 50737 
Row_Bus_Util =  0.025403 
CoL_Bus_Util = 0.094992 
Either_Row_CoL_Bus_Util = 0.119515 
Issued_on_Two_Bus_Simul_Util = 0.000880 
issued_two_Eff = 0.007363 
queue_avg = 2.839289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.83929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=534119 n_nop=468402 n_act=7015 n_pre=6999 n_ref_event=0 n_req=50059 n_rd=45914 n_rd_L2_A=0 n_write=0 n_wr_bk=6322 bw_util=0.1956
n_activity=267702 dram_eff=0.3903
bk0: 3479a 498607i bk1: 3392a 498450i bk2: 3199a 499742i bk3: 2825a 503978i bk4: 3309a 499216i bk5: 3257a 496739i bk6: 3129a 493424i bk7: 2858a 494441i bk8: 2732a 512614i bk9: 2728a 512243i bk10: 2248a 518577i bk11: 2352a 519721i bk12: 2748a 513363i bk13: 2565a 511254i bk14: 2612a 506378i bk15: 2481a 504364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860045
Row_Buffer_Locality_read = 0.900009
Row_Buffer_Locality_write = 0.417370
Bank_Level_Parallism = 2.306393
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.428355
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.195597 
total_CMD = 534119 
util_bw = 104472 
Wasted_Col = 83072 
Wasted_Row = 35625 
Idle = 310950 

BW Util Bottlenecks: 
RCDc_limit = 39697 
RCDWRc_limit = 10801 
WTRc_limit = 11515 
RTWc_limit = 38865 
CCDLc_limit = 36037 
rwq = 0 
CCDLc_limit_alone = 28405 
WTRc_limit_alone = 10860 
RTWc_limit_alone = 31888 

Commands details: 
total_CMD = 534119 
n_nop = 468402 
Read = 45914 
Write = 0 
L2_Alloc = 0 
L2_WB = 6322 
n_act = 7015 
n_pre = 6999 
n_ref = 0 
n_req = 50059 
total_req = 52236 

Dual Bus Interface Util: 
issued_total_row = 14014 
issued_total_col = 52236 
Row_Bus_Util =  0.026238 
CoL_Bus_Util = 0.097798 
Either_Row_CoL_Bus_Util = 0.123038 
Issued_on_Two_Bus_Simul_Util = 0.000998 
issued_two_Eff = 0.008111 
queue_avg = 3.012218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.01222

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199359, Miss = 38109, Miss_rate = 0.191, Pending_hits = 43, Reservation_fails = 357
L2_cache_bank[1]: Access = 198465, Miss = 34365, Miss_rate = 0.173, Pending_hits = 16, Reservation_fails = 17
L2_cache_bank[2]: Access = 193945, Miss = 33934, Miss_rate = 0.175, Pending_hits = 35, Reservation_fails = 125
L2_cache_bank[3]: Access = 198379, Miss = 34208, Miss_rate = 0.172, Pending_hits = 15, Reservation_fails = 18
L2_cache_bank[4]: Access = 194689, Miss = 34745, Miss_rate = 0.178, Pending_hits = 54, Reservation_fails = 221
L2_cache_bank[5]: Access = 194829, Miss = 34905, Miss_rate = 0.179, Pending_hits = 21, Reservation_fails = 23
L2_cache_bank[6]: Access = 194036, Miss = 33737, Miss_rate = 0.174, Pending_hits = 11, Reservation_fails = 21
L2_cache_bank[7]: Access = 193859, Miss = 33981, Miss_rate = 0.175, Pending_hits = 34, Reservation_fails = 16
L2_cache_bank[8]: Access = 197393, Miss = 34588, Miss_rate = 0.175, Pending_hits = 21, Reservation_fails = 18
L2_cache_bank[9]: Access = 193471, Miss = 33092, Miss_rate = 0.171, Pending_hits = 17, Reservation_fails = 16
L2_cache_bank[10]: Access = 196848, Miss = 34618, Miss_rate = 0.176, Pending_hits = 15, Reservation_fails = 22
L2_cache_bank[11]: Access = 194711, Miss = 34040, Miss_rate = 0.175, Pending_hits = 22, Reservation_fails = 16
L2_total_cache_accesses = 2349984
L2_total_cache_misses = 414322
L2_total_cache_miss_rate = 0.1763
L2_total_cache_pending_hits = 304
L2_total_cache_reservation_fails = 870
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1801276
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 206735
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 133784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 122601
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2072296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277298
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 218
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.401
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=2349984
icnt_total_pkts_simt_to_mem=795477
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 89.696
	minimum = 5
	maximum = 537
Network latency average = 81.0761
	minimum = 5
	maximum = 537
Slowest packet = 2433211
Flit latency average = 81.0737
	minimum = 5
	maximum = 537
Slowest flit = 2433317
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.328121
	minimum = 0.131374 (at node 11)
	maximum = 0.570143 (at node 18)
Accepted packet rate average = 0.328121
	minimum = 0.175719 (at node 22)
	maximum = 0.488836 (at node 13)
Injected flit rate average = 0.328134
	minimum = 0.131383 (at node 11)
	maximum = 0.570143 (at node 18)
Accepted flit rate average= 0.328134
	minimum = 0.175738 (at node 22)
	maximum = 0.488836 (at node 13)
Injected packet length average = 1.00004
Accepted packet length average = 1.00004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.0916 (13 samples)
	minimum = 5 (13 samples)
	maximum = 183.385 (13 samples)
Network latency average = 26.5399 (13 samples)
	minimum = 5 (13 samples)
	maximum = 178 (13 samples)
Flit latency average = 26.5396 (13 samples)
	minimum = 5 (13 samples)
	maximum = 178 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.13609 (13 samples)
	minimum = 0.069837 (13 samples)
	maximum = 0.343006 (13 samples)
Accepted packet rate average = 0.13609 (13 samples)
	minimum = 0.0850312 (13 samples)
	maximum = 0.30351 (13 samples)
Injected flit rate average = 0.136092 (13 samples)
	minimum = 0.0698404 (13 samples)
	maximum = 0.343006 (13 samples)
Accepted flit rate average = 0.136092 (13 samples)
	minimum = 0.0850367 (13 samples)
	maximum = 0.30351 (13 samples)
Injected packet size average = 1.00002 (13 samples)
Accepted packet size average = 1.00002 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 52 sec (112 sec)
gpgpu_simulation_rate = 185660 (inst/sec)
gpgpu_simulation_rate = 3612 (cycle/sec)
gpgpu_silicon_slowdown = 193798x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 3591
gpu_sim_insn = 1323702
gpu_ipc =     368.6165
gpu_tot_sim_cycle = 408234
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =      54.1789
gpu_tot_issued_cta = 1792
gpu_occupancy = 82.0924% 
gpu_tot_occupancy = 73.2512% 
max_total_param_size = 0
gpu_stall_dramfull = 727424
gpu_stall_icnt2sh    = 1175248
partiton_level_parallism =       2.4238
partiton_level_parallism_total  =       1.9696
partiton_level_parallism_util =       2.9706
partiton_level_parallism_util_total  =       2.4350
L2_BW  =      63.8752 GB/Sec
L2_BW_total  =     129.5066 GB/Sec
gpu_total_sim_rate=194014

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 65894, Miss = 54251, Miss_rate = 0.823, Pending_hits = 6057, Reservation_fails = 227341
	L1D_cache_core[1]: Access = 63462, Miss = 52053, Miss_rate = 0.820, Pending_hits = 6085, Reservation_fails = 219573
	L1D_cache_core[2]: Access = 61877, Miss = 50798, Miss_rate = 0.821, Pending_hits = 5893, Reservation_fails = 217280
	L1D_cache_core[3]: Access = 63258, Miss = 51776, Miss_rate = 0.818, Pending_hits = 5942, Reservation_fails = 225352
	L1D_cache_core[4]: Access = 67055, Miss = 54972, Miss_rate = 0.820, Pending_hits = 6282, Reservation_fails = 231251
	L1D_cache_core[5]: Access = 65887, Miss = 54180, Miss_rate = 0.822, Pending_hits = 6236, Reservation_fails = 229805
	L1D_cache_core[6]: Access = 65231, Miss = 53888, Miss_rate = 0.826, Pending_hits = 6152, Reservation_fails = 232421
	L1D_cache_core[7]: Access = 61296, Miss = 50039, Miss_rate = 0.816, Pending_hits = 5895, Reservation_fails = 211281
	L1D_cache_core[8]: Access = 68180, Miss = 56007, Miss_rate = 0.821, Pending_hits = 6439, Reservation_fails = 235712
	L1D_cache_core[9]: Access = 61807, Miss = 50635, Miss_rate = 0.819, Pending_hits = 5831, Reservation_fails = 216933
	L1D_cache_core[10]: Access = 66203, Miss = 54680, Miss_rate = 0.826, Pending_hits = 6311, Reservation_fails = 231342
	L1D_cache_core[11]: Access = 63905, Miss = 52134, Miss_rate = 0.816, Pending_hits = 6015, Reservation_fails = 227899
	L1D_cache_core[12]: Access = 67135, Miss = 55294, Miss_rate = 0.824, Pending_hits = 6286, Reservation_fails = 237393
	L1D_cache_core[13]: Access = 68042, Miss = 56205, Miss_rate = 0.826, Pending_hits = 6491, Reservation_fails = 229480
	L1D_cache_core[14]: Access = 63827, Miss = 52400, Miss_rate = 0.821, Pending_hits = 6042, Reservation_fails = 227743
	L1D_total_cache_accesses = 973059
	L1D_total_cache_misses = 799312
	L1D_total_cache_miss_rate = 0.8214
	L1D_total_cache_pending_hits = 91957
	L1D_total_cache_reservation_fails = 3400806
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 77389
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 91721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518586
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3396624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 280726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 946522
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2887287
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 508775
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4182
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2509, 2602, 2790, 2395, 2810, 2281, 2227, 2646, 2105, 2206, 2468, 2603, 2328, 2302, 2716, 2277, 2670, 1905, 2217, 2977, 2488, 2527, 2361, 2213, 2332, 2567, 2310, 2777, 2079, 2201, 2109, 2388, 2590, 2636, 2806, 2661, 2414, 2434, 2507, 2776, 2485, 2109, 2810, 2508, 2421, 2274, 2130, 2564, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 3677478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 518586
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3118700
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 555389
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6492225	W0_Idle:229709	W0_Scoreboard:2991131	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:896356	WS1:900069	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4148688 {8:518586,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82973760 {40:2074344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283920 {8:285490,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 328 
averagemflatency = 403 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 24 
avg_icnt2sh_latency = 104 
mrq_lat_table:85116 	27595 	19284 	16569 	99980 	25401 	12350 	7365 	3397 	228 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	565725 	1186198 	596544 	11397 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	236414 	96870 	209167 	222540 	38861 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	104469 	92244 	97170 	150716 	1166169 	748377 	719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	184 	623 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       120       116       125        64        91        96        73       120       104       156       148        64       136        55        93 
dram[1]:       120       128        96        93        84       112        96        85       120       120       108       128        72        80        69        73 
dram[2]:       124       128        74        92       128       104        88        88       120       108       128       124        76        76        64       117 
dram[3]:       120       128       104       104        88       112        56        64       112       116       220       208       124        84        52       101 
dram[4]:       120       128       128        77       112       120        88        96       120       112       132       112       120        80        80        55 
dram[5]:       120       128       124       119       116       121        80        96       120       116       124       120        84        76        84        69 
maximum service time to same row:
dram[0]:      7648      7714      7976      8642     13934     13418      7825      5682      8585     10000     16100     19183     17647     15559      8009      8850 
dram[1]:     13766      7241      8172      7941      8910      9736      7315      7517      9410     12059     18878     26325     11411     14304     15128     15887 
dram[2]:     11429      7482      6406      8553      8467      9851      8303      7890     15081     11160     15781     18509     12509     10910     10734     10074 
dram[3]:     15386     12896      7089      9961     13751     21333     10200      8756     15316     11980      9753     31045     22075     14079     12002      8287 
dram[4]:     14297      8373      8390     11091      8887      9592      5481      7087     10029      7353     25714     13330     23989      9310      7328     10353 
dram[5]:     11439      7657      9988     11856      8033     10458      6093     10141     10017     20669     13508     13500     12938     13950     16047     13243 
average row accesses per activate:
dram[0]:  6.718631  6.650909  6.961945  6.670565  6.371585  6.017600  5.720613  5.796748  9.645522  9.365772 11.772093 13.787356  8.683099  9.031359  6.448661  6.440087 
dram[1]:  6.922465  6.783333  7.067983  6.662409  6.212224  6.474138  5.624573  5.482602  9.469178  9.701107 12.063492 12.088785  8.711410  7.754335  6.605598  6.619870 
dram[2]:  6.505475  6.602996  6.610365  6.764379  6.573237  6.797814  5.527646  5.848631 10.000000 10.816667 12.525510 12.286432  8.580441  9.038062  6.966184  6.772340 
dram[3]:  6.740310  6.817164  7.092873  6.794239  6.219469  6.605310  5.367314  5.223437  9.729452  9.409722 12.994535 13.285714  8.537267  8.009064  6.477752  7.091133 
dram[4]:  6.998020  6.623162  6.794059  7.489559  6.347079  6.466783  5.501582  5.848101  9.579310  9.143333 12.059406 12.282486  7.817416  8.717687  6.346237  6.847368 
dram[5]:  6.457770  6.504348  6.806201  7.324706  6.633093  6.369527  5.794542  5.616807  9.662295  8.990853 12.263158 12.612565  8.507463  8.081081  6.639269  6.439080 
average row locality = 297289/41298 = 7.198629
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       328       315       291       305       341       359       536       568       169       200        92        57       114        98       319       329 
dram[1]:       297       290       293       294       343       361       527       575       195       155        74        64       112       106       289       305 
dram[2]:       306       301       309       314       332       374       568       543       177       152        74        74       123       122       303       314 
dram[3]:       312       289       305       293       351       336       544       563       186       208        80        51       106       132       306       295 
dram[4]:       307       297       318       301       341       374       574       539       181       189        75        65       108       119       293       268 
dram[5]:       329       323       295       286       355       363       563       567       193       186        85        53       103       143       291       303 
total dram writes = 26231
bank skew: 575/51 = 11.27
chip skew: 4438/4280 = 1.04
average mf latency per bank:
dram[0]:      18899     22574     20974     23105     17208     19377     11164     12496     59853     44814    210178    416586    169790    230529     16845     18898
dram[1]:      17803     24493     17692     23858     15145     19525      9765     11892     35073     56859    218050    372517    146033    213069     15461     20571
dram[2]:      20237     20955     20656     20923     18529     16614     10469     11429     42874     53481    258846    282760    155953    153444     17849     18425
dram[3]:      18453     20442     18764     20157     16206     16892     10036      9884     39461     36679    220871    373880    168490    127661     16456     17463
dram[4]:      23466     18475     22257     18130     20656     14563     12209      9719     50299     36866    321560    273309    215491    136209     21415     16791
dram[5]:      22998     20014     25294     22207     20608     17344     12794     10650     49912     45867    291374    404234    238031    136635     22986     18770
maximum mf latency per bank:
dram[0]:       1642      1480      1368      1404      1450      1470      1385      1479      1567      1522      1345      1479      1434      1346      1354      1454
dram[1]:       1099      1330      1342      1500      1259      1517      1429      1409      1187      1475      1169      1537      1346      1657      1116      1314
dram[2]:       1462      1280      1369      1335      1385      1706      1385      1488      1464      1388      1328      1464      1207      1357      1301      1207
dram[3]:       1435      1271      1379      1340      1375      1513      1239      1327      1355      1355      1252      1411      1197      1610      1310      1331
dram[4]:       1306      1407      1371      1329      1470      1393      1466      1376      1638      1329      1415      1370      1298      1452      1398      1718
dram[5]:       1460      1512      1710      1317      1555      1451      1710      1502      1482      1374      1421      1347      1344      1484      1332      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538858 n_nop=474210 n_act=6879 n_pre=6863 n_ref_event=93957419232848 n_req=49298 n_rd=45191 n_rd_L2_A=0 n_write=0 n_wr_bk=6268 bw_util=0.191
n_activity=263934 dram_eff=0.3899
bk0: 3204a 506127i bk1: 3301a 504304i bk2: 3001a 507204i bk3: 3105a 505587i bk4: 3141a 503784i bk5: 3367a 499514i bk6: 2893a 498906i bk7: 3086a 497589i bk8: 2488a 519286i bk9: 2680a 518601i bk10: 2484a 522550i bk11: 2368a 524788i bk12: 2373a 519857i bk13: 2503a 519696i bk14: 2580a 510746i bk15: 2617a 508993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860623
Row_Buffer_Locality_read = 0.900290
Row_Buffer_Locality_write = 0.424154
Bank_Level_Parallism = 2.308606
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.424336
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.190993 
total_CMD = 538858 
util_bw = 102918 
Wasted_Col = 81108 
Wasted_Row = 35058 
Idle = 319774 

BW Util Bottlenecks: 
RCDc_limit = 38872 
RCDWRc_limit = 10174 
WTRc_limit = 10992 
RTWc_limit = 37905 
CCDLc_limit = 34952 
rwq = 0 
CCDLc_limit_alone = 27624 
WTRc_limit_alone = 10407 
RTWc_limit_alone = 31162 

Commands details: 
total_CMD = 538858 
n_nop = 474210 
Read = 45191 
Write = 0 
L2_Alloc = 0 
L2_WB = 6268 
n_act = 6879 
n_pre = 6863 
n_ref = 93957419232848 
n_req = 49298 
total_req = 51459 

Dual Bus Interface Util: 
issued_total_row = 13742 
issued_total_col = 51459 
Row_Bus_Util =  0.025502 
CoL_Bus_Util = 0.095496 
Either_Row_CoL_Bus_Util = 0.119972 
Issued_on_Two_Bus_Simul_Util = 0.001026 
issued_two_Eff = 0.008554 
queue_avg = 2.985785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538858 n_nop=473794 n_act=6935 n_pre=6919 n_ref_event=0 n_req=49554 n_rd=45503 n_rd_L2_A=0 n_write=0 n_wr_bk=6178 bw_util=0.1918
n_activity=266210 dram_eff=0.3883
bk0: 3164a 506690i bk1: 3325a 503835i bk2: 2940a 509435i bk3: 3321a 504186i bk4: 3286a 502413i bk5: 3370a 500272i bk6: 2841a 501038i bk7: 3132a 496181i bk8: 2656a 518149i bk9: 2540a 520370i bk10: 2240a 523984i bk11: 2552a 523287i bk12: 2500a 518488i bk13: 2572a 519270i bk14: 2311a 512386i bk15: 2753a 508699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860173
Row_Buffer_Locality_read = 0.899062
Row_Buffer_Locality_write = 0.423352
Bank_Level_Parallism = 2.281220
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.402015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191817 
total_CMD = 538858 
util_bw = 103362 
Wasted_Col = 82773 
Wasted_Row = 35013 
Idle = 317710 

BW Util Bottlenecks: 
RCDc_limit = 39700 
RCDWRc_limit = 10305 
WTRc_limit = 11355 
RTWc_limit = 38942 
CCDLc_limit = 36011 
rwq = 0 
CCDLc_limit_alone = 28466 
WTRc_limit_alone = 10765 
RTWc_limit_alone = 31987 

Commands details: 
total_CMD = 538858 
n_nop = 473794 
Read = 45503 
Write = 0 
L2_Alloc = 0 
L2_WB = 6178 
n_act = 6935 
n_pre = 6919 
n_ref = 0 
n_req = 49554 
total_req = 51681 

Dual Bus Interface Util: 
issued_total_row = 13854 
issued_total_col = 51681 
Row_Bus_Util =  0.025710 
CoL_Bus_Util = 0.095908 
Either_Row_CoL_Bus_Util = 0.120744 
Issued_on_Two_Bus_Simul_Util = 0.000874 
issued_two_Eff = 0.007239 
queue_avg = 2.906332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.90633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538858 n_nop=473227 n_act=6894 n_pre=6878 n_ref_event=0 n_req=50234 n_rd=46090 n_rd_L2_A=0 n_write=0 n_wr_bk=6303 bw_util=0.1945
n_activity=263694 dram_eff=0.3974
bk0: 3244a 506269i bk1: 3177a 504821i bk2: 3125a 504400i bk3: 3329a 504326i bk4: 3264a 501569i bk5: 3348a 501309i bk6: 3026a 498116i bk7: 3141a 495302i bk8: 2560a 519105i bk9: 2512a 519992i bk10: 2416a 523881i bk11: 2408a 523574i bk12: 2606a 518671i bk13: 2497a 519801i bk14: 2583a 508649i bk15: 2854a 508243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.862862
Row_Buffer_Locality_read = 0.900955
Row_Buffer_Locality_write = 0.439189
Bank_Level_Parallism = 2.346475
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.443070
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.194459 
total_CMD = 538858 
util_bw = 104786 
Wasted_Col = 81351 
Wasted_Row = 33775 
Idle = 318946 

BW Util Bottlenecks: 
RCDc_limit = 38825 
RCDWRc_limit = 9836 
WTRc_limit = 11907 
RTWc_limit = 38976 
CCDLc_limit = 34966 
rwq = 0 
CCDLc_limit_alone = 27799 
WTRc_limit_alone = 11233 
RTWc_limit_alone = 32483 

Commands details: 
total_CMD = 538858 
n_nop = 473227 
Read = 46090 
Write = 0 
L2_Alloc = 0 
L2_WB = 6303 
n_act = 6894 
n_pre = 6878 
n_ref = 0 
n_req = 50234 
total_req = 52393 

Dual Bus Interface Util: 
issued_total_row = 13772 
issued_total_col = 52393 
Row_Bus_Util =  0.025558 
CoL_Bus_Util = 0.097230 
Either_Row_CoL_Bus_Util = 0.121796 
Issued_on_Two_Bus_Simul_Util = 0.000991 
issued_two_Eff = 0.008136 
queue_avg = 3.133297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1333
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538858 n_nop=474615 n_act=6818 n_pre=6802 n_ref_event=0 n_req=48923 n_rd=44865 n_rd_L2_A=0 n_write=0 n_wr_bk=6204 bw_util=0.1895
n_activity=264802 dram_eff=0.3857
bk0: 3161a 507975i bk1: 3315a 504267i bk2: 2977a 507865i bk3: 3009a 507125i bk4: 3150a 503624i bk5: 3376a 502293i bk6: 2838a 499667i bk7: 2864a 497945i bk8: 2732a 518021i bk9: 2596a 518701i bk10: 2336a 524362i bk11: 2296a 525941i bk12: 2649a 519463i bk13: 2529a 517581i bk14: 2467a 512360i bk15: 2570a 510162i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860740
Row_Buffer_Locality_read = 0.899499
Row_Buffer_Locality_write = 0.432233
Bank_Level_Parallism = 2.252369
Bank_Level_Parallism_Col = 2.170000
Bank_Level_Parallism_Ready = 1.408156
write_to_read_ratio_blp_rw_average = 0.297853
GrpLevelPara = 1.550045 

BW Util details:
bwutil = 0.189545 
total_CMD = 538858 
util_bw = 102138 
Wasted_Col = 82545 
Wasted_Row = 35222 
Idle = 318953 

BW Util Bottlenecks: 
RCDc_limit = 39632 
RCDWRc_limit = 10166 
WTRc_limit = 11110 
RTWc_limit = 38040 
CCDLc_limit = 35050 
rwq = 0 
CCDLc_limit_alone = 27761 
WTRc_limit_alone = 10472 
RTWc_limit_alone = 31389 

Commands details: 
total_CMD = 538858 
n_nop = 474615 
Read = 44865 
Write = 0 
L2_Alloc = 0 
L2_WB = 6204 
n_act = 6818 
n_pre = 6802 
n_ref = 0 
n_req = 48923 
total_req = 51069 

Dual Bus Interface Util: 
issued_total_row = 13620 
issued_total_col = 51069 
Row_Bus_Util =  0.025276 
CoL_Bus_Util = 0.094773 
Either_Row_CoL_Bus_Util = 0.119221 
Issued_on_Two_Bus_Simul_Util = 0.000828 
issued_two_Eff = 0.006942 
queue_avg = 2.829818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82982
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538858 n_nop=474707 n_act=6796 n_pre=6780 n_ref_event=4565658604079112714 n_req=48930 n_rd=44878 n_rd_L2_A=0 n_write=0 n_wr_bk=6167 bw_util=0.1895
n_activity=263311 dram_eff=0.3877
bk0: 3201a 506738i bk1: 3268a 505949i bk2: 3092a 505612i bk3: 2929a 509043i bk4: 3333a 503569i bk5: 3329a 501538i bk6: 2989a 499647i bk7: 2797a 502592i bk8: 2672a 517719i bk9: 2640a 519287i bk10: 2396a 523243i bk11: 2140a 525828i bk12: 2677a 518823i bk13: 2452a 519992i bk14: 2635a 510078i bk15: 2328a 513792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.861271
Row_Buffer_Locality_read = 0.900196
Row_Buffer_Locality_write = 0.430158
Bank_Level_Parallism = 2.239330
Bank_Level_Parallism_Col = 2.147608
Bank_Level_Parallism_Ready = 1.417082
write_to_read_ratio_blp_rw_average = 0.294473
GrpLevelPara = 1.544676 

BW Util details:
bwutil = 0.189456 
total_CMD = 538858 
util_bw = 102090 
Wasted_Col = 81731 
Wasted_Row = 34660 
Idle = 320377 

BW Util Bottlenecks: 
RCDc_limit = 38952 
RCDWRc_limit = 10096 
WTRc_limit = 11259 
RTWc_limit = 37605 
CCDLc_limit = 35257 
rwq = 0 
CCDLc_limit_alone = 27847 
WTRc_limit_alone = 10616 
RTWc_limit_alone = 30838 

Commands details: 
total_CMD = 538858 
n_nop = 474707 
Read = 44878 
Write = 0 
L2_Alloc = 0 
L2_WB = 6167 
n_act = 6796 
n_pre = 6780 
n_ref = 4565658604079112714 
n_req = 48930 
total_req = 51045 

Dual Bus Interface Util: 
issued_total_row = 13576 
issued_total_col = 51045 
Row_Bus_Util =  0.025194 
CoL_Bus_Util = 0.094728 
Either_Row_CoL_Bus_Util = 0.119050 
Issued_on_Two_Bus_Simul_Util = 0.000872 
issued_two_Eff = 0.007326 
queue_avg = 2.817614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.81761
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=538858 n_nop=472845 n_act=7017 n_pre=7001 n_ref_event=0 n_req=50350 n_rd=46198 n_rd_L2_A=0 n_write=0 n_wr_bk=6330 bw_util=0.195
n_activity=268923 dram_eff=0.3907
bk0: 3479a 503345i bk1: 3392a 503188i bk2: 3199a 504480i bk3: 2825a 508717i bk4: 3309a 503955i bk5: 3257a 501476i bk6: 3129a 498164i bk7: 2858a 499181i bk8: 2840a 517154i bk9: 2840a 516753i bk10: 2284a 523230i bk11: 2380a 524392i bk12: 2748a 518099i bk13: 2565a 515991i bk14: 2612a 511096i bk15: 2481a 509101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.860814
Row_Buffer_Locality_read = 0.900580
Row_Buffer_Locality_write = 0.418353
Bank_Level_Parallism = 2.302821
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.426147
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.194960 
total_CMD = 538858 
util_bw = 105056 
Wasted_Col = 83263 
Wasted_Row = 35638 
Idle = 314901 

BW Util Bottlenecks: 
RCDc_limit = 39721 
RCDWRc_limit = 10801 
WTRc_limit = 11515 
RTWc_limit = 38878 
CCDLc_limit = 36194 
rwq = 0 
CCDLc_limit_alone = 28562 
WTRc_limit_alone = 10860 
RTWc_limit_alone = 31901 

Commands details: 
total_CMD = 538858 
n_nop = 472845 
Read = 46198 
Write = 0 
L2_Alloc = 0 
L2_WB = 6330 
n_act = 7017 
n_pre = 7001 
n_ref = 0 
n_req = 50350 
total_req = 52528 

Dual Bus Interface Util: 
issued_total_row = 14018 
issued_total_col = 52528 
Row_Bus_Util =  0.026014 
CoL_Bus_Util = 0.097480 
Either_Row_CoL_Bus_Util = 0.122505 
Issued_on_Two_Bus_Simul_Util = 0.000989 
issued_two_Eff = 0.008074 
queue_avg = 2.987674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98767

========= L2 cache stats =========
L2_cache_bank[0]: Access = 202095, Miss = 40477, Miss_rate = 0.200, Pending_hits = 43, Reservation_fails = 357
L2_cache_bank[1]: Access = 199145, Miss = 34681, Miss_rate = 0.174, Pending_hits = 16, Reservation_fails = 17
L2_cache_bank[2]: Access = 194633, Miss = 34274, Miss_rate = 0.176, Pending_hits = 35, Reservation_fails = 125
L2_cache_bank[3]: Access = 199059, Miss = 34512, Miss_rate = 0.173, Pending_hits = 15, Reservation_fails = 18
L2_cache_bank[4]: Access = 195377, Miss = 35069, Miss_rate = 0.179, Pending_hits = 54, Reservation_fails = 221
L2_cache_bank[5]: Access = 195509, Miss = 35221, Miss_rate = 0.180, Pending_hits = 21, Reservation_fails = 23
L2_cache_bank[6]: Access = 194724, Miss = 34065, Miss_rate = 0.175, Pending_hits = 11, Reservation_fails = 21
L2_cache_bank[7]: Access = 194539, Miss = 34293, Miss_rate = 0.176, Pending_hits = 34, Reservation_fails = 16
L2_cache_bank[8]: Access = 198073, Miss = 34900, Miss_rate = 0.176, Pending_hits = 21, Reservation_fails = 18
L2_cache_bank[9]: Access = 194151, Miss = 33424, Miss_rate = 0.172, Pending_hits = 17, Reservation_fails = 16
L2_cache_bank[10]: Access = 197528, Miss = 34930, Miss_rate = 0.177, Pending_hits = 15, Reservation_fails = 22
L2_cache_bank[11]: Access = 195391, Miss = 34356, Miss_rate = 0.176, Pending_hits = 22, Reservation_fails = 16
L2_total_cache_accesses = 2360224
L2_total_cache_misses = 420202
L2_total_cache_miss_rate = 0.1780
L2_total_cache_pending_hits = 304
L2_total_cache_reservation_fails = 870
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1801532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 218
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 208527
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 137888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21298
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 126179
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2074344
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285490
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 218
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.399
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=2360224
icnt_total_pkts_simt_to_mem=804181
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.1088
	minimum = 5
	maximum = 420
Network latency average = 60.3701
	minimum = 5
	maximum = 390
Slowest packet = 3148109
Flit latency average = 60.3701
	minimum = 5
	maximum = 390
Slowest flit = 3149664
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.195386
	minimum = 0.15149 (at node 1)
	maximum = 0.761905 (at node 15)
Accepted packet rate average = 0.195386
	minimum = 0.154275 (at node 16)
	maximum = 0.725146 (at node 15)
Injected flit rate average = 0.195386
	minimum = 0.15149 (at node 1)
	maximum = 0.761905 (at node 15)
Accepted flit rate average= 0.195386
	minimum = 0.154275 (at node 16)
	maximum = 0.725146 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.5928 (14 samples)
	minimum = 5 (14 samples)
	maximum = 200.286 (14 samples)
Network latency average = 28.9564 (14 samples)
	minimum = 5 (14 samples)
	maximum = 193.143 (14 samples)
Flit latency average = 28.9561 (14 samples)
	minimum = 5 (14 samples)
	maximum = 193.143 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.140325 (14 samples)
	minimum = 0.0756693 (14 samples)
	maximum = 0.372927 (14 samples)
Accepted packet rate average = 0.140325 (14 samples)
	minimum = 0.0899771 (14 samples)
	maximum = 0.333627 (14 samples)
Injected flit rate average = 0.140327 (14 samples)
	minimum = 0.0756725 (14 samples)
	maximum = 0.372927 (14 samples)
Accepted flit rate average = 0.140327 (14 samples)
	minimum = 0.0899822 (14 samples)
	maximum = 0.333627 (14 samples)
Injected packet size average = 1.00002 (14 samples)
Accepted packet size average = 1.00002 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 54 sec (114 sec)
gpgpu_simulation_rate = 194014 (inst/sec)
gpgpu_simulation_rate = 3581 (cycle/sec)
gpgpu_silicon_slowdown = 195476x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 100090
gpu_sim_insn = 2766132
gpu_ipc =      27.6364
gpu_tot_sim_cycle = 508324
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      48.9526
gpu_tot_issued_cta = 1920
gpu_occupancy = 76.5831% 
gpu_tot_occupancy = 73.9202% 
max_total_param_size = 0
gpu_stall_dramfull = 920809
gpu_stall_icnt2sh    = 1511432
partiton_level_parallism =       1.6832
partiton_level_parallism_total  =       1.9132
partiton_level_parallism_util =       2.0630
partiton_level_parallism_util_total  =       2.3612
L2_BW  =     146.5455 GB/Sec
L2_BW_total  =     132.8616 GB/Sec
gpu_total_sim_rate=176480

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 79104, Miss = 65668, Miss_rate = 0.830, Pending_hits = 6743, Reservation_fails = 303942
	L1D_cache_core[1]: Access = 76976, Miss = 63752, Miss_rate = 0.828, Pending_hits = 6783, Reservation_fails = 297619
	L1D_cache_core[2]: Access = 74150, Miss = 61450, Miss_rate = 0.829, Pending_hits = 6504, Reservation_fails = 288873
	L1D_cache_core[3]: Access = 75724, Miss = 62560, Miss_rate = 0.826, Pending_hits = 6567, Reservation_fails = 300930
	L1D_cache_core[4]: Access = 79362, Miss = 65648, Miss_rate = 0.827, Pending_hits = 6889, Reservation_fails = 306559
	L1D_cache_core[5]: Access = 78984, Miss = 65455, Miss_rate = 0.829, Pending_hits = 6900, Reservation_fails = 304243
	L1D_cache_core[6]: Access = 79018, Miss = 65756, Miss_rate = 0.832, Pending_hits = 6870, Reservation_fails = 310935
	L1D_cache_core[7]: Access = 73456, Miss = 60532, Miss_rate = 0.824, Pending_hits = 6524, Reservation_fails = 283517
	L1D_cache_core[8]: Access = 81899, Miss = 67897, Miss_rate = 0.829, Pending_hits = 7113, Reservation_fails = 316321
	L1D_cache_core[9]: Access = 73849, Miss = 61073, Miss_rate = 0.827, Pending_hits = 6452, Reservation_fails = 290044
	L1D_cache_core[10]: Access = 79987, Miss = 66641, Miss_rate = 0.833, Pending_hits = 6986, Reservation_fails = 310429
	L1D_cache_core[11]: Access = 76287, Miss = 62871, Miss_rate = 0.824, Pending_hits = 6655, Reservation_fails = 303512
	L1D_cache_core[12]: Access = 79211, Miss = 65788, Miss_rate = 0.831, Pending_hits = 6914, Reservation_fails = 310012
	L1D_cache_core[13]: Access = 81827, Miss = 68138, Miss_rate = 0.833, Pending_hits = 7188, Reservation_fails = 309323
	L1D_cache_core[14]: Access = 77395, Miss = 64129, Miss_rate = 0.829, Pending_hits = 6731, Reservation_fails = 308639
	L1D_total_cache_accesses = 1167229
	L1D_total_cache_misses = 967358
	L1D_total_cache_miss_rate = 0.8288
	L1D_total_cache_pending_hits = 101819
	L1D_total_cache_reservation_fails = 4544898
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.095
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 680699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4540716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1115788
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3837885
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 702269
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4182
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2971, 2993, 3159, 2871, 3306, 2704, 2670, 3067, 2505, 2661, 2933, 2970, 2719, 2681, 3161, 2645, 3049, 2261, 2617, 3303, 2953, 2918, 2751, 2658, 2786, 3011, 2829, 3252, 2535, 2644, 2619, 2820, 3022, 3057, 3270, 3009, 2837, 2889, 2877, 3240, 2822, 2541, 3189, 2917, 2876, 2726, 2520, 3019, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 4847943
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 680699
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4148180
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8333854	W0_Idle:239677	W0_Scoreboard:3738904	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:1043566	WS1:1045035	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5445592 {8:680699,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108911840 {40:2722796,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334784 {8:291848,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 328 
averagemflatency = 400 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 105 
mrq_lat_table:105197 	36932 	26988 	21733 	116452 	30676 	16527 	10487 	4841 	237 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	716437 	1557900 	725762 	14575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	253923 	111008 	261606 	295091 	50623 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	117517 	109479 	119871 	192502 	1509667 	964909 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	195 	807 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       120       116       125        72        91        96        88       120       114       156       148       108       136       112       104 
dram[1]:       124       128        96        96        84       112        96        85       124       120       128       128        89        96        77       101 
dram[2]:       128       128        88       108       128       104        88        88       120       114       128       124        96        96        96       117 
dram[3]:       124       128       104       128        88       112        77        64       122       116       220       208       124       112        73       101 
dram[4]:       120       128       128       120       112       120        88        96       120       121       132       112       120       108       116       100 
dram[5]:       124       128       124       119       128       121        80        96       120       116       124       120       112        76        84       124 
maximum service time to same row:
dram[0]:     12707     12271     10709      9155     18685     13418      7825      7905      8585     10000     16100     19183     17647     15559     13438     17856 
dram[1]:     14222     11927     19502     11871      9715     14634     13769      7517     13889     12059     18878     26325     11411     14304     15128     15887 
dram[2]:     11429      9890      6537     10347     10250     18409      8303      7890     15081     11160     15781     18509     13584     13778     17256     10175 
dram[3]:     15386     12896      7089      9961     13751     21333     10200      8756     15316     11980      9753     31045     22075     21194     14320      9614 
dram[4]:     16263     10171      9627     11091     11797     18304      6683      7622     10120      8573     25714     18250     23989     20115     22109     16807 
dram[5]:     12847     10598      9988     11856     13350     13583      9249     10141     10017     20669     13508     16095     13516     13950     17675     13243 
average row accesses per activate:
dram[0]:  7.433164  7.468647  7.869318  7.339100  6.882540  6.543785  6.107450  6.099727 10.068750  9.612360 12.554217 14.500000  9.498471  9.981250  7.172619  7.130769 
dram[1]:  7.877737  7.556114  7.845560  7.315360  6.685460  7.058193  6.056196  5.802031  9.571428  9.932927 13.444445 13.069387  9.453217  8.352792  7.110638  7.206501 
dram[2]:  7.365289  7.345700  7.353345  7.391015  7.090620  7.501634  5.862667  6.088977  9.905326 10.600000 13.511111 13.819004  9.407822  9.750000  7.516667  7.276952 
dram[3]:  7.726786  7.690189  7.787992  7.493716  6.842434  7.151563  5.682243  5.636005  9.607735  9.471751 13.755760 14.154590  9.494382  9.125348  7.293750  7.732906 
dram[4]:  7.817857  7.361526  7.513986  8.445361  6.933029  6.947531  5.869333  6.238024  9.601124  9.297814 13.090129 13.128572  8.723785  9.596386  7.058139  7.654292 
dram[5]:  7.107034  7.277778  7.561525  8.149284  7.252007  6.982946  6.151433  5.976057  9.739011  9.446475 13.360360 13.790909  9.354054  8.805264  7.271630  7.116700 
average row locality = 370074/47352 = 7.815382
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       368       353       329       338       398       419       684       726       233       262       117        78       125       114       350       361 
dram[1]:       331       326       332       326       403       417       676       733       261       219        97        84       124       120       331       341 
dram[2]:       343       337       350       349       390       438       725       700       245       214        98        92       131       136       336       348 
dram[3]:       351       329       343       335       416       407       693       716       250       276       105        71       121       142       349       328 
dram[4]:       339       334       350       341       405       445       727       688       244       258        96        85       119       132       332       308 
dram[5]:       369       357       332       320       416       429       714       714       258       253       102        72       114       156       329       332 
total dram writes = 31310
bank skew: 733/71 = 10.32
chip skew: 5267/5121 = 1.03
average mf latency per bank:
dram[0]:      19892     24130     22152     24858     17815     19670     10633     11863     48360     39144    215957    396209    205994    263213     18380     21139
dram[1]:      19539     26314     19310     26384     16014     20794      9655     11892     30977     47674    226288    391202    181730    262459     16966     22709
dram[2]:      21334     21471     21499     21529     18594     16625      9936     10724     35868     42955    250218    286337    190225    173123     19161     19261
dram[3]:      20819     21570     21377     21496     17437     17257     10341      9902     35151     31899    240899    360876    216041    160935     18423     19188
dram[4]:      24464     19768     23472     19490     20196     14720     11442      9510     41704     31516    309999    280964    243472    165263     21797     17930
dram[5]:      25197     21399     28144     23842     21678     17699     12665     10339     43273     38401    335890    387246    297518    164170     25171     20577
maximum mf latency per bank:
dram[0]:       1642      1480      1368      1404      1450      1470      1385      1479      1567      1522      1345      1479      1434      1346      1354      1454
dram[1]:       1099      1625      1342      1500      1643      1633      1429      1409      1239      1475      1195      1537      1672      1657      1116      1314
dram[2]:       1462      1280      1369      1335      1385      1706      1568      1488      1464      1459      1328      1464      1207      1366      1301      1207
dram[3]:       1435      1271      1379      1340      1375      1593      1321      1327      1355      1383      1415      1411      1516      1610      1310      1331
dram[4]:       1306      1407      1371      1334      1470      1393      1466      1376      1638      1329      1415      1400      1298      1533      1398      1718
dram[5]:       1460      1512      1710      1317      1555      1451      1710      1502      1491      1374      1421      1347      1478      1484      1332      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670976 n_nop=591872 n_act=7881 n_pre=7865 n_ref_event=93957419232848 n_req=61393 n_rd=56587 n_rd_L2_A=0 n_write=0 n_wr_bk=7395 bw_util=0.1907
n_activity=320789 dram_eff=0.3989
bk0: 4016a 632260i bk1: 4129a 630708i bk2: 3821a 633020i bk3: 3885a 630472i bk4: 3925a 628094i bk5: 4187a 623673i bk6: 3709a 622510i bk7: 3886a 620651i bk8: 3080a 646382i bk9: 3264a 645554i bk10: 3060a 651126i bk11: 2940a 653645i bk12: 3001a 647481i bk13: 3091a 648080i bk14: 3268a 636941i bk15: 3325a 634026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871761
Row_Buffer_Locality_read = 0.909502
Row_Buffer_Locality_write = 0.427382
Bank_Level_Parallism = 2.329800
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.442755
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.190713 
total_CMD = 670976 
util_bw = 127964 
Wasted_Col = 95770 
Wasted_Row = 40875 
Idle = 406367 

BW Util Bottlenecks: 
RCDc_limit = 44157 
RCDWRc_limit = 11835 
WTRc_limit = 12156 
RTWc_limit = 44414 
CCDLc_limit = 42769 
rwq = 0 
CCDLc_limit_alone = 34112 
WTRc_limit_alone = 11496 
RTWc_limit_alone = 36417 

Commands details: 
total_CMD = 670976 
n_nop = 591872 
Read = 56587 
Write = 0 
L2_Alloc = 0 
L2_WB = 7395 
n_act = 7881 
n_pre = 7865 
n_ref = 93957419232848 
n_req = 61393 
total_req = 63982 

Dual Bus Interface Util: 
issued_total_row = 15746 
issued_total_col = 63982 
Row_Bus_Util =  0.023467 
CoL_Bus_Util = 0.095357 
Either_Row_CoL_Bus_Util = 0.117894 
Issued_on_Two_Bus_Simul_Util = 0.000930 
issued_two_Eff = 0.007888 
queue_avg = 3.069110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06911
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670976 n_nop=591365 n_act=7965 n_pre=7949 n_ref_event=0 n_req=61675 n_rd=56899 n_rd_L2_A=0 n_write=0 n_wr_bk=7335 bw_util=0.1915
n_activity=324216 dram_eff=0.3962
bk0: 3960a 632984i bk1: 4125a 629583i bk2: 3736a 634650i bk3: 4101a 629645i bk4: 4078a 626609i bk5: 4174a 625069i bk6: 3649a 624430i bk7: 3976a 618865i bk8: 3256a 645293i bk9: 3124a 647663i bk10: 2848a 652567i bk11: 3152a 651618i bk12: 3124a 646152i bk13: 3168a 647052i bk14: 3015a 637955i bk15: 3413a 634546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870953
Row_Buffer_Locality_read = 0.908048
Row_Buffer_Locality_write = 0.429020
Bank_Level_Parallism = 2.300711
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.424722
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191464 
total_CMD = 670976 
util_bw = 128468 
Wasted_Col = 98140 
Wasted_Row = 41208 
Idle = 403160 

BW Util Bottlenecks: 
RCDc_limit = 45425 
RCDWRc_limit = 11935 
WTRc_limit = 12775 
RTWc_limit = 45420 
CCDLc_limit = 44191 
rwq = 0 
CCDLc_limit_alone = 35284 
WTRc_limit_alone = 12107 
RTWc_limit_alone = 37181 

Commands details: 
total_CMD = 670976 
n_nop = 591365 
Read = 56899 
Write = 0 
L2_Alloc = 0 
L2_WB = 7335 
n_act = 7965 
n_pre = 7949 
n_ref = 0 
n_req = 61675 
total_req = 64234 

Dual Bus Interface Util: 
issued_total_row = 15914 
issued_total_col = 64234 
Row_Bus_Util =  0.023718 
CoL_Bus_Util = 0.095732 
Either_Row_CoL_Bus_Util = 0.118650 
Issued_on_Two_Bus_Simul_Util = 0.000800 
issued_two_Eff = 0.006745 
queue_avg = 3.001353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.00135
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670976 n_nop=590763 n_act=7928 n_pre=7912 n_ref_event=0 n_req=62377 n_rd=57478 n_rd_L2_A=0 n_write=0 n_wr_bk=7497 bw_util=0.1937
n_activity=321888 dram_eff=0.4037
bk0: 4088a 631520i bk1: 3965a 630371i bk2: 3929a 628847i bk3: 4081a 629368i bk4: 4028a 626200i bk5: 4148a 626165i bk6: 3826a 621358i bk7: 3985a 617060i bk8: 3192a 646204i bk9: 3096a 647124i bk10: 2984a 652454i bk11: 3004a 652369i bk12: 3238a 646692i bk13: 3105a 647649i bk14: 3263a 634098i bk15: 3546a 633435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872982
Row_Buffer_Locality_read = 0.909287
Row_Buffer_Locality_write = 0.447030
Bank_Level_Parallism = 2.364600
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.451684
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193673 
total_CMD = 670976 
util_bw = 129950 
Wasted_Col = 96782 
Wasted_Row = 40039 
Idle = 404205 

BW Util Bottlenecks: 
RCDc_limit = 44555 
RCDWRc_limit = 11451 
WTRc_limit = 13268 
RTWc_limit = 45767 
CCDLc_limit = 42885 
rwq = 0 
CCDLc_limit_alone = 34341 
WTRc_limit_alone = 12517 
RTWc_limit_alone = 37974 

Commands details: 
total_CMD = 670976 
n_nop = 590763 
Read = 57478 
Write = 0 
L2_Alloc = 0 
L2_WB = 7497 
n_act = 7928 
n_pre = 7912 
n_ref = 0 
n_req = 62377 
total_req = 64975 

Dual Bus Interface Util: 
issued_total_row = 15840 
issued_total_col = 64975 
Row_Bus_Util =  0.023607 
CoL_Bus_Util = 0.096837 
Either_Row_CoL_Bus_Util = 0.119547 
Issued_on_Two_Bus_Simul_Util = 0.000897 
issued_two_Eff = 0.007505 
queue_avg = 3.224984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670976 n_nop=592098 n_act=7830 n_pre=7814 n_ref_event=0 n_req=61150 n_rd=56373 n_rd_L2_A=0 n_write=0 n_wr_bk=7372 bw_util=0.19
n_activity=322439 dram_eff=0.3954
bk0: 3973a 634028i bk1: 4091a 630086i bk2: 3801a 632791i bk3: 3829a 632628i bk4: 3970a 627836i bk5: 4168a 626530i bk6: 3678a 622272i bk7: 3716a 620831i bk8: 3316a 645046i bk9: 3188a 645449i bk10: 2924a 652615i bk11: 2888a 654337i bk12: 3269a 647405i bk13: 3141a 645403i bk14: 3159a 638275i bk15: 3262a 635919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872036
Row_Buffer_Locality_read = 0.908964
Row_Buffer_Locality_write = 0.436257
Bank_Level_Parallism = 2.285502
Bank_Level_Parallism_Col = 2.224690
Bank_Level_Parallism_Ready = 1.432163
write_to_read_ratio_blp_rw_average = 0.291848
GrpLevelPara = 1.559344 

BW Util details:
bwutil = 0.190007 
total_CMD = 670976 
util_bw = 127490 
Wasted_Col = 97585 
Wasted_Row = 41360 
Idle = 404541 

BW Util Bottlenecks: 
RCDc_limit = 45050 
RCDWRc_limit = 11792 
WTRc_limit = 12339 
RTWc_limit = 44468 
CCDLc_limit = 43067 
rwq = 0 
CCDLc_limit_alone = 34515 
WTRc_limit_alone = 11626 
RTWc_limit_alone = 36629 

Commands details: 
total_CMD = 670976 
n_nop = 592098 
Read = 56373 
Write = 0 
L2_Alloc = 0 
L2_WB = 7372 
n_act = 7830 
n_pre = 7814 
n_ref = 0 
n_req = 61150 
total_req = 63745 

Dual Bus Interface Util: 
issued_total_row = 15644 
issued_total_col = 63745 
Row_Bus_Util =  0.023315 
CoL_Bus_Util = 0.095003 
Either_Row_CoL_Bus_Util = 0.117557 
Issued_on_Two_Bus_Simul_Util = 0.000762 
issued_two_Eff = 0.006478 
queue_avg = 2.980521 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98052
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670976 n_nop=592404 n_act=7786 n_pre=7770 n_ref_event=4565658604079112714 n_req=61003 n_rd=56230 n_rd_L2_A=0 n_write=0 n_wr_bk=7326 bw_util=0.1894
n_activity=320046 dram_eff=0.3972
bk0: 4001a 632290i bk1: 4060a 631980i bk2: 3916a 630798i bk3: 3757a 633998i bk4: 4145a 628389i bk5: 4077a 625628i bk6: 3817a 622686i bk7: 3637a 625661i bk8: 3260a 644516i bk9: 3244a 645772i bk10: 2996a 651503i bk11: 2708a 654534i bk12: 3293a 646189i bk13: 3060a 646878i bk14: 3279a 636224i bk15: 2980a 640022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872498
Row_Buffer_Locality_read = 0.909532
Row_Buffer_Locality_write = 0.436204
Bank_Level_Parallism = 2.281780
Bank_Level_Parallism_Col = 2.217075
Bank_Level_Parallism_Ready = 1.447483
write_to_read_ratio_blp_rw_average = 0.288675
GrpLevelPara = 1.559934 

BW Util details:
bwutil = 0.189443 
total_CMD = 670976 
util_bw = 127112 
Wasted_Col = 96361 
Wasted_Row = 40889 
Idle = 406614 

BW Util Bottlenecks: 
RCDc_limit = 44301 
RCDWRc_limit = 11680 
WTRc_limit = 12623 
RTWc_limit = 43646 
CCDLc_limit = 42799 
rwq = 0 
CCDLc_limit_alone = 34092 
WTRc_limit_alone = 11875 
RTWc_limit_alone = 35687 

Commands details: 
total_CMD = 670976 
n_nop = 592404 
Read = 56230 
Write = 0 
L2_Alloc = 0 
L2_WB = 7326 
n_act = 7786 
n_pre = 7770 
n_ref = 4565658604079112714 
n_req = 61003 
total_req = 63556 

Dual Bus Interface Util: 
issued_total_row = 15556 
issued_total_col = 63556 
Row_Bus_Util =  0.023184 
CoL_Bus_Util = 0.094722 
Either_Row_CoL_Bus_Util = 0.117101 
Issued_on_Two_Bus_Simul_Util = 0.000805 
issued_two_Eff = 0.006873 
queue_avg = 2.967801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9678
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=670976 n_nop=590507 n_act=8003 n_pre=7987 n_ref_event=0 n_req=62476 n_rd=57611 n_rd_L2_A=0 n_write=0 n_wr_bk=7461 bw_util=0.194
n_activity=325588 dram_eff=0.3997
bk0: 4256a 628311i bk1: 4192a 628243i bk2: 4011a 629417i bk3: 3657a 633547i bk4: 4081a 628308i bk5: 4073a 626066i bk6: 3929a 621109i bk7: 3666a 621987i bk8: 3384a 644201i bk9: 3456a 643830i bk10: 2908a 651618i bk11: 2992a 653124i bk12: 3348a 645880i bk13: 3201a 643052i bk14: 3280a 637504i bk15: 3177a 634208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872047
Row_Buffer_Locality_read = 0.909358
Row_Buffer_Locality_write = 0.430216
Bank_Level_Parallism = 2.340846
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.451353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193962 
total_CMD = 670976 
util_bw = 130144 
Wasted_Col = 98122 
Wasted_Row = 41496 
Idle = 401214 

BW Util Bottlenecks: 
RCDc_limit = 45118 
RCDWRc_limit = 12279 
WTRc_limit = 12819 
RTWc_limit = 45726 
CCDLc_limit = 44332 
rwq = 0 
CCDLc_limit_alone = 35334 
WTRc_limit_alone = 12100 
RTWc_limit_alone = 37447 

Commands details: 
total_CMD = 670976 
n_nop = 590507 
Read = 57611 
Write = 0 
L2_Alloc = 0 
L2_WB = 7461 
n_act = 8003 
n_pre = 7987 
n_ref = 0 
n_req = 62476 
total_req = 65072 

Dual Bus Interface Util: 
issued_total_row = 15990 
issued_total_col = 65072 
Row_Bus_Util =  0.023831 
CoL_Bus_Util = 0.096981 
Either_Row_CoL_Bus_Util = 0.119928 
Issued_on_Two_Bus_Simul_Util = 0.000884 
issued_two_Eff = 0.007369 
queue_avg = 3.097536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 256393, Miss = 46444, Miss_rate = 0.181, Pending_hits = 43, Reservation_fails = 362
L2_cache_bank[1]: Access = 254562, Miss = 40605, Miss_rate = 0.160, Pending_hits = 20, Reservation_fails = 23
L2_cache_bank[2]: Access = 248705, Miss = 40257, Miss_rate = 0.162, Pending_hits = 35, Reservation_fails = 132
L2_cache_bank[3]: Access = 254415, Miss = 40457, Miss_rate = 0.159, Pending_hits = 17, Reservation_fails = 24
L2_cache_bank[4]: Access = 249016, Miss = 41083, Miss_rate = 0.165, Pending_hits = 54, Reservation_fails = 223
L2_cache_bank[5]: Access = 248896, Miss = 41169, Miss_rate = 0.165, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[6]: Access = 249848, Miss = 40077, Miss_rate = 0.160, Pending_hits = 11, Reservation_fails = 25
L2_cache_bank[7]: Access = 248866, Miss = 40286, Miss_rate = 0.162, Pending_hits = 34, Reservation_fails = 18
L2_cache_bank[8]: Access = 253109, Miss = 40876, Miss_rate = 0.161, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[9]: Access = 247818, Miss = 39341, Miss_rate = 0.159, Pending_hits = 17, Reservation_fails = 20
L2_cache_bank[10]: Access = 253328, Miss = 40821, Miss_rate = 0.161, Pending_hits = 28, Reservation_fails = 25
L2_cache_bank[11]: Access = 250078, Miss = 40401, Miss_rate = 0.162, Pending_hits = 22, Reservation_fails = 18
L2_total_cache_accesses = 3015034
L2_total_cache_misses = 491817
L2_total_cache_miss_rate = 0.1631
L2_total_cache_pending_hits = 323
L2_total_cache_reservation_fails = 920
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2381515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 260256
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 141081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 127646
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2722796
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291848
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 268
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.416
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=3015034
icnt_total_pkts_simt_to_mem=972652
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 88.2715
	minimum = 5
	maximum = 481
Network latency average = 79.8435
	minimum = 5
	maximum = 481
Slowest packet = 3465804
Flit latency average = 79.8435
	minimum = 5
	maximum = 481
Slowest flit = 3465931
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.304645
	minimum = 0.104496 (at node 9)
	maximum = 0.557498 (at node 25)
Accepted packet rate average = 0.304645
	minimum = 0.137446 (at node 20)
	maximum = 0.465541 (at node 10)
Injected flit rate average = 0.304645
	minimum = 0.104496 (at node 9)
	maximum = 0.557498 (at node 25)
Accepted flit rate average= 0.304645
	minimum = 0.137446 (at node 20)
	maximum = 0.465541 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.4381 (15 samples)
	minimum = 5 (15 samples)
	maximum = 219 (15 samples)
Network latency average = 32.3489 (15 samples)
	minimum = 5 (15 samples)
	maximum = 212.333 (15 samples)
Flit latency average = 32.3486 (15 samples)
	minimum = 5 (15 samples)
	maximum = 212.333 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.15128 (15 samples)
	minimum = 0.0775911 (15 samples)
	maximum = 0.385232 (15 samples)
Accepted packet rate average = 0.15128 (15 samples)
	minimum = 0.0931417 (15 samples)
	maximum = 0.342421 (15 samples)
Injected flit rate average = 0.151282 (15 samples)
	minimum = 0.0775941 (15 samples)
	maximum = 0.385232 (15 samples)
Accepted flit rate average = 0.151282 (15 samples)
	minimum = 0.0931465 (15 samples)
	maximum = 0.342421 (15 samples)
Injected packet size average = 1.00001 (15 samples)
Accepted packet size average = 1.00001 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 21 sec (141 sec)
gpgpu_simulation_rate = 176480 (inst/sec)
gpgpu_simulation_rate = 3605 (cycle/sec)
gpgpu_silicon_slowdown = 194174x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 2540
gpu_sim_insn = 1122762
gpu_ipc =     442.0323
gpu_tot_sim_cycle = 510864
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =      50.9070
gpu_tot_issued_cta = 2048
gpu_occupancy = 69.6078% 
gpu_tot_occupancy = 73.8985% 
max_total_param_size = 0
gpu_stall_dramfull = 920809
gpu_stall_icnt2sh    = 1511432
partiton_level_parallism =       1.3181
partiton_level_parallism_total  =       1.9102
partiton_level_parallism_util =       2.2853
partiton_level_parallism_util_total  =       2.3609
L2_BW  =      43.0715 GB/Sec
L2_BW_total  =     132.4152 GB/Sec
gpu_total_sim_rate=181864

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 79416, Miss = 65857, Miss_rate = 0.829, Pending_hits = 6839, Reservation_fails = 303942
	L1D_cache_core[1]: Access = 77316, Miss = 63954, Miss_rate = 0.827, Pending_hits = 6891, Reservation_fails = 297619
	L1D_cache_core[2]: Access = 74502, Miss = 61664, Miss_rate = 0.828, Pending_hits = 6612, Reservation_fails = 288873
	L1D_cache_core[3]: Access = 76016, Miss = 62730, Miss_rate = 0.825, Pending_hits = 6663, Reservation_fails = 300930
	L1D_cache_core[4]: Access = 79670, Miss = 65831, Miss_rate = 0.826, Pending_hits = 6985, Reservation_fails = 306559
	L1D_cache_core[5]: Access = 79348, Miss = 65680, Miss_rate = 0.828, Pending_hits = 7008, Reservation_fails = 304243
	L1D_cache_core[6]: Access = 79338, Miss = 65937, Miss_rate = 0.831, Pending_hits = 6978, Reservation_fails = 310935
	L1D_cache_core[7]: Access = 73760, Miss = 60714, Miss_rate = 0.823, Pending_hits = 6620, Reservation_fails = 283517
	L1D_cache_core[8]: Access = 82211, Miss = 68085, Miss_rate = 0.828, Pending_hits = 7209, Reservation_fails = 316321
	L1D_cache_core[9]: Access = 74153, Miss = 61255, Miss_rate = 0.826, Pending_hits = 6548, Reservation_fails = 290044
	L1D_cache_core[10]: Access = 80287, Miss = 66819, Miss_rate = 0.832, Pending_hits = 7082, Reservation_fails = 310429
	L1D_cache_core[11]: Access = 76631, Miss = 63076, Miss_rate = 0.823, Pending_hits = 6763, Reservation_fails = 303512
	L1D_cache_core[12]: Access = 79555, Miss = 65998, Miss_rate = 0.830, Pending_hits = 7022, Reservation_fails = 310012
	L1D_cache_core[13]: Access = 82143, Miss = 68321, Miss_rate = 0.832, Pending_hits = 7296, Reservation_fails = 309323
	L1D_cache_core[14]: Access = 77767, Miss = 64360, Miss_rate = 0.828, Pending_hits = 6839, Reservation_fails = 308639
	L1D_total_cache_accesses = 1172113
	L1D_total_cache_misses = 970281
	L1D_total_cache_miss_rate = 0.8278
	L1D_total_cache_pending_hits = 103355
	L1D_total_cache_reservation_fails = 4544898
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.094
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 681211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4540716
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 196128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1139813
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3837885
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 702269
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4182
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3047, 3069, 3235, 2947, 3382, 2758, 2735, 3143, 2559, 2726, 2987, 3035, 2795, 2757, 3226, 2710, 3103, 2326, 2693, 3357, 3029, 2983, 2838, 2723, 2851, 3076, 2883, 3306, 2600, 2698, 2684, 2874, 3069, 3093, 3306, 3067, 2895, 2936, 2924, 3276, 2869, 2577, 3225, 2953, 2923, 2773, 2556, 3066, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 4847943
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 681211
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4148180
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 696374
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8338636	W0_Idle:245632	W0_Scoreboard:3756562	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:1066046	WS1:1067218	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5449688 {8:681211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108993760 {40:2724844,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2357472 {8:294684,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 328 
averagemflatency = 400 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 105 
mrq_lat_table:105891 	37359 	27359 	22060 	116609 	30681 	16527 	10487 	4841 	237 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	720781 	1558440 	725762 	14575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	256973 	111306 	261606 	295091 	50623 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	121224 	110147 	120380 	192502 	1509667 	964909 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	201 	807 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       120       116       125        72        91        96        88       120       114       156       148       108       136       112       104 
dram[1]:       124       128        96        96        84       112        96        85       124       120       128       128        89        96        77       101 
dram[2]:       128       128        88       108       128       104        88        88       120       114       128       124        96        96        96       117 
dram[3]:       124       128       104       128        88       112        77        64       122       116       220       208       124       112        73       101 
dram[4]:       120       128       128       120       112       120        88        96       120       121       132       112       120       108       116       100 
dram[5]:       124       128       124       119       128       121        80        96       120       116       124       120       112        76        84       124 
maximum service time to same row:
dram[0]:     12707     12271     10709      9155     18685     13418      7825      7905      8585     10000     16100     19183     17647     15559     13438     17856 
dram[1]:     14222     11927     19502     11871      9715     14634     13769      7517     13889     12059     18878     26325     11411     14304     15128     15887 
dram[2]:     11429      9890      6537     10347     10250     18409      8303      7890     15081     11160     15781     18509     13584     13778     17256     10175 
dram[3]:     15386     12896      7089      9961     13751     21333     10200      8756     15316     11980      9753     31045     22075     21194     14320      9614 
dram[4]:     16263     10171      9627     11091     11797     18304      6683      7622     10120      8573     25714     18250     23989     20115     22109     16807 
dram[5]:     12847     10598      9988     11856     13350     13583      9249     10141     10017     20669     13508     16095     13516     13950     17675     13243 
average row accesses per activate:
dram[0]:  7.434856  7.470297  7.873106  7.339100  6.882540  6.543785  6.108882  6.099727 10.450000  9.941011 12.696000 14.623188  9.498471  9.953271  7.160396  7.130769 
dram[1]:  7.877737  7.556114  7.845560  7.315360  6.685460  7.058193  6.056196  5.802031  9.918768 10.282675 13.585254 13.166667  9.453217  8.352792  7.110638  7.206501 
dram[2]:  7.366942  7.345700  7.353345  7.392679  7.090620  7.491028  5.862667  6.091633 10.275148 11.009836 13.688889 13.918919  9.384401  9.750000  7.516667  7.276952 
dram[3]:  7.716578  7.690189  7.775281  7.482079  6.833333  7.141966  5.682243  5.636005  9.950276  9.822034 13.894495 14.259615  9.494382  9.102777  7.280665  7.737179 
dram[4]:  7.817857  7.361526  7.513986  8.445361  6.933029  6.947531  5.869333  6.238024  9.941011  9.647541 13.261803 13.323810  8.704082  9.596386  7.060078  7.654292 
dram[5]:  7.100763  7.277778  7.561525  8.149284  7.243590  6.982946  6.151433  5.976057 10.068682  9.772846 13.426009 13.891402  9.354054  8.805264  7.259036  7.116700 
average row locality = 372055/47377 = 7.853072
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       368       353       329       338       398       419       684       726       233       262       117        78       125       114       350       361 
dram[1]:       331       326       332       326       403       417       676       733       261       220        97        85       124       120       331       341 
dram[2]:       343       337       350       349       390       439       725       700       245       216        98        92       131       136       336       348 
dram[3]:       351       329       344       335       417       407       693       716       250       276       105        71       121       142       349       328 
dram[4]:       339       334       350       341       405       445       727       688       244       258        96        86       119       132       332       308 
dram[5]:       370       357       332       320       416       429       714       714       258       254       102        72       114       156       329       332 
total dram writes = 31320
bank skew: 733/71 = 10.32
chip skew: 5269/5123 = 1.03
average mf latency per bank:
dram[0]:      19892     24130     22152     24858     17821     19675     10645     11875     49116     39299    216129    396441    206043    263258     18380     21139
dram[1]:      19539     26314     19310     26384     16021     20800      9667     11903     31129     47629    226478    386799    181777    262508     16966     22709
dram[2]:      21334     21471     21499     21529     18602     16595      9947     10732     36035     42742    250408    286536    190271    173156     19161     19261
dram[3]:      20819     21570     21314     21496     17398     17264     10352      9912     35307     32042    241095    361129    216078    160974     18423     19188
dram[4]:      24464     19768     23472     19490     20200     14726     11454      9521     41868     31674    310174    277925    243509    165300     21797     17930
dram[5]:      25129     21399     28144     23842     21684     17704     12676     10350     43426     38407    336061    387457    297564    164208     25171     20577
maximum mf latency per bank:
dram[0]:       1642      1480      1368      1404      1450      1470      1385      1479      1567      1522      1345      1479      1434      1346      1354      1454
dram[1]:       1099      1625      1342      1500      1643      1633      1429      1409      1239      1475      1195      1537      1672      1657      1116      1314
dram[2]:       1462      1280      1369      1335      1385      1706      1568      1488      1464      1459      1328      1464      1207      1366      1301      1207
dram[3]:       1435      1271      1379      1340      1375      1593      1321      1327      1355      1383      1415      1411      1516      1610      1310      1331
dram[4]:       1306      1407      1371      1334      1470      1393      1466      1376      1638      1329      1415      1400      1298      1533      1398      1718
dram[5]:       1460      1512      1710      1317      1555      1451      1710      1502      1491      1374      1421      1347      1478      1484      1332      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=674328 n_nop=594882 n_act=7885 n_pre=7869 n_ref_event=93957419232848 n_req=61727 n_rd=56911 n_rd_L2_A=0 n_write=0 n_wr_bk=7405 bw_util=0.1908
n_activity=321886 dram_eff=0.3996
bk0: 4016a 635572i bk1: 4129a 634058i bk2: 3821a 636370i bk3: 3885a 633822i bk4: 3925a 631444i bk5: 4187a 627023i bk6: 3709a 625840i bk7: 3886a 624003i bk8: 3200a 649474i bk9: 3380a 648656i bk10: 3108a 654361i bk11: 2980a 656891i bk12: 3001a 650834i bk13: 3091a 651413i bk14: 3268a 640230i bk15: 3325a 637374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872390
Row_Buffer_Locality_read = 0.909982
Row_Buffer_Locality_write = 0.428156
Bank_Level_Parallism = 2.327281
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.440540
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.190756 
total_CMD = 674328 
util_bw = 128632 
Wasted_Col = 95935 
Wasted_Row = 40880 
Idle = 408881 

BW Util Bottlenecks: 
RCDc_limit = 44169 
RCDWRc_limit = 11844 
WTRc_limit = 12156 
RTWc_limit = 44471 
CCDLc_limit = 42906 
rwq = 0 
CCDLc_limit_alone = 34241 
WTRc_limit_alone = 11496 
RTWc_limit_alone = 36466 

Commands details: 
total_CMD = 674328 
n_nop = 594882 
Read = 56911 
Write = 0 
L2_Alloc = 0 
L2_WB = 7405 
n_act = 7885 
n_pre = 7869 
n_ref = 93957419232848 
n_req = 61727 
total_req = 64316 

Dual Bus Interface Util: 
issued_total_row = 15754 
issued_total_col = 64316 
Row_Bus_Util =  0.023363 
CoL_Bus_Util = 0.095378 
Either_Row_CoL_Bus_Util = 0.117815 
Issued_on_Two_Bus_Simul_Util = 0.000925 
issued_two_Eff = 0.007854 
queue_avg = 3.057284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=674328 n_nop=594381 n_act=7968 n_pre=7952 n_ref_event=0 n_req=62005 n_rd=57227 n_rd_L2_A=0 n_write=0 n_wr_bk=7337 bw_util=0.1915
n_activity=325378 dram_eff=0.3969
bk0: 3960a 636336i bk1: 4125a 632935i bk2: 3736a 638002i bk3: 4101a 632997i bk4: 4078a 629962i bk5: 4174a 628423i bk6: 3649a 627784i bk7: 3976a 622219i bk8: 3380a 648393i bk9: 3248a 650736i bk10: 2892a 655815i bk11: 3188a 654867i bk12: 3124a 649498i bk13: 3168a 650399i bk14: 3015a 641303i bk15: 3413a 637896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871591
Row_Buffer_Locality_read = 0.908540
Row_Buffer_Locality_write = 0.429050
Bank_Level_Parallism = 2.297920
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.422663
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191491 
total_CMD = 674328 
util_bw = 129128 
Wasted_Col = 98300 
Wasted_Row = 41220 
Idle = 405680 

BW Util Bottlenecks: 
RCDc_limit = 45436 
RCDWRc_limit = 11940 
WTRc_limit = 12775 
RTWc_limit = 45431 
CCDLc_limit = 44336 
rwq = 0 
CCDLc_limit_alone = 35429 
WTRc_limit_alone = 12107 
RTWc_limit_alone = 37192 

Commands details: 
total_CMD = 674328 
n_nop = 594381 
Read = 57227 
Write = 0 
L2_Alloc = 0 
L2_WB = 7337 
n_act = 7968 
n_pre = 7952 
n_ref = 0 
n_req = 62005 
total_req = 64564 

Dual Bus Interface Util: 
issued_total_row = 15920 
issued_total_col = 64564 
Row_Bus_Util =  0.023609 
CoL_Bus_Util = 0.095746 
Either_Row_CoL_Bus_Util = 0.118558 
Issued_on_Two_Bus_Simul_Util = 0.000796 
issued_two_Eff = 0.006717 
queue_avg = 2.988985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98898
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=674328 n_nop=593776 n_act=7931 n_pre=7915 n_ref_event=0 n_req=62709 n_rd=57802 n_rd_L2_A=0 n_write=0 n_wr_bk=7506 bw_util=0.1937
n_activity=322829 dram_eff=0.4046
bk0: 4088a 634872i bk1: 3965a 633723i bk2: 3929a 632200i bk3: 4081a 632722i bk4: 4028a 629554i bk5: 4148a 629476i bk6: 3826a 624708i bk7: 3985a 620411i bk8: 3316a 649246i bk9: 3220a 650162i bk10: 3024a 655714i bk11: 3040a 655590i bk12: 3238a 649984i bk13: 3105a 650997i bk14: 3263a 637446i bk15: 3546a 636786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873607
Row_Buffer_Locality_read = 0.909778
Row_Buffer_Locality_write = 0.447524
Bank_Level_Parallism = 2.362649
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.449851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193698 
total_CMD = 674328 
util_bw = 130616 
Wasted_Col = 96898 
Wasted_Row = 40041 
Idle = 406773 

BW Util Bottlenecks: 
RCDc_limit = 44561 
RCDWRc_limit = 11455 
WTRc_limit = 13268 
RTWc_limit = 45803 
CCDLc_limit = 42976 
rwq = 0 
CCDLc_limit_alone = 34423 
WTRc_limit_alone = 12517 
RTWc_limit_alone = 38001 

Commands details: 
total_CMD = 674328 
n_nop = 593776 
Read = 57802 
Write = 0 
L2_Alloc = 0 
L2_WB = 7506 
n_act = 7931 
n_pre = 7915 
n_ref = 0 
n_req = 62709 
total_req = 65308 

Dual Bus Interface Util: 
issued_total_row = 15846 
issued_total_col = 65308 
Row_Bus_Util =  0.023499 
CoL_Bus_Util = 0.096849 
Either_Row_CoL_Bus_Util = 0.119455 
Issued_on_Two_Bus_Simul_Util = 0.000893 
issued_two_Eff = 0.007473 
queue_avg = 3.212714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.21271
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=674328 n_nop=595094 n_act=7839 n_pre=7823 n_ref_event=0 n_req=61488 n_rd=56701 n_rd_L2_A=0 n_write=0 n_wr_bk=7382 bw_util=0.1901
n_activity=323705 dram_eff=0.3959
bk0: 3973a 637201i bk1: 4091a 633437i bk2: 3801a 636116i bk3: 3829a 635959i bk4: 3970a 631167i bk5: 4168a 629858i bk6: 3678a 625618i bk7: 3716a 624181i bk8: 3440a 648128i bk9: 3312a 648539i bk10: 2968a 655855i bk11: 2924a 657587i bk12: 3269a 650761i bk13: 3141a 648738i bk14: 3159a 641538i bk15: 3262a 639256i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872593
Row_Buffer_Locality_read = 0.909455
Row_Buffer_Locality_write = 0.435972
Bank_Level_Parallism = 2.283154
Bank_Level_Parallism_Col = 2.222213
Bank_Level_Parallism_Ready = 1.430026
write_to_read_ratio_blp_rw_average = 0.291553
GrpLevelPara = 1.558687 

BW Util details:
bwutil = 0.190065 
total_CMD = 674328 
util_bw = 128166 
Wasted_Col = 97802 
Wasted_Row = 41417 
Idle = 406943 

BW Util Bottlenecks: 
RCDc_limit = 45061 
RCDWRc_limit = 11827 
WTRc_limit = 12339 
RTWc_limit = 44564 
CCDLc_limit = 43223 
rwq = 0 
CCDLc_limit_alone = 34643 
WTRc_limit_alone = 11626 
RTWc_limit_alone = 36697 

Commands details: 
total_CMD = 674328 
n_nop = 595094 
Read = 56701 
Write = 0 
L2_Alloc = 0 
L2_WB = 7382 
n_act = 7839 
n_pre = 7823 
n_ref = 0 
n_req = 61488 
total_req = 64083 

Dual Bus Interface Util: 
issued_total_row = 15662 
issued_total_col = 64083 
Row_Bus_Util =  0.023226 
CoL_Bus_Util = 0.095032 
Either_Row_CoL_Bus_Util = 0.117501 
Issued_on_Two_Bus_Simul_Util = 0.000758 
issued_two_Eff = 0.006449 
queue_avg = 2.968284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96828
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=674328 n_nop=595422 n_act=7787 n_pre=7771 n_ref_event=4565658604079112714 n_req=61335 n_rd=56558 n_rd_L2_A=0 n_write=0 n_wr_bk=7330 bw_util=0.1895
n_activity=321034 dram_eff=0.398
bk0: 4001a 635642i bk1: 4060a 635332i bk2: 3916a 634150i bk3: 3757a 637350i bk4: 4145a 631741i bk5: 4077a 628980i bk6: 3817a 626038i bk7: 3637a 629013i bk8: 3380a 647586i bk9: 3372a 648818i bk10: 3036a 654742i bk11: 2748a 657788i bk12: 3293a 649522i bk13: 3060a 650229i bk14: 3279a 639575i bk15: 2980a 643374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873172
Row_Buffer_Locality_read = 0.910057
Row_Buffer_Locality_write = 0.436466
Bank_Level_Parallism = 2.279746
Bank_Level_Parallism_Col = 2.214893
Bank_Level_Parallism_Ready = 1.445365
write_to_read_ratio_blp_rw_average = 0.287765
GrpLevelPara = 1.559982 

BW Util details:
bwutil = 0.189486 
total_CMD = 674328 
util_bw = 127776 
Wasted_Col = 96450 
Wasted_Row = 40901 
Idle = 409201 

BW Util Bottlenecks: 
RCDc_limit = 44301 
RCDWRc_limit = 11687 
WTRc_limit = 12623 
RTWc_limit = 43651 
CCDLc_limit = 42876 
rwq = 0 
CCDLc_limit_alone = 34169 
WTRc_limit_alone = 11875 
RTWc_limit_alone = 35692 

Commands details: 
total_CMD = 674328 
n_nop = 595422 
Read = 56558 
Write = 0 
L2_Alloc = 0 
L2_WB = 7330 
n_act = 7787 
n_pre = 7771 
n_ref = 4565658604079112714 
n_req = 61335 
total_req = 63888 

Dual Bus Interface Util: 
issued_total_row = 15558 
issued_total_col = 63888 
Row_Bus_Util =  0.023072 
CoL_Bus_Util = 0.094743 
Either_Row_CoL_Bus_Util = 0.117014 
Issued_on_Two_Bus_Simul_Util = 0.000801 
issued_two_Eff = 0.006844 
queue_avg = 2.956336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95634
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=674328 n_nop=593535 n_act=8008 n_pre=7992 n_ref_event=0 n_req=62791 n_rd=57919 n_rd_L2_A=0 n_write=0 n_wr_bk=7468 bw_util=0.1939
n_activity=326703 dram_eff=0.4003
bk0: 4256a 631598i bk1: 4192a 631595i bk2: 4011a 632771i bk3: 3657a 636901i bk4: 4081a 631574i bk5: 4073a 629416i bk6: 3929a 624460i bk7: 3666a 625339i bk8: 3504a 647308i bk9: 3580a 646937i bk10: 2936a 654894i bk11: 3028a 656394i bk12: 3348a 649229i bk13: 3201a 646401i bk14: 3280a 640835i bk15: 3177a 637560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872609
Row_Buffer_Locality_read = 0.909805
Row_Buffer_Locality_write = 0.430419
Bank_Level_Parallism = 2.337946
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.449237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193932 
total_CMD = 674328 
util_bw = 130774 
Wasted_Col = 98332 
Wasted_Row = 41517 
Idle = 403705 

BW Util Bottlenecks: 
RCDc_limit = 45135 
RCDWRc_limit = 12294 
WTRc_limit = 12819 
RTWc_limit = 45773 
CCDLc_limit = 44483 
rwq = 0 
CCDLc_limit_alone = 35475 
WTRc_limit_alone = 12100 
RTWc_limit_alone = 37484 

Commands details: 
total_CMD = 674328 
n_nop = 593535 
Read = 57919 
Write = 0 
L2_Alloc = 0 
L2_WB = 7468 
n_act = 8008 
n_pre = 7992 
n_ref = 0 
n_req = 62791 
total_req = 65387 

Dual Bus Interface Util: 
issued_total_row = 16000 
issued_total_col = 65387 
Row_Bus_Util =  0.023727 
CoL_Bus_Util = 0.096966 
Either_Row_CoL_Bus_Util = 0.119813 
Issued_on_Two_Bus_Simul_Util = 0.000881 
issued_two_Eff = 0.007352 
queue_avg = 3.084250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08425

========= L2 cache stats =========
L2_cache_bank[0]: Access = 257445, Miss = 47371, Miss_rate = 0.184, Pending_hits = 43, Reservation_fails = 362
L2_cache_bank[1]: Access = 254920, Miss = 40818, Miss_rate = 0.160, Pending_hits = 20, Reservation_fails = 23
L2_cache_bank[2]: Access = 249062, Miss = 40477, Miss_rate = 0.163, Pending_hits = 35, Reservation_fails = 132
L2_cache_bank[3]: Access = 254754, Miss = 40667, Miss_rate = 0.160, Pending_hits = 17, Reservation_fails = 24
L2_cache_bank[4]: Access = 249382, Miss = 41309, Miss_rate = 0.166, Pending_hits = 54, Reservation_fails = 223
L2_cache_bank[5]: Access = 249231, Miss = 41378, Miss_rate = 0.166, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[6]: Access = 250195, Miss = 40291, Miss_rate = 0.161, Pending_hits = 11, Reservation_fails = 25
L2_cache_bank[7]: Access = 249215, Miss = 40498, Miss_rate = 0.163, Pending_hits = 34, Reservation_fails = 18
L2_cache_bank[8]: Access = 253444, Miss = 41090, Miss_rate = 0.162, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[9]: Access = 248176, Miss = 39564, Miss_rate = 0.159, Pending_hits = 17, Reservation_fails = 20
L2_cache_bank[10]: Access = 253677, Miss = 41015, Miss_rate = 0.162, Pending_hits = 28, Reservation_fails = 25
L2_cache_bank[11]: Access = 250417, Miss = 40609, Miss_rate = 0.162, Pending_hits = 22, Reservation_fails = 18
L2_total_cache_accesses = 3019918
L2_total_cache_misses = 495087
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 323
L2_total_cache_reservation_fails = 920
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2381623
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 262001
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 142587
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 128595
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2724844
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294684
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 268
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.414
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=3019918
icnt_total_pkts_simt_to_mem=976000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.95117
	minimum = 5
	maximum = 66
Network latency average = 7.95117
	minimum = 5
	maximum = 66
Slowest packet = 3988655
Flit latency average = 7.95117
	minimum = 5
	maximum = 66
Slowest flit = 3988782
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.120035
	minimum = 0.0771654 (at node 3)
	maximum = 0.414173 (at node 15)
Accepted packet rate average = 0.120035
	minimum = 0.0822835 (at node 20)
	maximum = 0.362205 (at node 15)
Injected flit rate average = 0.120035
	minimum = 0.0771654 (at node 3)
	maximum = 0.414173 (at node 15)
Accepted flit rate average= 0.120035
	minimum = 0.0822835 (at node 20)
	maximum = 0.362205 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.7826 (16 samples)
	minimum = 5 (16 samples)
	maximum = 209.438 (16 samples)
Network latency average = 30.824 (16 samples)
	minimum = 5 (16 samples)
	maximum = 203.188 (16 samples)
Flit latency average = 30.8237 (16 samples)
	minimum = 5 (16 samples)
	maximum = 203.188 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.149327 (16 samples)
	minimum = 0.0775645 (16 samples)
	maximum = 0.387041 (16 samples)
Accepted packet rate average = 0.149327 (16 samples)
	minimum = 0.0924631 (16 samples)
	maximum = 0.343657 (16 samples)
Injected flit rate average = 0.149329 (16 samples)
	minimum = 0.0775673 (16 samples)
	maximum = 0.387041 (16 samples)
Accepted flit rate average = 0.149329 (16 samples)
	minimum = 0.0924676 (16 samples)
	maximum = 0.343657 (16 samples)
Injected packet size average = 1.00001 (16 samples)
Accepted packet size average = 1.00001 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 23 sec (143 sec)
gpgpu_simulation_rate = 181864 (inst/sec)
gpgpu_simulation_rate = 3572 (cycle/sec)
gpgpu_silicon_slowdown = 195968x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 8276
gpu_sim_insn = 1283661
gpu_ipc =     155.1064
gpu_tot_sim_cycle = 519140
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =      52.5681
gpu_tot_issued_cta = 2176
gpu_occupancy = 39.4087% 
gpu_tot_occupancy = 73.3721% 
max_total_param_size = 0
gpu_stall_dramfull = 920809
gpu_stall_icnt2sh    = 1511432
partiton_level_parallism =       0.5998
partiton_level_parallism_total  =       1.8893
partiton_level_parallism_util =       1.4019
partiton_level_parallism_util_total  =       2.3528
L2_BW  =      47.8720 GB/Sec
L2_BW_total  =     131.0674 GB/Sec
gpu_total_sim_rate=188208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 79985, Miss = 66155, Miss_rate = 0.827, Pending_hits = 6936, Reservation_fails = 303942
	L1D_cache_core[1]: Access = 77910, Miss = 64259, Miss_rate = 0.825, Pending_hits = 6989, Reservation_fails = 297639
	L1D_cache_core[2]: Access = 75099, Miss = 61973, Miss_rate = 0.825, Pending_hits = 6720, Reservation_fails = 288873
	L1D_cache_core[3]: Access = 76565, Miss = 63010, Miss_rate = 0.823, Pending_hits = 6773, Reservation_fails = 300930
	L1D_cache_core[4]: Access = 80233, Miss = 66115, Miss_rate = 0.824, Pending_hits = 7082, Reservation_fails = 306559
	L1D_cache_core[5]: Access = 79990, Miss = 66012, Miss_rate = 0.825, Pending_hits = 7119, Reservation_fails = 304243
	L1D_cache_core[6]: Access = 79988, Miss = 66285, Miss_rate = 0.829, Pending_hits = 7090, Reservation_fails = 310935
	L1D_cache_core[7]: Access = 74421, Miss = 61065, Miss_rate = 0.821, Pending_hits = 6729, Reservation_fails = 283517
	L1D_cache_core[8]: Access = 82667, Miss = 68318, Miss_rate = 0.826, Pending_hits = 7294, Reservation_fails = 316321
	L1D_cache_core[9]: Access = 74682, Miss = 61534, Miss_rate = 0.824, Pending_hits = 6644, Reservation_fails = 290044
	L1D_cache_core[10]: Access = 80857, Miss = 67100, Miss_rate = 0.830, Pending_hits = 7192, Reservation_fails = 310429
	L1D_cache_core[11]: Access = 77320, Miss = 63448, Miss_rate = 0.821, Pending_hits = 6874, Reservation_fails = 303512
	L1D_cache_core[12]: Access = 80214, Miss = 66344, Miss_rate = 0.827, Pending_hits = 7130, Reservation_fails = 310012
	L1D_cache_core[13]: Access = 82742, Miss = 68617, Miss_rate = 0.829, Pending_hits = 7406, Reservation_fails = 309323
	L1D_cache_core[14]: Access = 78211, Miss = 64585, Miss_rate = 0.826, Pending_hits = 6935, Reservation_fails = 308639
	L1D_total_cache_accesses = 1180884
	L1D_total_cache_misses = 974820
	L1D_total_cache_miss_rate = 0.8255
	L1D_total_cache_pending_hits = 104913
	L1D_total_cache_reservation_fails = 4544918
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 104659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 685452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4540736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5658
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289368
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1181593
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3837905
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 702269
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4182
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3137, 3233, 3295, 3133, 3442, 2930, 2847, 3266, 2679, 2868, 3088, 3169, 2928, 2817, 3316, 2863, 3215, 2386, 2753, 3469, 3141, 3043, 2991, 2835, 2963, 3262, 3006, 3396, 2660, 2758, 2807, 2964, 3109, 3133, 3346, 3107, 3017, 3028, 3027, 3409, 2961, 2713, 3265, 2993, 2993, 2813, 2596, 3169, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 4848632
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685452
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4148180
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8345384	W0_Idle:252231	W0_Scoreboard:3891750	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:1104439	WS1:1104622	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5483616 {8:685452,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109672320 {40:2741808,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363256 {8:295407,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 328 
averagemflatency = 399 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 104 
mrq_lat_table:107939 	38283 	28080 	22758 	118816 	31428 	16756 	10529 	4841 	237 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	733864 	1563044 	725762 	14575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	261937 	111306 	261606 	295091 	50623 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	132657 	115734 	120973 	192576 	1509667 	964909 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	217 	808 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       120       116       125        72        91        96        88       127       123       156       148       108       136       112       104 
dram[1]:       124       128        96        96        84       112        96        85       131       125       128       128       108        96        77       101 
dram[2]:       128       128        88       108       128       104        88        88       131       130       128       124        96        96        96       117 
dram[3]:       124       128       104       128        88       112        77        64       127       126       220       208       124       112        73       101 
dram[4]:       120       128       128       120       112       120        88        96       127       134       132       112       120       108       116       100 
dram[5]:       124       128       124       124       128       121        80        96       125       135       124       120       120        76        84       124 
maximum service time to same row:
dram[0]:     12707     12271     10709      9155     18685     13418      7825      7905      8585     10000     16100     19183     17647     15559     13438     17856 
dram[1]:     14222     11927     19502     11871      9715     14634     13769      7517     13889     12059     18878     26325     11411     14304     15128     15887 
dram[2]:     11429      9890      6537     10347     10250     18409      8303      7890     15081     11160     15781     18509     13584     13778     17256     10175 
dram[3]:     15386     12896      7089      9961     13751     21333     10200      8756     15316     11980      9753     31045     22075     21194     14320      9614 
dram[4]:     16263     10171      9627     11091     11797     18304      6683      7622     10120      8573     25714     18250     23989     20115     22109     16807 
dram[5]:     12847     10598      9988     11856     13350     13583      9249     10141     10017     20669     13508     16095     13516     13950     17675     13243 
average row accesses per activate:
dram[0]:  7.490818  7.495908  7.877095  7.426621  6.970173  6.631799  6.262712  6.276139 10.501548  9.947369 12.729412 14.580189  9.491018  9.941539  7.141747  7.136622 
dram[1]:  7.868941  7.613862  7.865901  7.286634  6.760646  7.117825  6.189533  5.948750  9.914365 10.315315 13.545455 13.148000  9.431034  8.378447  7.129979  7.240150 
dram[2]:  7.404255  7.372712  7.392857  7.433279  7.164835  7.586152  5.973856  6.226858 10.276968 11.077419 13.659389 13.902655  9.327868  9.755162  7.489712  7.300738 
dram[3]:  7.722320  7.790816  7.762867  7.504425  6.907407  7.176651  5.769331  5.720154  9.989041  9.852367 13.968182 14.206573  9.548746  9.145604  7.288066  7.789809 
dram[4]:  7.854130  7.379705  7.536207  8.515337  7.022522  7.042813  5.971317  6.351988  9.969529  9.699187 13.240506 13.274419  8.715365  9.557522  7.088122  7.639908 
dram[5]:  7.103759  7.294852  7.580756  8.146881  7.270570  7.044410  6.240642  6.081267 10.117167  9.857882 13.394737 13.831859  9.313829  8.807292  7.301587  7.180555 
average row locality = 379671/48064 = 7.899280
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       368       354       329       338       398       419       688       728       233       262       117        78       125       114       351       361 
dram[1]:       331       327       333       326       404       418       676       733       261       220        97        85       124       120       331       341 
dram[2]:       343       337       350       349       390       439       725       702       245       216        98        92       131       136       336       349 
dram[3]:       351       329       344       335       417       407       693       720       250       276       105        71       121       142       349       328 
dram[4]:       339       334       350       341       405       445       729       688       244       258        96        86       119       132       333       308 
dram[5]:       370       357       333       320       416       429       716       714       258       254       102        72       114       156       330       332 
total dram writes = 31346
bank skew: 733/71 = 10.32
chip skew: 5273/5127 = 1.03
average mf latency per bank:
dram[0]:      19964     24107     22228     24960     17906     19772     10662     11937     49173     39355    216691    397336    206493    263725     18378     21179
dram[1]:      19598     26325     19292     26425     16064     20828      9754     11982     31176     47691    226949    387504    182217    263044     17017     22786
dram[2]:      21390     21532     21553     21583     18684     16683     10024     10783     36093     42837    251027    287292    190709    173571     19191     19236
dram[3]:      20871     21672     21376     21560     17465     17337     10424      9930     35353     32104    241559    362087    216583    161380     18457     19229
dram[4]:      24535     19831     23535     19547     20291     14802     11501      9594     41940     31725    310789    278609    244046    165747     21775     17967
dram[5]:      25188     21468     28110     23902     21743     17769     12713     10430     43481     38482    336732    388309    298102    164530     25148     20642
maximum mf latency per bank:
dram[0]:       1642      1480      1368      1404      1450      1470      1385      1479      1567      1522      1345      1479      1434      1346      1354      1454
dram[1]:       1099      1625      1342      1500      1643      1633      1429      1409      1239      1475      1195      1537      1672      1657      1116      1314
dram[2]:       1462      1280      1369      1335      1385      1706      1568      1488      1464      1459      1328      1464      1207      1366      1301      1207
dram[3]:       1435      1271      1379      1340      1375      1593      1321      1327      1355      1383      1415      1411      1516      1610      1310      1331
dram[4]:       1306      1407      1371      1334      1470      1393      1466      1376      1638      1329      1415      1400      1298      1533      1398      1718
dram[5]:       1460      1512      1710      1317      1555      1451      1710      1502      1491      1374      1421      1347      1478      1484      1332      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685252 n_nop=604187 n_act=8001 n_pre=7985 n_ref_event=93957419232848 n_req=63120 n_rd=58287 n_rd_L2_A=0 n_write=0 n_wr_bk=7425 bw_util=0.1918
n_activity=326916 dram_eff=0.402
bk0: 4108a 645773i bk1: 4181a 644620i bk2: 3893a 646816i bk3: 3993a 644063i bk4: 4025a 641591i bk5: 4307a 637232i bk6: 3877a 635903i bk7: 4102a 633856i bk8: 3248a 660144i bk9: 3432a 659311i bk10: 3180a 664875i bk11: 3044a 667523i bk12: 3065a 661387i bk13: 3127a 662167i bk14: 3328a 650560i bk15: 3377a 647925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873368
Row_Buffer_Locality_read = 0.910306
Row_Buffer_Locality_write = 0.427892
Bank_Level_Parallism = 2.326283
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.437379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191789 
total_CMD = 685252 
util_bw = 131424 
Wasted_Col = 97031 
Wasted_Row = 41330 
Idle = 415467 

BW Util Bottlenecks: 
RCDc_limit = 44767 
RCDWRc_limit = 11867 
WTRc_limit = 12184 
RTWc_limit = 44859 
CCDLc_limit = 43533 
rwq = 0 
CCDLc_limit_alone = 34826 
WTRc_limit_alone = 11523 
RTWc_limit_alone = 36813 

Commands details: 
total_CMD = 685252 
n_nop = 604187 
Read = 58287 
Write = 0 
L2_Alloc = 0 
L2_WB = 7425 
n_act = 8001 
n_pre = 7985 
n_ref = 93957419232848 
n_req = 63120 
total_req = 65712 

Dual Bus Interface Util: 
issued_total_row = 15986 
issued_total_col = 65712 
Row_Bus_Util =  0.023329 
CoL_Bus_Util = 0.095895 
Either_Row_CoL_Bus_Util = 0.118300 
Issued_on_Two_Bus_Simul_Util = 0.000924 
issued_two_Eff = 0.007809 
queue_avg = 3.061242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685252 n_nop=603834 n_act=8084 n_pre=8068 n_ref_event=0 n_req=63255 n_rd=58451 n_rd_L2_A=0 n_write=0 n_wr_bk=7363 bw_util=0.1921
n_activity=330246 dram_eff=0.3986
bk0: 4024a 646704i bk1: 4225a 643224i bk2: 3776a 648499i bk3: 4145a 643338i bk4: 4174a 640326i bk5: 4274a 638699i bk6: 3821a 637831i bk7: 4160a 632142i bk8: 3428a 659029i bk9: 3300a 661380i bk10: 2924a 666540i bk11: 3236a 665511i bk12: 3172a 660057i bk13: 3220a 660996i bk14: 3071a 651686i bk15: 3501a 648061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872295
Row_Buffer_Locality_read = 0.908881
Row_Buffer_Locality_write = 0.427144
Bank_Level_Parallism = 2.299170
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.422888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192087 
total_CMD = 685252 
util_bw = 131628 
Wasted_Col = 99449 
Wasted_Row = 41642 
Idle = 412533 

BW Util Bottlenecks: 
RCDc_limit = 46064 
RCDWRc_limit = 12031 
WTRc_limit = 12947 
RTWc_limit = 45788 
CCDLc_limit = 44875 
rwq = 0 
CCDLc_limit_alone = 35917 
WTRc_limit_alone = 12276 
RTWc_limit_alone = 37501 

Commands details: 
total_CMD = 685252 
n_nop = 603834 
Read = 58451 
Write = 0 
L2_Alloc = 0 
L2_WB = 7363 
n_act = 8084 
n_pre = 8068 
n_ref = 0 
n_req = 63255 
total_req = 65814 

Dual Bus Interface Util: 
issued_total_row = 16152 
issued_total_col = 65814 
Row_Bus_Util =  0.023571 
CoL_Bus_Util = 0.096043 
Either_Row_CoL_Bus_Util = 0.118815 
Issued_on_Two_Bus_Simul_Util = 0.000800 
issued_two_Eff = 0.006731 
queue_avg = 2.981408 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.98141
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685252 n_nop=603203 n_act=8043 n_pre=8027 n_ref_event=0 n_req=63982 n_rd=59054 n_rd_L2_A=0 n_write=0 n_wr_bk=7529 bw_util=0.1943
n_activity=327896 dram_eff=0.4061
bk0: 4152a 645421i bk1: 4037a 644166i bk2: 3989a 642842i bk3: 4149a 643230i bk4: 4128a 639916i bk5: 4264a 639593i bk6: 3998a 634780i bk7: 4173a 630400i bk8: 3368a 659865i bk9: 3296a 660706i bk10: 3072a 666284i bk11: 3092a 666210i bk12: 3282a 660597i bk13: 3173a 661396i bk14: 3295a 648119i bk15: 3586a 647340i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874371
Row_Buffer_Locality_read = 0.910065
Row_Buffer_Locality_write = 0.446631
Bank_Level_Parallism = 2.357616
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.446185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.194331 
total_CMD = 685252 
util_bw = 133166 
Wasted_Col = 98141 
Wasted_Row = 40569 
Idle = 413376 

BW Util Bottlenecks: 
RCDc_limit = 45231 
RCDWRc_limit = 11497 
WTRc_limit = 13317 
RTWc_limit = 46144 
CCDLc_limit = 43581 
rwq = 0 
CCDLc_limit_alone = 34971 
WTRc_limit_alone = 12566 
RTWc_limit_alone = 38285 

Commands details: 
total_CMD = 685252 
n_nop = 603203 
Read = 59054 
Write = 0 
L2_Alloc = 0 
L2_WB = 7529 
n_act = 8043 
n_pre = 8027 
n_ref = 0 
n_req = 63982 
total_req = 66583 

Dual Bus Interface Util: 
issued_total_row = 16070 
issued_total_col = 66583 
Row_Bus_Util =  0.023451 
CoL_Bus_Util = 0.097166 
Either_Row_CoL_Bus_Util = 0.119736 
Issued_on_Two_Bus_Simul_Util = 0.000881 
issued_two_Eff = 0.007361 
queue_avg = 3.193281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.19328
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685252 n_nop=604605 n_act=7949 n_pre=7933 n_ref_event=0 n_req=62694 n_rd=57893 n_rd_L2_A=0 n_write=0 n_wr_bk=7398 bw_util=0.1906
n_activity=328638 dram_eff=0.3973
bk0: 4037a 647692i bk1: 4203a 643784i bk2: 3869a 646283i bk3: 3893a 646199i bk4: 4058a 641641i bk5: 4260a 639903i bk6: 3822a 635758i bk7: 3880a 633872i bk8: 3484a 658772i bk9: 3372a 659135i bk10: 3012a 666553i bk11: 2984a 668184i bk12: 3317a 661368i bk13: 3193a 659345i bk14: 3199a 652217i bk15: 3310a 649956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873289
Row_Buffer_Locality_read = 0.909661
Row_Buffer_Locality_write = 0.434701
Bank_Level_Parallism = 2.283472
Bank_Level_Parallism_Col = 2.222166
Bank_Level_Parallism_Ready = 1.432039
write_to_read_ratio_blp_rw_average = 0.288436
GrpLevelPara = 1.563587 

BW Util details:
bwutil = 0.190561 
total_CMD = 685252 
util_bw = 130582 
Wasted_Col = 98907 
Wasted_Row = 41952 
Idle = 413811 

BW Util Bottlenecks: 
RCDc_limit = 45753 
RCDWRc_limit = 11865 
WTRc_limit = 12403 
RTWc_limit = 44817 
CCDLc_limit = 43736 
rwq = 0 
CCDLc_limit_alone = 35124 
WTRc_limit_alone = 11690 
RTWc_limit_alone = 36918 

Commands details: 
total_CMD = 685252 
n_nop = 604605 
Read = 57893 
Write = 0 
L2_Alloc = 0 
L2_WB = 7398 
n_act = 7949 
n_pre = 7933 
n_ref = 0 
n_req = 62694 
total_req = 65291 

Dual Bus Interface Util: 
issued_total_row = 15882 
issued_total_col = 65291 
Row_Bus_Util =  0.023177 
CoL_Bus_Util = 0.095280 
Either_Row_CoL_Bus_Util = 0.117690 
Issued_on_Two_Bus_Simul_Util = 0.000768 
issued_two_Eff = 0.006522 
queue_avg = 2.959819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95982
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685252 n_nop=604875 n_act=7899 n_pre=7883 n_ref_event=4565658604079112714 n_req=62590 n_rd=57798 n_rd_L2_A=0 n_write=0 n_wr_bk=7346 bw_util=0.1901
n_activity=325966 dram_eff=0.3997
bk0: 4089a 645926i bk1: 4128a 645789i bk2: 3988a 644611i bk3: 3825a 647924i bk4: 4265a 641905i bk5: 4181a 639445i bk6: 3993a 636158i bk7: 3781a 639222i bk8: 3440a 658191i bk9: 3420a 659498i bk10: 3084a 665363i bk11: 2804a 668420i bk12: 3341a 660192i bk13: 3112a 660694i bk14: 3335a 650148i bk15: 3012a 654123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873926
Row_Buffer_Locality_read = 0.910291
Row_Buffer_Locality_write = 0.435309
Bank_Level_Parallism = 2.275022
Bank_Level_Parallism_Col = 2.208618
Bank_Level_Parallism_Ready = 1.441532
write_to_read_ratio_blp_rw_average = 0.284760
GrpLevelPara = 1.561106 

BW Util details:
bwutil = 0.190132 
total_CMD = 685252 
util_bw = 130288 
Wasted_Col = 97656 
Wasted_Row = 41393 
Idle = 415915 

BW Util Bottlenecks: 
RCDc_limit = 44995 
RCDWRc_limit = 11727 
WTRc_limit = 12680 
RTWc_limit = 43896 
CCDLc_limit = 43479 
rwq = 0 
CCDLc_limit_alone = 34757 
WTRc_limit_alone = 11930 
RTWc_limit_alone = 35924 

Commands details: 
total_CMD = 685252 
n_nop = 604875 
Read = 57798 
Write = 0 
L2_Alloc = 0 
L2_WB = 7346 
n_act = 7899 
n_pre = 7883 
n_ref = 4565658604079112714 
n_req = 62590 
total_req = 65144 

Dual Bus Interface Util: 
issued_total_row = 15782 
issued_total_col = 65144 
Row_Bus_Util =  0.023031 
CoL_Bus_Util = 0.095066 
Either_Row_CoL_Bus_Util = 0.117296 
Issued_on_Two_Bus_Simul_Util = 0.000801 
issued_two_Eff = 0.006830 
queue_avg = 2.940842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94084
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=685252 n_nop=602990 n_act=8129 n_pre=8113 n_ref_event=0 n_req=64030 n_rd=59135 n_rd_L2_A=0 n_write=0 n_wr_bk=7492 bw_util=0.1945
n_activity=331847 dram_eff=0.4016
bk0: 4328a 642012i bk1: 4280a 641863i bk2: 4059a 643371i bk3: 3717a 647185i bk4: 4153a 641855i bk5: 4165a 639649i bk6: 4085a 634520i bk7: 3838a 635308i bk8: 3552a 658005i bk9: 3652a 657464i bk10: 2996a 665444i bk11: 3084a 667002i bk12: 3388a 659847i bk13: 3237a 657158i bk14: 3344a 651236i bk15: 3257a 648055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873184
Row_Buffer_Locality_read = 0.909969
Row_Buffer_Locality_write = 0.428805
Bank_Level_Parallism = 2.334493
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.447642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.194460 
total_CMD = 685252 
util_bw = 133254 
Wasted_Col = 99634 
Wasted_Row = 42116 
Idle = 410248 

BW Util Bottlenecks: 
RCDc_limit = 45858 
RCDWRc_limit = 12361 
WTRc_limit = 12903 
RTWc_limit = 46101 
CCDLc_limit = 45076 
rwq = 0 
CCDLc_limit_alone = 36026 
WTRc_limit_alone = 12183 
RTWc_limit_alone = 37771 

Commands details: 
total_CMD = 685252 
n_nop = 602990 
Read = 59135 
Write = 0 
L2_Alloc = 0 
L2_WB = 7492 
n_act = 8129 
n_pre = 8113 
n_ref = 0 
n_req = 64030 
total_req = 66627 

Dual Bus Interface Util: 
issued_total_row = 16242 
issued_total_col = 66627 
Row_Bus_Util =  0.023702 
CoL_Bus_Util = 0.097230 
Either_Row_CoL_Bus_Util = 0.120046 
Issued_on_Two_Bus_Simul_Util = 0.000886 
issued_two_Eff = 0.007379 
queue_avg = 3.067336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06734

========= L2 cache stats =========
L2_cache_bank[0]: Access = 258933, Miss = 48047, Miss_rate = 0.186, Pending_hits = 43, Reservation_fails = 362
L2_cache_bank[1]: Access = 256523, Miss = 41519, Miss_rate = 0.162, Pending_hits = 20, Reservation_fails = 23
L2_cache_bank[2]: Access = 250399, Miss = 41033, Miss_rate = 0.164, Pending_hits = 35, Reservation_fails = 132
L2_cache_bank[3]: Access = 256297, Miss = 41335, Miss_rate = 0.161, Pending_hits = 17, Reservation_fails = 24
L2_cache_bank[4]: Access = 250828, Miss = 41881, Miss_rate = 0.167, Pending_hits = 54, Reservation_fails = 223
L2_cache_bank[5]: Access = 250744, Miss = 42058, Miss_rate = 0.168, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[6]: Access = 251522, Miss = 40831, Miss_rate = 0.162, Pending_hits = 11, Reservation_fails = 25
L2_cache_bank[7]: Access = 250734, Miss = 41150, Miss_rate = 0.164, Pending_hits = 34, Reservation_fails = 18
L2_cache_bank[8]: Access = 254969, Miss = 41759, Miss_rate = 0.164, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[9]: Access = 249601, Miss = 40137, Miss_rate = 0.161, Pending_hits = 17, Reservation_fails = 20
L2_cache_bank[10]: Access = 255181, Miss = 41575, Miss_rate = 0.163, Pending_hits = 28, Reservation_fails = 25
L2_cache_bank[11]: Access = 251874, Miss = 41265, Miss_rate = 0.164, Pending_hits = 22, Reservation_fails = 18
L2_total_cache_accesses = 3037605
L2_total_cache_misses = 502590
L2_total_cache_miss_rate = 0.1655
L2_total_cache_pending_hits = 323
L2_total_cache_reservation_fails = 920
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2391087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 268007
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143307
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 128595
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2741808
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295407
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 268
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.409
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=3037605
icnt_total_pkts_simt_to_mem=980964
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.11867
	minimum = 5
	maximum = 54
Network latency average = 6.11867
	minimum = 5
	maximum = 54
Slowest packet = 4000701
Flit latency average = 6.11867
	minimum = 5
	maximum = 54
Slowest flit = 4000828
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.101369
	minimum = 0.030087 (at node 14)
	maximum = 0.193693 (at node 16)
Accepted packet rate average = 0.101369
	minimum = 0.0450701 (at node 21)
	maximum = 0.170614 (at node 11)
Injected flit rate average = 0.101369
	minimum = 0.030087 (at node 14)
	maximum = 0.193693 (at node 16)
Accepted flit rate average= 0.101369
	minimum = 0.0450701 (at node 21)
	maximum = 0.170614 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2142 (17 samples)
	minimum = 5 (17 samples)
	maximum = 200.294 (17 samples)
Network latency average = 29.3708 (17 samples)
	minimum = 5 (17 samples)
	maximum = 194.412 (17 samples)
Flit latency average = 29.3705 (17 samples)
	minimum = 5 (17 samples)
	maximum = 194.412 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.146506 (17 samples)
	minimum = 0.0747717 (17 samples)
	maximum = 0.375667 (17 samples)
Accepted packet rate average = 0.146506 (17 samples)
	minimum = 0.0896753 (17 samples)
	maximum = 0.333478 (17 samples)
Injected flit rate average = 0.146508 (17 samples)
	minimum = 0.0747743 (17 samples)
	maximum = 0.375667 (17 samples)
Accepted flit rate average = 0.146508 (17 samples)
	minimum = 0.0896795 (17 samples)
	maximum = 0.333478 (17 samples)
Injected packet size average = 1.00001 (17 samples)
Accepted packet size average = 1.00001 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 25 sec (145 sec)
gpgpu_simulation_rate = 188208 (inst/sec)
gpgpu_simulation_rate = 3580 (cycle/sec)
gpgpu_silicon_slowdown = 195530x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1673
gpu_sim_insn = 1114172
gpu_ipc =     665.9725
gpu_tot_sim_cycle = 520813
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =      54.5386
gpu_tot_issued_cta = 2304
gpu_occupancy = 80.7068% 
gpu_tot_occupancy = 73.3958% 
max_total_param_size = 0
gpu_stall_dramfull = 920809
gpu_stall_icnt2sh    = 1511432
partiton_level_parallism =       0.3204
partiton_level_parallism_total  =       1.8843
partiton_level_parallism_util =       1.3744
partiton_level_parallism_util_total  =       2.3519
L2_BW  =      27.7423 GB/Sec
L2_BW_total  =     130.7355 GB/Sec
gpu_total_sim_rate=193227

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 80133, Miss = 66194, Miss_rate = 0.826, Pending_hits = 7044, Reservation_fails = 303942
	L1D_cache_core[1]: Access = 78054, Miss = 64295, Miss_rate = 0.824, Pending_hits = 7097, Reservation_fails = 297639
	L1D_cache_core[2]: Access = 75243, Miss = 62009, Miss_rate = 0.824, Pending_hits = 6828, Reservation_fails = 288873
	L1D_cache_core[3]: Access = 76693, Miss = 63042, Miss_rate = 0.822, Pending_hits = 6869, Reservation_fails = 300930
	L1D_cache_core[4]: Access = 80377, Miss = 66151, Miss_rate = 0.823, Pending_hits = 7190, Reservation_fails = 306559
	L1D_cache_core[5]: Access = 80126, Miss = 66050, Miss_rate = 0.824, Pending_hits = 7215, Reservation_fails = 304243
	L1D_cache_core[6]: Access = 80132, Miss = 66321, Miss_rate = 0.828, Pending_hits = 7198, Reservation_fails = 310935
	L1D_cache_core[7]: Access = 74565, Miss = 61101, Miss_rate = 0.819, Pending_hits = 6837, Reservation_fails = 283517
	L1D_cache_core[8]: Access = 82811, Miss = 68354, Miss_rate = 0.825, Pending_hits = 7402, Reservation_fails = 316321
	L1D_cache_core[9]: Access = 74810, Miss = 61566, Miss_rate = 0.823, Pending_hits = 6740, Reservation_fails = 290044
	L1D_cache_core[10]: Access = 80993, Miss = 67138, Miss_rate = 0.829, Pending_hits = 7288, Reservation_fails = 310429
	L1D_cache_core[11]: Access = 77452, Miss = 63483, Miss_rate = 0.820, Pending_hits = 6970, Reservation_fails = 303512
	L1D_cache_core[12]: Access = 80358, Miss = 66380, Miss_rate = 0.826, Pending_hits = 7238, Reservation_fails = 310012
	L1D_cache_core[13]: Access = 82870, Miss = 68649, Miss_rate = 0.828, Pending_hits = 7502, Reservation_fails = 309323
	L1D_cache_core[14]: Access = 78339, Miss = 64617, Miss_rate = 0.825, Pending_hits = 7031, Reservation_fails = 308639
	L1D_total_cache_accesses = 1182956
	L1D_total_cache_misses = 975350
	L1D_total_cache_miss_rate = 0.8245
	L1D_total_cache_pending_hits = 106449
	L1D_total_cache_reservation_fails = 4544918
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0022
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95493
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 685964
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4540736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5664
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1202103
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3837905
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 702269
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4182
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3191, 3287, 3349, 3187, 3496, 2984, 2901, 3320, 2733, 2922, 3142, 3223, 2982, 2871, 3370, 2917, 3269, 2440, 2807, 3523, 3195, 3097, 3045, 2889, 3017, 3327, 3060, 3450, 2714, 2812, 2861, 3018, 3163, 3187, 3400, 3161, 3071, 3082, 3081, 3463, 3015, 2767, 3319, 3047, 3047, 2867, 2650, 3223, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 4848632
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685964
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4148180
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8349755	W0_Idle:253252	W0_Scoreboard:3897070	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:1122893	WS1:1123098	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5487712 {8:685964,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109754240 {40:2743856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363448 {8:295431,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 328 
averagemflatency = 398 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 104 
mrq_lat_table:107939 	38283 	28080 	22758 	118816 	31428 	16756 	10529 	4841 	237 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	735936 	1563044 	725762 	14575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	262473 	111306 	261606 	295091 	50623 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	134645 	115818 	120973 	192576 	1509667 	964909 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	221 	808 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       120       116       125        72        91        96        88       127       123       156       148       108       136       112       104 
dram[1]:       124       128        96        96        84       112        96        85       131       125       128       128       108        96        77       101 
dram[2]:       128       128        88       108       128       104        88        88       131       130       128       124        96        96        96       117 
dram[3]:       124       128       104       128        88       112        77        64       127       126       220       208       124       112        73       101 
dram[4]:       120       128       128       120       112       120        88        96       127       134       132       112       120       108       116       100 
dram[5]:       124       128       124       124       128       121        80        96       125       135       124       120       120        76        84       124 
maximum service time to same row:
dram[0]:     12707     12271     10709      9155     18685     13418      7825      7905      8585     10000     16100     19183     17647     15559     13438     17856 
dram[1]:     14222     11927     19502     11871      9715     14634     13769      7517     13889     12059     18878     26325     11411     14304     15128     15887 
dram[2]:     11429      9890      6537     10347     10250     18409      8303      7890     15081     11160     15781     18509     13584     13778     17256     10175 
dram[3]:     15386     12896      7089      9961     13751     21333     10200      8756     15316     11980      9753     31045     22075     21194     14320      9614 
dram[4]:     16263     10171      9627     11091     11797     18304      6683      7622     10120      8573     25714     18250     23989     20115     22109     16807 
dram[5]:     12847     10598      9988     11856     13350     13583      9249     10141     10017     20669     13508     16095     13516     13950     17675     13243 
average row accesses per activate:
dram[0]:  7.490818  7.495908  7.877095  7.426621  6.970173  6.631799  6.262712  6.276139 10.501548  9.947369 12.729412 14.580189  9.491018  9.941539  7.141747  7.136622 
dram[1]:  7.868941  7.613862  7.865901  7.286634  6.760646  7.117825  6.189533  5.948750  9.914365 10.315315 13.545455 13.148000  9.431034  8.378447  7.129979  7.240150 
dram[2]:  7.404255  7.372712  7.392857  7.433279  7.164835  7.586152  5.973856  6.226858 10.276968 11.077419 13.659389 13.902655  9.327868  9.755162  7.489712  7.300738 
dram[3]:  7.722320  7.790816  7.762867  7.504425  6.907407  7.176651  5.769331  5.720154  9.989041  9.852367 13.968182 14.206573  9.548746  9.145604  7.288066  7.789809 
dram[4]:  7.854130  7.379705  7.536207  8.515337  7.022522  7.042813  5.971317  6.351988  9.969529  9.699187 13.240506 13.274419  8.715365  9.557522  7.088122  7.639908 
dram[5]:  7.103759  7.294852  7.580756  8.146881  7.270570  7.044410  6.240642  6.081267 10.117167  9.857882 13.394737 13.831859  9.313829  8.807292  7.301587  7.180555 
average row locality = 379671/48064 = 7.899280
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       368       354       329       338       398       419       688       728       233       262       117        78       125       114       351       361 
dram[1]:       331       327       333       326       404       418       676       733       261       220        97        85       124       120       331       341 
dram[2]:       343       337       350       349       390       439       725       702       245       216        98        92       131       136       336       349 
dram[3]:       351       329       344       335       417       407       693       720       250       276       105        71       121       142       349       328 
dram[4]:       339       334       350       341       405       445       729       688       244       258        96        86       119       132       333       308 
dram[5]:       370       357       333       320       416       429       716       714       258       254       102        72       114       156       330       332 
total dram writes = 31346
bank skew: 733/71 = 10.32
chip skew: 5273/5127 = 1.03
average mf latency per bank:
dram[0]:      19964     24107     22228     24960     17906     19772     10662     11938     49250     39419    216745    397404    206493    263725     18378     21179
dram[1]:      19598     26325     19292     26425     16064     20828      9754     11983     31241     47767    227014    387567    182217    263044     17017     22786
dram[2]:      21390     21532     21553     21583     18684     16683     10024     10783     36162     42916    251091    287349    190710    173571     19191     19236
dram[3]:      20871     21672     21376     21560     17465     17337     10424      9930     35421     32165    241619    362165    216585    161380     18457     19229
dram[4]:      24535     19831     23535     19547     20291     14802     11501      9594     42009     31790    310844    278672    244046    165747     21775     17967
dram[5]:      25188     21468     28110     23902     21743     17770     12713     10430     43547     38548    336783    388387    298102    164530     25148     20642
maximum mf latency per bank:
dram[0]:       1642      1480      1368      1404      1450      1470      1385      1479      1567      1522      1345      1479      1434      1346      1354      1454
dram[1]:       1099      1625      1342      1500      1643      1633      1429      1409      1239      1475      1195      1537      1672      1657      1116      1314
dram[2]:       1462      1280      1369      1335      1385      1706      1568      1488      1464      1459      1328      1464      1207      1366      1301      1207
dram[3]:       1435      1271      1379      1340      1375      1593      1321      1327      1355      1383      1415      1411      1516      1610      1310      1331
dram[4]:       1306      1407      1371      1334      1470      1393      1466      1376      1638      1329      1415      1400      1298      1533      1398      1718
dram[5]:       1460      1512      1710      1317      1555      1451      1710      1502      1491      1374      1421      1347      1478      1484      1332      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687460 n_nop=606395 n_act=8001 n_pre=7985 n_ref_event=93957419232848 n_req=63120 n_rd=58287 n_rd_L2_A=0 n_write=0 n_wr_bk=7425 bw_util=0.1912
n_activity=326916 dram_eff=0.402
bk0: 4108a 647981i bk1: 4181a 646828i bk2: 3893a 649024i bk3: 3993a 646271i bk4: 4025a 643799i bk5: 4307a 639440i bk6: 3877a 638111i bk7: 4102a 636064i bk8: 3248a 662352i bk9: 3432a 661519i bk10: 3180a 667083i bk11: 3044a 669731i bk12: 3065a 663595i bk13: 3127a 664375i bk14: 3328a 652768i bk15: 3377a 650133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873368
Row_Buffer_Locality_read = 0.910306
Row_Buffer_Locality_write = 0.427892
Bank_Level_Parallism = 2.326283
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.437379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191173 
total_CMD = 687460 
util_bw = 131424 
Wasted_Col = 97031 
Wasted_Row = 41330 
Idle = 417675 

BW Util Bottlenecks: 
RCDc_limit = 44767 
RCDWRc_limit = 11867 
WTRc_limit = 12184 
RTWc_limit = 44859 
CCDLc_limit = 43533 
rwq = 0 
CCDLc_limit_alone = 34826 
WTRc_limit_alone = 11523 
RTWc_limit_alone = 36813 

Commands details: 
total_CMD = 687460 
n_nop = 606395 
Read = 58287 
Write = 0 
L2_Alloc = 0 
L2_WB = 7425 
n_act = 8001 
n_pre = 7985 
n_ref = 93957419232848 
n_req = 63120 
total_req = 65712 

Dual Bus Interface Util: 
issued_total_row = 15986 
issued_total_col = 65712 
Row_Bus_Util =  0.023254 
CoL_Bus_Util = 0.095587 
Either_Row_CoL_Bus_Util = 0.117920 
Issued_on_Two_Bus_Simul_Util = 0.000921 
issued_two_Eff = 0.007809 
queue_avg = 3.051409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687460 n_nop=606042 n_act=8084 n_pre=8068 n_ref_event=0 n_req=63255 n_rd=58451 n_rd_L2_A=0 n_write=0 n_wr_bk=7363 bw_util=0.1915
n_activity=330246 dram_eff=0.3986
bk0: 4024a 648912i bk1: 4225a 645432i bk2: 3776a 650707i bk3: 4145a 645546i bk4: 4174a 642534i bk5: 4274a 640907i bk6: 3821a 640039i bk7: 4160a 634350i bk8: 3428a 661237i bk9: 3300a 663588i bk10: 2924a 668748i bk11: 3236a 667719i bk12: 3172a 662265i bk13: 3220a 663204i bk14: 3071a 653894i bk15: 3501a 650269i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872295
Row_Buffer_Locality_read = 0.908881
Row_Buffer_Locality_write = 0.427144
Bank_Level_Parallism = 2.299170
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.422888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.191470 
total_CMD = 687460 
util_bw = 131628 
Wasted_Col = 99449 
Wasted_Row = 41642 
Idle = 414741 

BW Util Bottlenecks: 
RCDc_limit = 46064 
RCDWRc_limit = 12031 
WTRc_limit = 12947 
RTWc_limit = 45788 
CCDLc_limit = 44875 
rwq = 0 
CCDLc_limit_alone = 35917 
WTRc_limit_alone = 12276 
RTWc_limit_alone = 37501 

Commands details: 
total_CMD = 687460 
n_nop = 606042 
Read = 58451 
Write = 0 
L2_Alloc = 0 
L2_WB = 7363 
n_act = 8084 
n_pre = 8068 
n_ref = 0 
n_req = 63255 
total_req = 65814 

Dual Bus Interface Util: 
issued_total_row = 16152 
issued_total_col = 65814 
Row_Bus_Util =  0.023495 
CoL_Bus_Util = 0.095735 
Either_Row_CoL_Bus_Util = 0.118433 
Issued_on_Two_Bus_Simul_Util = 0.000797 
issued_two_Eff = 0.006731 
queue_avg = 2.971833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.97183
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687460 n_nop=605411 n_act=8043 n_pre=8027 n_ref_event=0 n_req=63982 n_rd=59054 n_rd_L2_A=0 n_write=0 n_wr_bk=7529 bw_util=0.1937
n_activity=327896 dram_eff=0.4061
bk0: 4152a 647629i bk1: 4037a 646374i bk2: 3989a 645050i bk3: 4149a 645438i bk4: 4128a 642124i bk5: 4264a 641801i bk6: 3998a 636988i bk7: 4173a 632608i bk8: 3368a 662073i bk9: 3296a 662914i bk10: 3072a 668492i bk11: 3092a 668418i bk12: 3282a 662805i bk13: 3173a 663604i bk14: 3295a 650327i bk15: 3586a 649548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874371
Row_Buffer_Locality_read = 0.910065
Row_Buffer_Locality_write = 0.446631
Bank_Level_Parallism = 2.357616
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.446185
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193707 
total_CMD = 687460 
util_bw = 133166 
Wasted_Col = 98141 
Wasted_Row = 40569 
Idle = 415584 

BW Util Bottlenecks: 
RCDc_limit = 45231 
RCDWRc_limit = 11497 
WTRc_limit = 13317 
RTWc_limit = 46144 
CCDLc_limit = 43581 
rwq = 0 
CCDLc_limit_alone = 34971 
WTRc_limit_alone = 12566 
RTWc_limit_alone = 38285 

Commands details: 
total_CMD = 687460 
n_nop = 605411 
Read = 59054 
Write = 0 
L2_Alloc = 0 
L2_WB = 7529 
n_act = 8043 
n_pre = 8027 
n_ref = 0 
n_req = 63982 
total_req = 66583 

Dual Bus Interface Util: 
issued_total_row = 16070 
issued_total_col = 66583 
Row_Bus_Util =  0.023376 
CoL_Bus_Util = 0.096854 
Either_Row_CoL_Bus_Util = 0.119351 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.007361 
queue_avg = 3.183024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.18302
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687460 n_nop=606813 n_act=7949 n_pre=7933 n_ref_event=0 n_req=62694 n_rd=57893 n_rd_L2_A=0 n_write=0 n_wr_bk=7398 bw_util=0.1899
n_activity=328638 dram_eff=0.3973
bk0: 4037a 649900i bk1: 4203a 645992i bk2: 3869a 648491i bk3: 3893a 648407i bk4: 4058a 643849i bk5: 4260a 642111i bk6: 3822a 637966i bk7: 3880a 636080i bk8: 3484a 660980i bk9: 3372a 661343i bk10: 3012a 668761i bk11: 2984a 670392i bk12: 3317a 663576i bk13: 3193a 661553i bk14: 3199a 654425i bk15: 3310a 652164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873289
Row_Buffer_Locality_read = 0.909661
Row_Buffer_Locality_write = 0.434701
Bank_Level_Parallism = 2.283472
Bank_Level_Parallism_Col = 2.222166
Bank_Level_Parallism_Ready = 1.432039
write_to_read_ratio_blp_rw_average = 0.288436
GrpLevelPara = 1.563587 

BW Util details:
bwutil = 0.189948 
total_CMD = 687460 
util_bw = 130582 
Wasted_Col = 98907 
Wasted_Row = 41952 
Idle = 416019 

BW Util Bottlenecks: 
RCDc_limit = 45753 
RCDWRc_limit = 11865 
WTRc_limit = 12403 
RTWc_limit = 44817 
CCDLc_limit = 43736 
rwq = 0 
CCDLc_limit_alone = 35124 
WTRc_limit_alone = 11690 
RTWc_limit_alone = 36918 

Commands details: 
total_CMD = 687460 
n_nop = 606813 
Read = 57893 
Write = 0 
L2_Alloc = 0 
L2_WB = 7398 
n_act = 7949 
n_pre = 7933 
n_ref = 0 
n_req = 62694 
total_req = 65291 

Dual Bus Interface Util: 
issued_total_row = 15882 
issued_total_col = 65291 
Row_Bus_Util =  0.023102 
CoL_Bus_Util = 0.094974 
Either_Row_CoL_Bus_Util = 0.117312 
Issued_on_Two_Bus_Simul_Util = 0.000765 
issued_two_Eff = 0.006522 
queue_avg = 2.950313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687460 n_nop=607083 n_act=7899 n_pre=7883 n_ref_event=4565658604079112714 n_req=62590 n_rd=57798 n_rd_L2_A=0 n_write=0 n_wr_bk=7346 bw_util=0.1895
n_activity=325966 dram_eff=0.3997
bk0: 4089a 648134i bk1: 4128a 647997i bk2: 3988a 646819i bk3: 3825a 650132i bk4: 4265a 644113i bk5: 4181a 641653i bk6: 3993a 638366i bk7: 3781a 641430i bk8: 3440a 660399i bk9: 3420a 661706i bk10: 3084a 667571i bk11: 2804a 670628i bk12: 3341a 662400i bk13: 3112a 662902i bk14: 3335a 652356i bk15: 3012a 656331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873926
Row_Buffer_Locality_read = 0.910291
Row_Buffer_Locality_write = 0.435309
Bank_Level_Parallism = 2.275022
Bank_Level_Parallism_Col = 2.208618
Bank_Level_Parallism_Ready = 1.441532
write_to_read_ratio_blp_rw_average = 0.284760
GrpLevelPara = 1.561106 

BW Util details:
bwutil = 0.189521 
total_CMD = 687460 
util_bw = 130288 
Wasted_Col = 97656 
Wasted_Row = 41393 
Idle = 418123 

BW Util Bottlenecks: 
RCDc_limit = 44995 
RCDWRc_limit = 11727 
WTRc_limit = 12680 
RTWc_limit = 43896 
CCDLc_limit = 43479 
rwq = 0 
CCDLc_limit_alone = 34757 
WTRc_limit_alone = 11930 
RTWc_limit_alone = 35924 

Commands details: 
total_CMD = 687460 
n_nop = 607083 
Read = 57798 
Write = 0 
L2_Alloc = 0 
L2_WB = 7346 
n_act = 7899 
n_pre = 7883 
n_ref = 4565658604079112714 
n_req = 62590 
total_req = 65144 

Dual Bus Interface Util: 
issued_total_row = 15782 
issued_total_col = 65144 
Row_Bus_Util =  0.022957 
CoL_Bus_Util = 0.094760 
Either_Row_CoL_Bus_Util = 0.116919 
Issued_on_Two_Bus_Simul_Util = 0.000799 
issued_two_Eff = 0.006830 
queue_avg = 2.931397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9314
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=687460 n_nop=605198 n_act=8129 n_pre=8113 n_ref_event=0 n_req=64030 n_rd=59135 n_rd_L2_A=0 n_write=0 n_wr_bk=7492 bw_util=0.1938
n_activity=331847 dram_eff=0.4016
bk0: 4328a 644220i bk1: 4280a 644071i bk2: 4059a 645579i bk3: 3717a 649393i bk4: 4153a 644063i bk5: 4165a 641857i bk6: 4085a 636728i bk7: 3838a 637516i bk8: 3552a 660213i bk9: 3652a 659672i bk10: 2996a 667652i bk11: 3084a 669210i bk12: 3388a 662055i bk13: 3237a 659366i bk14: 3344a 653444i bk15: 3257a 650263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873184
Row_Buffer_Locality_read = 0.909969
Row_Buffer_Locality_write = 0.428805
Bank_Level_Parallism = 2.334493
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.447642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.193835 
total_CMD = 687460 
util_bw = 133254 
Wasted_Col = 99634 
Wasted_Row = 42116 
Idle = 412456 

BW Util Bottlenecks: 
RCDc_limit = 45858 
RCDWRc_limit = 12361 
WTRc_limit = 12903 
RTWc_limit = 46101 
CCDLc_limit = 45076 
rwq = 0 
CCDLc_limit_alone = 36026 
WTRc_limit_alone = 12183 
RTWc_limit_alone = 37771 

Commands details: 
total_CMD = 687460 
n_nop = 605198 
Read = 59135 
Write = 0 
L2_Alloc = 0 
L2_WB = 7492 
n_act = 8129 
n_pre = 8113 
n_ref = 0 
n_req = 64030 
total_req = 66627 

Dual Bus Interface Util: 
issued_total_row = 16242 
issued_total_col = 66627 
Row_Bus_Util =  0.023626 
CoL_Bus_Util = 0.096918 
Either_Row_CoL_Bus_Util = 0.119661 
Issued_on_Two_Bus_Simul_Util = 0.000883 
issued_two_Eff = 0.007379 
queue_avg = 3.057484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05748

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259115, Miss = 48047, Miss_rate = 0.185, Pending_hits = 43, Reservation_fails = 362
L2_cache_bank[1]: Access = 256692, Miss = 41519, Miss_rate = 0.162, Pending_hits = 20, Reservation_fails = 23
L2_cache_bank[2]: Access = 250577, Miss = 41033, Miss_rate = 0.164, Pending_hits = 35, Reservation_fails = 132
L2_cache_bank[3]: Access = 256468, Miss = 41335, Miss_rate = 0.161, Pending_hits = 17, Reservation_fails = 24
L2_cache_bank[4]: Access = 251005, Miss = 41881, Miss_rate = 0.167, Pending_hits = 54, Reservation_fails = 223
L2_cache_bank[5]: Access = 250912, Miss = 42058, Miss_rate = 0.168, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[6]: Access = 251701, Miss = 40831, Miss_rate = 0.162, Pending_hits = 11, Reservation_fails = 25
L2_cache_bank[7]: Access = 250904, Miss = 41150, Miss_rate = 0.164, Pending_hits = 34, Reservation_fails = 18
L2_cache_bank[8]: Access = 255137, Miss = 41759, Miss_rate = 0.164, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[9]: Access = 249770, Miss = 40137, Miss_rate = 0.161, Pending_hits = 17, Reservation_fails = 20
L2_cache_bank[10]: Access = 255351, Miss = 41575, Miss_rate = 0.163, Pending_hits = 28, Reservation_fails = 25
L2_cache_bank[11]: Access = 252045, Miss = 41265, Miss_rate = 0.164, Pending_hits = 22, Reservation_fails = 18
L2_total_cache_accesses = 3039677
L2_total_cache_misses = 502590
L2_total_cache_miss_rate = 0.1653
L2_total_cache_pending_hits = 323
L2_total_cache_reservation_fails = 920
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2393135
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 268007
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143331
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 128595
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2743856
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295431
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 268
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.408
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=3039677
icnt_total_pkts_simt_to_mem=981500
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.09202
	minimum = 5
	maximum = 12
Network latency average = 5.09202
	minimum = 5
	maximum = 12
Slowest packet = 4018711
Flit latency average = 5.09202
	minimum = 5
	maximum = 12
Slowest flit = 4018838
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0577362
	minimum = 0.0191273 (at node 3)
	maximum = 0.108787 (at node 15)
Accepted packet rate average = 0.0577362
	minimum = 0.0251046 (at node 20)
	maximum = 0.0884638 (at node 0)
Injected flit rate average = 0.0577362
	minimum = 0.0191273 (at node 3)
	maximum = 0.108787 (at node 15)
Accepted flit rate average= 0.0577362
	minimum = 0.0251046 (at node 20)
	maximum = 0.0884638 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7629 (18 samples)
	minimum = 5 (18 samples)
	maximum = 189.833 (18 samples)
Network latency average = 28.0219 (18 samples)
	minimum = 5 (18 samples)
	maximum = 184.278 (18 samples)
Flit latency average = 28.0217 (18 samples)
	minimum = 5 (18 samples)
	maximum = 184.278 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.141574 (18 samples)
	minimum = 0.0716804 (18 samples)
	maximum = 0.360841 (18 samples)
Accepted packet rate average = 0.141574 (18 samples)
	minimum = 0.086088 (18 samples)
	maximum = 0.319866 (18 samples)
Injected flit rate average = 0.141576 (18 samples)
	minimum = 0.0716828 (18 samples)
	maximum = 0.360841 (18 samples)
Accepted flit rate average = 0.141576 (18 samples)
	minimum = 0.086092 (18 samples)
	maximum = 0.319866 (18 samples)
Injected packet size average = 1.00001 (18 samples)
Accepted packet size average = 1.00001 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 27 sec (147 sec)
gpgpu_simulation_rate = 193227 (inst/sec)
gpgpu_simulation_rate = 3542 (cycle/sec)
gpgpu_silicon_slowdown = 197628x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133298..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133290..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133288..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea1133280..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea1133330..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads regs
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2553
gpu_sim_insn = 1245357
gpu_ipc =     487.8014
gpu_tot_sim_cycle = 523366
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =      56.6520
gpu_tot_issued_cta = 2432
gpu_occupancy = 73.8414% 
gpu_tot_occupancy = 73.3975% 
max_total_param_size = 0
gpu_stall_dramfull = 920809
gpu_stall_icnt2sh    = 1511432
partiton_level_parallism =       0.2099
partiton_level_parallism_total  =       1.8761
partiton_level_parallism_util =       1.3367
partiton_level_parallism_util_total  =       2.3509
L2_BW  =      18.6535 GB/Sec
L2_BW_total  =     130.1888 GB/Sec
gpu_total_sim_rate=198991

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 80277, Miss = 66230, Miss_rate = 0.825, Pending_hits = 7152, Reservation_fails = 303942
	L1D_cache_core[1]: Access = 78198, Miss = 64331, Miss_rate = 0.823, Pending_hits = 7205, Reservation_fails = 297639
	L1D_cache_core[2]: Access = 75387, Miss = 62045, Miss_rate = 0.823, Pending_hits = 6936, Reservation_fails = 288873
	L1D_cache_core[3]: Access = 76810, Miss = 63073, Miss_rate = 0.821, Pending_hits = 6953, Reservation_fails = 300930
	L1D_cache_core[4]: Access = 80505, Miss = 66183, Miss_rate = 0.822, Pending_hits = 7286, Reservation_fails = 306559
	L1D_cache_core[5]: Access = 80270, Miss = 66086, Miss_rate = 0.823, Pending_hits = 7323, Reservation_fails = 304243
	L1D_cache_core[6]: Access = 80276, Miss = 66357, Miss_rate = 0.827, Pending_hits = 7306, Reservation_fails = 310935
	L1D_cache_core[7]: Access = 74693, Miss = 61133, Miss_rate = 0.818, Pending_hits = 6933, Reservation_fails = 283517
	L1D_cache_core[8]: Access = 82939, Miss = 68386, Miss_rate = 0.825, Pending_hits = 7498, Reservation_fails = 316321
	L1D_cache_core[9]: Access = 74959, Miss = 61605, Miss_rate = 0.822, Pending_hits = 6848, Reservation_fails = 290044
	L1D_cache_core[10]: Access = 81137, Miss = 67174, Miss_rate = 0.828, Pending_hits = 7396, Reservation_fails = 310429
	L1D_cache_core[11]: Access = 77596, Miss = 63519, Miss_rate = 0.819, Pending_hits = 7078, Reservation_fails = 303512
	L1D_cache_core[12]: Access = 80502, Miss = 66416, Miss_rate = 0.825, Pending_hits = 7346, Reservation_fails = 310012
	L1D_cache_core[13]: Access = 82999, Miss = 68686, Miss_rate = 0.828, Pending_hits = 7586, Reservation_fails = 309323
	L1D_cache_core[14]: Access = 78488, Miss = 64656, Miss_rate = 0.824, Pending_hits = 7139, Reservation_fails = 308639
	L1D_total_cache_accesses = 1185036
	L1D_total_cache_misses = 975880
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 107985
	L1D_total_cache_reservation_fails = 4544918
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 686494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4540736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 235040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1224728
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3837905
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 702269
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4182
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3251, 3347, 3409, 3247, 3556, 3044, 2961, 3380, 2793, 2982, 3202, 3283, 3042, 2931, 3430, 2977, 3329, 2500, 2867, 3583, 3255, 3157, 3105, 2949, 3077, 3387, 3120, 3510, 2774, 2872, 2921, 3078, 3223, 3247, 3460, 3221, 3131, 3142, 3141, 3523, 3075, 2827, 3379, 3107, 3107, 2927, 2710, 3283, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 4848632
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 686494
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4148180
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8355774	W0_Idle:255535	W0_Scoreboard:3904553	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:1143433	WS1:1143709	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5491952 {8:686494,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109839040 {40:2745976,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 328 
averagemflatency = 398 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 104 
mrq_lat_table:107949 	38284 	28080 	22758 	118837 	31428 	16756 	10529 	4841 	237 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	738034 	1563072 	725762 	14575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	263009 	111306 	261606 	295091 	50623 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136759 	115830 	120973 	192576 	1509667 	964909 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	227 	808 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       120       116       125        72        91        96        88       127       123       156       148       108       136       112       104 
dram[1]:       124       128        96        96        84       112        96        85       131       125       128       128       108        96        77       101 
dram[2]:       128       128        88       108       128       104        88        88       131       130       128       124        96        96        96       117 
dram[3]:       124       128       104       128        88       112        77        64       127       126       220       208       124       112        73       101 
dram[4]:       120       128       128       120       112       120        88        96       127       134       132       112       120       108       116       100 
dram[5]:       124       128       124       124       128       121        80        96       125       135       124       120       120        76        84       124 
maximum service time to same row:
dram[0]:     12707     12271     10709      9155     18685     13418      7825      7905      8585     10000     16100     19183     17647     15559     13438     17856 
dram[1]:     14222     11927     19502     11871      9715     14634     13769      7517     13889     12059     18878     26325     11411     14304     15128     15887 
dram[2]:     11429      9890      6537     10347     10250     18409      8303      7890     15081     11160     15781     18509     13584     13778     17256     10175 
dram[3]:     15386     12896      7089      9961     13751     21333     10200      8756     15316     11980      9753     31045     22075     21194     14320      9614 
dram[4]:     16263     10171      9627     11091     11797     18304      6683      7622     10120      8573     25714     18250     23989     20115     22109     16807 
dram[5]:     12847     10598      9988     11856     13350     13583      9249     10141     10017     20669     13508     16095     13516     13950     17675     13243 
average row accesses per activate:
dram[0]:  7.490818  7.495908  7.877095  7.426621  6.970173  6.631799  6.262712  6.276139 10.501548  9.947369 12.729412 14.580189  9.491018  9.941539  7.141747  7.136622 
dram[1]:  7.868941  7.613862  7.865901  7.286634  6.760646  7.117825  6.189533  5.948750  9.898071 10.315315 13.545455 13.148000  9.431034  8.378447  7.129979  7.240150 
dram[2]:  7.404255  7.372712  7.392857  7.433279  7.164835  7.586152  5.973856  6.223958 10.276968 11.054663 13.659389 13.902655  9.327868  9.755162  7.489712  7.300738 
dram[3]:  7.722320  7.790816  7.762867  7.504425  6.907407  7.176651  5.769331  5.720154  9.989041  9.852367 13.968182 14.206573  9.548746  9.145604  7.288066  7.789809 
dram[4]:  7.854130  7.386252  7.536207  8.515337  7.022522  7.042813  5.971317  6.351988  9.969529  9.699187 13.240506 13.274419  8.715365  9.557522  7.088122  7.639908 
dram[5]:  7.103759  7.294852  7.568493  8.146881  7.270570  7.044410  6.237650  6.081267 10.117167  9.857882 13.394737 13.831859  9.313829  8.794806  7.301587  7.180555 
average row locality = 379703/48071 = 7.898796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       368       354       329       338       398       419       688       728       233       262       117        78       125       114       351       361 
dram[1]:       331       327       333       326       404       418       676       733       261       220        97        85       124       120       331       341 
dram[2]:       343       337       350       349       390       439       725       702       245       216        98        92       131       136       336       349 
dram[3]:       351       329       344       335       417       407       693       720       250       276       105        71       121       142       349       328 
dram[4]:       339       334       350       341       405       445       729       688       244       258        96        86       119       132       333       308 
dram[5]:       370       357       333       320       416       429       716       714       258       254       102        72       114       156       330       332 
total dram writes = 31346
bank skew: 733/71 = 10.32
chip skew: 5273/5127 = 1.03
average mf latency per bank:
dram[0]:      19964     24107     22230     24960     17920     19785     10686     11961     49250     39419    216745    397404    206493    263734     18378     21179
dram[1]:      19598     26326     19292     26425     16077     20841      9779     12006     31245     47767    227014    387567    182217    263048     17017     22786
dram[2]:      21390     21532     21553     21583     18698     16697     10047     10809     36162     42921    251091    287355    190710    173571     19193     19236
dram[3]:      20871     21672     21376     21560     17478     17353     10448      9953     35421     32165    241629    362165    216585    161380     18457     19229
dram[4]:      24535     19834     23535     19547     20304     14816     11524      9618     42009     31790    310844    278672    244046    165747     21775     17967
dram[5]:      25188     21468     28117     23902     21756     17785     12738     10453     43547     38548    336783    388387    298102    164541     25148     20642
maximum mf latency per bank:
dram[0]:       1642      1480      1368      1404      1450      1470      1385      1479      1567      1522      1345      1479      1434      1346      1354      1454
dram[1]:       1099      1625      1342      1500      1643      1633      1429      1409      1239      1475      1195      1537      1672      1657      1116      1314
dram[2]:       1462      1280      1369      1335      1385      1706      1568      1488      1464      1459      1328      1464      1207      1366      1301      1207
dram[3]:       1435      1271      1379      1340      1375      1593      1321      1327      1355      1383      1415      1411      1516      1610      1310      1331
dram[4]:       1306      1407      1371      1334      1470      1393      1466      1376      1638      1329      1415      1400      1298      1533      1398      1718
dram[5]:       1460      1512      1710      1317      1555      1451      1710      1502      1491      1374      1421      1347      1478      1484      1332      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690829 n_nop=609764 n_act=8001 n_pre=7985 n_ref_event=93957419232848 n_req=63120 n_rd=58287 n_rd_L2_A=0 n_write=0 n_wr_bk=7425 bw_util=0.1902
n_activity=326916 dram_eff=0.402
bk0: 4108a 651350i bk1: 4181a 650197i bk2: 3893a 652393i bk3: 3993a 649640i bk4: 4025a 647168i bk5: 4307a 642809i bk6: 3877a 641480i bk7: 4102a 639433i bk8: 3248a 665721i bk9: 3432a 664888i bk10: 3180a 670452i bk11: 3044a 673100i bk12: 3065a 666964i bk13: 3127a 667744i bk14: 3328a 656137i bk15: 3377a 653502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873368
Row_Buffer_Locality_read = 0.910306
Row_Buffer_Locality_write = 0.427892
Bank_Level_Parallism = 2.326283
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.437379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.190241 
total_CMD = 690829 
util_bw = 131424 
Wasted_Col = 97031 
Wasted_Row = 41330 
Idle = 421044 

BW Util Bottlenecks: 
RCDc_limit = 44767 
RCDWRc_limit = 11867 
WTRc_limit = 12184 
RTWc_limit = 44859 
CCDLc_limit = 43533 
rwq = 0 
CCDLc_limit_alone = 34826 
WTRc_limit_alone = 11523 
RTWc_limit_alone = 36813 

Commands details: 
total_CMD = 690829 
n_nop = 609764 
Read = 58287 
Write = 0 
L2_Alloc = 0 
L2_WB = 7425 
n_act = 8001 
n_pre = 7985 
n_ref = 93957419232848 
n_req = 63120 
total_req = 65712 

Dual Bus Interface Util: 
issued_total_row = 15986 
issued_total_col = 65712 
Row_Bus_Util =  0.023140 
CoL_Bus_Util = 0.095120 
Either_Row_CoL_Bus_Util = 0.117345 
Issued_on_Two_Bus_Simul_Util = 0.000916 
issued_two_Eff = 0.007809 
queue_avg = 3.036529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03653
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690829 n_nop=609405 n_act=8085 n_pre=8069 n_ref_event=0 n_req=63259 n_rd=58455 n_rd_L2_A=0 n_write=0 n_wr_bk=7363 bw_util=0.1905
n_activity=330298 dram_eff=0.3985
bk0: 4024a 652281i bk1: 4225a 648801i bk2: 3776a 654076i bk3: 4145a 648916i bk4: 4174a 645904i bk5: 4274a 644277i bk6: 3821a 643409i bk7: 4160a 637720i bk8: 3432a 664576i bk9: 3300a 666956i bk10: 2924a 672116i bk11: 3236a 671087i bk12: 3172a 665633i bk13: 3220a 666572i bk14: 3071a 657262i bk15: 3501a 653638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872287
Row_Buffer_Locality_read = 0.908870
Row_Buffer_Locality_write = 0.427144
Bank_Level_Parallism = 2.299005
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.422862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.190548 
total_CMD = 690829 
util_bw = 131636 
Wasted_Col = 99464 
Wasted_Row = 41654 
Idle = 418075 

BW Util Bottlenecks: 
RCDc_limit = 46076 
RCDWRc_limit = 12031 
WTRc_limit = 12947 
RTWc_limit = 45788 
CCDLc_limit = 44878 
rwq = 0 
CCDLc_limit_alone = 35920 
WTRc_limit_alone = 12276 
RTWc_limit_alone = 37501 

Commands details: 
total_CMD = 690829 
n_nop = 609405 
Read = 58455 
Write = 0 
L2_Alloc = 0 
L2_WB = 7363 
n_act = 8085 
n_pre = 8069 
n_ref = 0 
n_req = 63259 
total_req = 65818 

Dual Bus Interface Util: 
issued_total_row = 16154 
issued_total_col = 65818 
Row_Bus_Util =  0.023384 
CoL_Bus_Util = 0.095274 
Either_Row_CoL_Bus_Util = 0.117864 
Issued_on_Two_Bus_Simul_Util = 0.000793 
issued_two_Eff = 0.006730 
queue_avg = 2.957448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95745
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690829 n_nop=608768 n_act=8045 n_pre=8029 n_ref_event=0 n_req=63990 n_rd=59062 n_rd_L2_A=0 n_write=0 n_wr_bk=7529 bw_util=0.1928
n_activity=328000 dram_eff=0.406
bk0: 4152a 650998i bk1: 4037a 649743i bk2: 3989a 648419i bk3: 4149a 648807i bk4: 4128a 645493i bk5: 4264a 645171i bk6: 3998a 640358i bk7: 4177a 635947i bk8: 3368a 665442i bk9: 3300a 666252i bk10: 3072a 671859i bk11: 3092a 671786i bk12: 3282a 666174i bk13: 3173a 666973i bk14: 3295a 653696i bk15: 3586a 652917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874355
Row_Buffer_Locality_read = 0.910044
Row_Buffer_Locality_write = 0.446631
Bank_Level_Parallism = 2.357269
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.446132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192786 
total_CMD = 690829 
util_bw = 133182 
Wasted_Col = 98171 
Wasted_Row = 40593 
Idle = 418883 

BW Util Bottlenecks: 
RCDc_limit = 45255 
RCDWRc_limit = 11497 
WTRc_limit = 13317 
RTWc_limit = 46144 
CCDLc_limit = 43587 
rwq = 0 
CCDLc_limit_alone = 34977 
WTRc_limit_alone = 12566 
RTWc_limit_alone = 38285 

Commands details: 
total_CMD = 690829 
n_nop = 608768 
Read = 59062 
Write = 0 
L2_Alloc = 0 
L2_WB = 7529 
n_act = 8045 
n_pre = 8029 
n_ref = 0 
n_req = 63990 
total_req = 66591 

Dual Bus Interface Util: 
issued_total_row = 16074 
issued_total_col = 66591 
Row_Bus_Util =  0.023268 
CoL_Bus_Util = 0.096393 
Either_Row_CoL_Bus_Util = 0.118786 
Issued_on_Two_Bus_Simul_Util = 0.000874 
issued_two_Eff = 0.007360 
queue_avg = 3.167719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.16772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690829 n_nop=610182 n_act=7949 n_pre=7933 n_ref_event=0 n_req=62694 n_rd=57893 n_rd_L2_A=0 n_write=0 n_wr_bk=7398 bw_util=0.189
n_activity=328638 dram_eff=0.3973
bk0: 4037a 653269i bk1: 4203a 649361i bk2: 3869a 651860i bk3: 3893a 651776i bk4: 4058a 647218i bk5: 4260a 645480i bk6: 3822a 641335i bk7: 3880a 639449i bk8: 3484a 664349i bk9: 3372a 664712i bk10: 3012a 672130i bk11: 2984a 673761i bk12: 3317a 666945i bk13: 3193a 664922i bk14: 3199a 657794i bk15: 3310a 655533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873289
Row_Buffer_Locality_read = 0.909661
Row_Buffer_Locality_write = 0.434701
Bank_Level_Parallism = 2.283472
Bank_Level_Parallism_Col = 2.222166
Bank_Level_Parallism_Ready = 1.432039
write_to_read_ratio_blp_rw_average = 0.288436
GrpLevelPara = 1.563587 

BW Util details:
bwutil = 0.189022 
total_CMD = 690829 
util_bw = 130582 
Wasted_Col = 98907 
Wasted_Row = 41952 
Idle = 419388 

BW Util Bottlenecks: 
RCDc_limit = 45753 
RCDWRc_limit = 11865 
WTRc_limit = 12403 
RTWc_limit = 44817 
CCDLc_limit = 43736 
rwq = 0 
CCDLc_limit_alone = 35124 
WTRc_limit_alone = 11690 
RTWc_limit_alone = 36918 

Commands details: 
total_CMD = 690829 
n_nop = 610182 
Read = 57893 
Write = 0 
L2_Alloc = 0 
L2_WB = 7398 
n_act = 7949 
n_pre = 7933 
n_ref = 0 
n_req = 62694 
total_req = 65291 

Dual Bus Interface Util: 
issued_total_row = 15882 
issued_total_col = 65291 
Row_Bus_Util =  0.022990 
CoL_Bus_Util = 0.094511 
Either_Row_CoL_Bus_Util = 0.116739 
Issued_on_Two_Bus_Simul_Util = 0.000761 
issued_two_Eff = 0.006522 
queue_avg = 2.935925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93592
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690829 n_nop=610448 n_act=7899 n_pre=7883 n_ref_event=4565658604079112714 n_req=62594 n_rd=57802 n_rd_L2_A=0 n_write=0 n_wr_bk=7346 bw_util=0.1886
n_activity=325987 dram_eff=0.3997
bk0: 4089a 651503i bk1: 4132a 651361i bk2: 3988a 650188i bk3: 3825a 653501i bk4: 4265a 647482i bk5: 4181a 645022i bk6: 3993a 641735i bk7: 3781a 644799i bk8: 3440a 663768i bk9: 3420a 665075i bk10: 3084a 670940i bk11: 2804a 673997i bk12: 3341a 665769i bk13: 3112a 666271i bk14: 3335a 655725i bk15: 3012a 659700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873934
Row_Buffer_Locality_read = 0.910297
Row_Buffer_Locality_write = 0.435309
Bank_Level_Parallism = 2.274978
Bank_Level_Parallism_Col = 2.208568
Bank_Level_Parallism_Ready = 1.441505
write_to_read_ratio_blp_rw_average = 0.284749
GrpLevelPara = 1.561083 

BW Util details:
bwutil = 0.188608 
total_CMD = 690829 
util_bw = 130296 
Wasted_Col = 97659 
Wasted_Row = 41393 
Idle = 421481 

BW Util Bottlenecks: 
RCDc_limit = 44995 
RCDWRc_limit = 11727 
WTRc_limit = 12680 
RTWc_limit = 43896 
CCDLc_limit = 43482 
rwq = 0 
CCDLc_limit_alone = 34760 
WTRc_limit_alone = 11930 
RTWc_limit_alone = 35924 

Commands details: 
total_CMD = 690829 
n_nop = 610448 
Read = 57802 
Write = 0 
L2_Alloc = 0 
L2_WB = 7346 
n_act = 7899 
n_pre = 7883 
n_ref = 4565658604079112714 
n_req = 62594 
total_req = 65148 

Dual Bus Interface Util: 
issued_total_row = 15782 
issued_total_col = 65148 
Row_Bus_Util =  0.022845 
CoL_Bus_Util = 0.094304 
Either_Row_CoL_Bus_Util = 0.116354 
Issued_on_Two_Bus_Simul_Util = 0.000795 
issued_two_Eff = 0.006830 
queue_avg = 2.917107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.91711
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=690829 n_nop=608543 n_act=8133 n_pre=8117 n_ref_event=0 n_req=64046 n_rd=59151 n_rd_L2_A=0 n_write=0 n_wr_bk=7492 bw_util=0.1929
n_activity=332055 dram_eff=0.4014
bk0: 4328a 647589i bk1: 4280a 647441i bk2: 4067a 648888i bk3: 3717a 652760i bk4: 4153a 647431i bk5: 4165a 645225i bk6: 4089a 640066i bk7: 3838a 640884i bk8: 3552a 663581i bk9: 3652a 663041i bk10: 2996a 671021i bk11: 3084a 672580i bk12: 3388a 665425i bk13: 3241a 662706i bk14: 3344a 656813i bk15: 3257a 653632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873154
Row_Buffer_Locality_read = 0.909925
Row_Buffer_Locality_write = 0.428805
Bank_Level_Parallism = 2.333820
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.447535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192936 
total_CMD = 690829 
util_bw = 133286 
Wasted_Col = 99694 
Wasted_Row = 42164 
Idle = 415685 

BW Util Bottlenecks: 
RCDc_limit = 45906 
RCDWRc_limit = 12361 
WTRc_limit = 12903 
RTWc_limit = 46101 
CCDLc_limit = 45088 
rwq = 0 
CCDLc_limit_alone = 36038 
WTRc_limit_alone = 12183 
RTWc_limit_alone = 37771 

Commands details: 
total_CMD = 690829 
n_nop = 608543 
Read = 59151 
Write = 0 
L2_Alloc = 0 
L2_WB = 7492 
n_act = 8133 
n_pre = 8117 
n_ref = 0 
n_req = 64046 
total_req = 66643 

Dual Bus Interface Util: 
issued_total_row = 16250 
issued_total_col = 66643 
Row_Bus_Util =  0.023522 
CoL_Bus_Util = 0.096468 
Either_Row_CoL_Bus_Util = 0.119112 
Issued_on_Two_Bus_Simul_Util = 0.000879 
issued_two_Eff = 0.007377 
queue_avg = 3.043011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.04301

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259287, Miss = 48047, Miss_rate = 0.185, Pending_hits = 43, Reservation_fails = 362
L2_cache_bank[1]: Access = 256869, Miss = 41519, Miss_rate = 0.162, Pending_hits = 20, Reservation_fails = 23
L2_cache_bank[2]: Access = 250751, Miss = 41037, Miss_rate = 0.164, Pending_hits = 35, Reservation_fails = 132
L2_cache_bank[3]: Access = 256646, Miss = 41335, Miss_rate = 0.161, Pending_hits = 17, Reservation_fails = 24
L2_cache_bank[4]: Access = 251177, Miss = 41881, Miss_rate = 0.167, Pending_hits = 54, Reservation_fails = 223
L2_cache_bank[5]: Access = 251100, Miss = 42066, Miss_rate = 0.168, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[6]: Access = 251877, Miss = 40831, Miss_rate = 0.162, Pending_hits = 11, Reservation_fails = 25
L2_cache_bank[7]: Access = 251080, Miss = 41150, Miss_rate = 0.164, Pending_hits = 34, Reservation_fails = 18
L2_cache_bank[8]: Access = 255305, Miss = 41759, Miss_rate = 0.164, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[9]: Access = 249950, Miss = 40141, Miss_rate = 0.161, Pending_hits = 17, Reservation_fails = 20
L2_cache_bank[10]: Access = 255531, Miss = 41587, Miss_rate = 0.163, Pending_hits = 28, Reservation_fails = 25
L2_cache_bank[11]: Access = 252230, Miss = 41269, Miss_rate = 0.164, Pending_hits = 22, Reservation_fails = 18
L2_total_cache_accesses = 3041803
L2_total_cache_misses = 502622
L2_total_cache_miss_rate = 0.1652
L2_total_cache_pending_hits = 323
L2_total_cache_reservation_fails = 920
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2395223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 268031
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 128595
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2745976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 268
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.407
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=3041803
icnt_total_pkts_simt_to_mem=982036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0293
	minimum = 5
	maximum = 7
Network latency average = 5.0293
	minimum = 5
	maximum = 7
Slowest packet = 4021053
Flit latency average = 5.0293
	minimum = 5
	maximum = 7
Slowest flit = 4021180
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0386183
	minimum = 0.0125343 (at node 3)
	maximum = 0.0736389 (at node 20)
Accepted packet rate average = 0.0386183
	minimum = 0.0164512 (at node 23)
	maximum = 0.0614963 (at node 9)
Injected flit rate average = 0.0386183
	minimum = 0.0125343 (at node 3)
	maximum = 0.0736389 (at node 20)
Accepted flit rate average= 0.0386183
	minimum = 0.0164512 (at node 23)
	maximum = 0.0614963 (at node 9)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.4612 (19 samples)
	minimum = 5 (19 samples)
	maximum = 180.211 (19 samples)
Network latency average = 26.8118 (19 samples)
	minimum = 5 (19 samples)
	maximum = 174.947 (19 samples)
Flit latency average = 26.8115 (19 samples)
	minimum = 5 (19 samples)
	maximum = 174.947 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.136156 (19 samples)
	minimum = 0.0685674 (19 samples)
	maximum = 0.345725 (19 samples)
Accepted packet rate average = 0.136156 (19 samples)
	minimum = 0.0824229 (19 samples)
	maximum = 0.306268 (19 samples)
Injected flit rate average = 0.136157 (19 samples)
	minimum = 0.0685698 (19 samples)
	maximum = 0.345725 (19 samples)
Accepted flit rate average = 0.136157 (19 samples)
	minimum = 0.0824267 (19 samples)
	maximum = 0.306268 (19 samples)
Injected packet size average = 1.00001 (19 samples)
Accepted packet size average = 1.00001 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 29 sec (149 sec)
gpgpu_simulation_rate = 198991 (inst/sec)
gpgpu_simulation_rate = 3512 (cycle/sec)
gpgpu_silicon_slowdown = 199316x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffea11332c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffea11332bc..

GPGPU-Sim PTX: cudaLaunch for 0x0x557429c47f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1643
gpu_sim_insn = 1114112
gpu_ipc =     678.0962
gpu_tot_sim_cycle = 525009
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =      58.5968
gpu_tot_issued_cta = 2560
gpu_occupancy = 82.5236% 
gpu_tot_occupancy = 73.4262% 
max_total_param_size = 0
gpu_stall_dramfull = 920809
gpu_stall_icnt2sh    = 1511432
partiton_level_parallism =       0.3116
partiton_level_parallism_total  =       1.8712
partiton_level_parallism_util =       1.4927
partiton_level_parallism_util_total  =       2.3502
L2_BW  =      27.9216 GB/Sec
L2_BW_total  =     129.8687 GB/Sec
gpu_total_sim_rate=205092

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 2420
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 12918
L1D_cache:
	L1D_cache_core[0]: Access = 80405, Miss = 66262, Miss_rate = 0.824, Pending_hits = 7248, Reservation_fails = 303942
	L1D_cache_core[1]: Access = 78326, Miss = 64363, Miss_rate = 0.822, Pending_hits = 7301, Reservation_fails = 297639
	L1D_cache_core[2]: Access = 75515, Miss = 62077, Miss_rate = 0.822, Pending_hits = 7032, Reservation_fails = 288873
	L1D_cache_core[3]: Access = 76954, Miss = 63109, Miss_rate = 0.820, Pending_hits = 7061, Reservation_fails = 300930
	L1D_cache_core[4]: Access = 80633, Miss = 66215, Miss_rate = 0.821, Pending_hits = 7382, Reservation_fails = 306559
	L1D_cache_core[5]: Access = 80398, Miss = 66118, Miss_rate = 0.822, Pending_hits = 7419, Reservation_fails = 304243
	L1D_cache_core[6]: Access = 80404, Miss = 66389, Miss_rate = 0.826, Pending_hits = 7402, Reservation_fails = 310935
	L1D_cache_core[7]: Access = 74837, Miss = 61169, Miss_rate = 0.817, Pending_hits = 7041, Reservation_fails = 283517
	L1D_cache_core[8]: Access = 83083, Miss = 68422, Miss_rate = 0.824, Pending_hits = 7606, Reservation_fails = 316321
	L1D_cache_core[9]: Access = 75103, Miss = 61641, Miss_rate = 0.821, Pending_hits = 6956, Reservation_fails = 290044
	L1D_cache_core[10]: Access = 81281, Miss = 67210, Miss_rate = 0.827, Pending_hits = 7504, Reservation_fails = 310429
	L1D_cache_core[11]: Access = 77740, Miss = 63555, Miss_rate = 0.818, Pending_hits = 7186, Reservation_fails = 303512
	L1D_cache_core[12]: Access = 80646, Miss = 66452, Miss_rate = 0.824, Pending_hits = 7454, Reservation_fails = 310012
	L1D_cache_core[13]: Access = 83143, Miss = 68722, Miss_rate = 0.827, Pending_hits = 7694, Reservation_fails = 309323
	L1D_cache_core[14]: Access = 78616, Miss = 64688, Miss_rate = 0.823, Pending_hits = 7235, Reservation_fails = 308639
	L1D_total_cache_accesses = 1187084
	L1D_total_cache_misses = 976392
	L1D_total_cache_miss_rate = 0.8225
	L1D_total_cache_pending_hits = 109521
	L1D_total_cache_reservation_fails = 4544918
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.093
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 95501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109267
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 687006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4540736
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 245280
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1245208
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2420
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12918
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 3837905
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 562
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 702269
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4182
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 12918
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3305, 3401, 3463, 3301, 3610, 3098, 3015, 3434, 2847, 3036, 3256, 3337, 3096, 2985, 3484, 3031, 3383, 2554, 2921, 3637, 3309, 3211, 3159, 3003, 3131, 3441, 3174, 3564, 2828, 2926, 2975, 3132, 3259, 3283, 3496, 3257, 3167, 3178, 3177, 3559, 3111, 2863, 3415, 3143, 3143, 2963, 2746, 3319, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 4848632
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687006
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4148180
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 697063
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8360135	W0_Idle:255844	W0_Scoreboard:3909729	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:1161865	WS1:1162141	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5496048 {8:687006,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109920960 {40:2748024,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363496 {8:295437,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1718 
max_icnt2mem_latency = 1365 
maxmrqlatency = 1097 
max_icnt2sh_latency = 328 
averagemflatency = 398 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 25 
avg_icnt2sh_latency = 104 
mrq_lat_table:107949 	38284 	28080 	22758 	118837 	31428 	16756 	10529 	4841 	237 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	740082 	1563072 	725762 	14575 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	55 	39 	11 	263521 	111306 	261606 	295091 	50623 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	138703 	115932 	120975 	192576 	1509667 	964909 	729 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	231 	808 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       120       116       125        72        91        96        88       127       123       156       148       108       136       112       104 
dram[1]:       124       128        96        96        84       112        96        85       131       125       128       128       108        96        77       101 
dram[2]:       128       128        88       108       128       104        88        88       131       130       128       124        96        96        96       117 
dram[3]:       124       128       104       128        88       112        77        64       127       126       220       208       124       112        73       101 
dram[4]:       120       128       128       120       112       120        88        96       127       134       132       112       120       108       116       100 
dram[5]:       124       128       124       124       128       121        80        96       125       135       124       120       120        76        84       124 
maximum service time to same row:
dram[0]:     12707     12271     10709      9155     18685     13418      7825      7905      8585     10000     16100     19183     17647     15559     13438     17856 
dram[1]:     14222     11927     19502     11871      9715     14634     13769      7517     13889     12059     18878     26325     11411     14304     15128     15887 
dram[2]:     11429      9890      6537     10347     10250     18409      8303      7890     15081     11160     15781     18509     13584     13778     17256     10175 
dram[3]:     15386     12896      7089      9961     13751     21333     10200      8756     15316     11980      9753     31045     22075     21194     14320      9614 
dram[4]:     16263     10171      9627     11091     11797     18304      6683      7622     10120      8573     25714     18250     23989     20115     22109     16807 
dram[5]:     12847     10598      9988     11856     13350     13583      9249     10141     10017     20669     13508     16095     13516     13950     17675     13243 
average row accesses per activate:
dram[0]:  7.490818  7.495908  7.877095  7.426621  6.970173  6.631799  6.262712  6.276139 10.501548  9.947369 12.729412 14.580189  9.491018  9.941539  7.141747  7.136622 
dram[1]:  7.868941  7.613862  7.865901  7.286634  6.760646  7.117825  6.189533  5.948750  9.898071 10.315315 13.545455 13.148000  9.431034  8.378447  7.129979  7.240150 
dram[2]:  7.404255  7.372712  7.392857  7.433279  7.164835  7.586152  5.973856  6.223958 10.276968 11.054663 13.659389 13.902655  9.327868  9.755162  7.489712  7.300738 
dram[3]:  7.722320  7.790816  7.762867  7.504425  6.907407  7.176651  5.769331  5.720154  9.989041  9.852367 13.968182 14.206573  9.548746  9.145604  7.288066  7.789809 
dram[4]:  7.854130  7.386252  7.536207  8.515337  7.022522  7.042813  5.971317  6.351988  9.969529  9.699187 13.240506 13.274419  8.715365  9.557522  7.088122  7.639908 
dram[5]:  7.103759  7.294852  7.568493  8.146881  7.270570  7.044410  6.237650  6.081267 10.117167  9.857882 13.394737 13.831859  9.313829  8.794806  7.301587  7.180555 
average row locality = 379703/48071 = 7.898796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       368       354       329       338       398       419       688       728       233       262       117        78       125       114       351       361 
dram[1]:       331       327       333       326       404       418       676       733       261       220        97        85       124       120       331       341 
dram[2]:       343       337       350       349       390       439       725       702       245       216        98        92       131       136       336       349 
dram[3]:       351       329       344       335       417       407       693       720       250       276       105        71       121       142       349       328 
dram[4]:       339       334       350       341       405       445       729       688       244       258        96        86       119       132       333       308 
dram[5]:       370       357       333       320       416       429       716       714       258       254       102        72       114       156       330       332 
total dram writes = 31346
bank skew: 733/71 = 10.32
chip skew: 5273/5127 = 1.03
average mf latency per bank:
dram[0]:      19964     24107     22230     24960     17920     19785     10686     11961     49323     39483    216798    397471    206493    263734     18378     21179
dram[1]:      19598     26326     19292     26425     16077     20841      9779     12006     31309     47843    227078    387629    182217    263048     17017     22786
dram[2]:      21390     21532     21553     21583     18698     16697     10047     10809     36231     42999    251155    287412    190710    173571     19193     19236
dram[3]:      20871     21672     21376     21560     17478     17353     10448      9953     35489     32226    241688    362239    216585    161380     18457     19229
dram[4]:      24535     19834     23535     19547     20304     14816     11524      9618     42079     31855    310898    278733    244046    165747     21775     17967
dram[5]:      25188     21468     28117     23902     21756     17785     12738     10453     43613     38614    336834    388460    298102    164541     25148     20642
maximum mf latency per bank:
dram[0]:       1642      1480      1368      1404      1450      1470      1385      1479      1567      1522      1345      1479      1434      1346      1354      1454
dram[1]:       1099      1625      1342      1500      1643      1633      1429      1409      1239      1475      1195      1537      1672      1657      1116      1314
dram[2]:       1462      1280      1369      1335      1385      1706      1568      1488      1464      1459      1328      1464      1207      1366      1301      1207
dram[3]:       1435      1271      1379      1340      1375      1593      1321      1327      1355      1383      1415      1411      1516      1610      1310      1331
dram[4]:       1306      1407      1371      1334      1470      1393      1466      1376      1638      1329      1415      1400      1298      1533      1398      1718
dram[5]:       1460      1512      1710      1317      1555      1451      1710      1502      1491      1374      1421      1347      1478      1484      1332      1296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692997 n_nop=611932 n_act=8001 n_pre=7985 n_ref_event=93957419232848 n_req=63120 n_rd=58287 n_rd_L2_A=0 n_write=0 n_wr_bk=7425 bw_util=0.1896
n_activity=326916 dram_eff=0.402
bk0: 4108a 653518i bk1: 4181a 652365i bk2: 3893a 654561i bk3: 3993a 651808i bk4: 4025a 649336i bk5: 4307a 644977i bk6: 3877a 643648i bk7: 4102a 641601i bk8: 3248a 667889i bk9: 3432a 667056i bk10: 3180a 672620i bk11: 3044a 675268i bk12: 3065a 669132i bk13: 3127a 669912i bk14: 3328a 658305i bk15: 3377a 655670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873368
Row_Buffer_Locality_read = 0.910306
Row_Buffer_Locality_write = 0.427892
Bank_Level_Parallism = 2.326283
Bank_Level_Parallism_Col = 0.670969
Bank_Level_Parallism_Ready = 1.437379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.189646 
total_CMD = 692997 
util_bw = 131424 
Wasted_Col = 97031 
Wasted_Row = 41330 
Idle = 423212 

BW Util Bottlenecks: 
RCDc_limit = 44767 
RCDWRc_limit = 11867 
WTRc_limit = 12184 
RTWc_limit = 44859 
CCDLc_limit = 43533 
rwq = 0 
CCDLc_limit_alone = 34826 
WTRc_limit_alone = 11523 
RTWc_limit_alone = 36813 

Commands details: 
total_CMD = 692997 
n_nop = 611932 
Read = 58287 
Write = 0 
L2_Alloc = 0 
L2_WB = 7425 
n_act = 8001 
n_pre = 7985 
n_ref = 93957419232848 
n_req = 63120 
total_req = 65712 

Dual Bus Interface Util: 
issued_total_row = 15986 
issued_total_col = 65712 
Row_Bus_Util =  0.023068 
CoL_Bus_Util = 0.094823 
Either_Row_CoL_Bus_Util = 0.116977 
Issued_on_Two_Bus_Simul_Util = 0.000913 
issued_two_Eff = 0.007809 
queue_avg = 3.027029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.02703
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692997 n_nop=611573 n_act=8085 n_pre=8069 n_ref_event=0 n_req=63259 n_rd=58455 n_rd_L2_A=0 n_write=0 n_wr_bk=7363 bw_util=0.19
n_activity=330298 dram_eff=0.3985
bk0: 4024a 654449i bk1: 4225a 650969i bk2: 3776a 656244i bk3: 4145a 651084i bk4: 4174a 648072i bk5: 4274a 646445i bk6: 3821a 645577i bk7: 4160a 639888i bk8: 3432a 666744i bk9: 3300a 669124i bk10: 2924a 674284i bk11: 3236a 673255i bk12: 3172a 667801i bk13: 3220a 668740i bk14: 3071a 659430i bk15: 3501a 655806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872287
Row_Buffer_Locality_read = 0.908870
Row_Buffer_Locality_write = 0.427144
Bank_Level_Parallism = 2.299005
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.422862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.189952 
total_CMD = 692997 
util_bw = 131636 
Wasted_Col = 99464 
Wasted_Row = 41654 
Idle = 420243 

BW Util Bottlenecks: 
RCDc_limit = 46076 
RCDWRc_limit = 12031 
WTRc_limit = 12947 
RTWc_limit = 45788 
CCDLc_limit = 44878 
rwq = 0 
CCDLc_limit_alone = 35920 
WTRc_limit_alone = 12276 
RTWc_limit_alone = 37501 

Commands details: 
total_CMD = 692997 
n_nop = 611573 
Read = 58455 
Write = 0 
L2_Alloc = 0 
L2_WB = 7363 
n_act = 8085 
n_pre = 8069 
n_ref = 0 
n_req = 63259 
total_req = 65818 

Dual Bus Interface Util: 
issued_total_row = 16154 
issued_total_col = 65818 
Row_Bus_Util =  0.023310 
CoL_Bus_Util = 0.094976 
Either_Row_CoL_Bus_Util = 0.117495 
Issued_on_Two_Bus_Simul_Util = 0.000791 
issued_two_Eff = 0.006730 
queue_avg = 2.948196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9482
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692997 n_nop=610936 n_act=8045 n_pre=8029 n_ref_event=0 n_req=63990 n_rd=59062 n_rd_L2_A=0 n_write=0 n_wr_bk=7529 bw_util=0.1922
n_activity=328000 dram_eff=0.406
bk0: 4152a 653166i bk1: 4037a 651911i bk2: 3989a 650587i bk3: 4149a 650975i bk4: 4128a 647661i bk5: 4264a 647339i bk6: 3998a 642526i bk7: 4177a 638115i bk8: 3368a 667610i bk9: 3300a 668420i bk10: 3072a 674027i bk11: 3092a 673954i bk12: 3282a 668342i bk13: 3173a 669141i bk14: 3295a 655864i bk15: 3586a 655085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874355
Row_Buffer_Locality_read = 0.910044
Row_Buffer_Locality_write = 0.446631
Bank_Level_Parallism = 2.357269
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.446132
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192183 
total_CMD = 692997 
util_bw = 133182 
Wasted_Col = 98171 
Wasted_Row = 40593 
Idle = 421051 

BW Util Bottlenecks: 
RCDc_limit = 45255 
RCDWRc_limit = 11497 
WTRc_limit = 13317 
RTWc_limit = 46144 
CCDLc_limit = 43587 
rwq = 0 
CCDLc_limit_alone = 34977 
WTRc_limit_alone = 12566 
RTWc_limit_alone = 38285 

Commands details: 
total_CMD = 692997 
n_nop = 610936 
Read = 59062 
Write = 0 
L2_Alloc = 0 
L2_WB = 7529 
n_act = 8045 
n_pre = 8029 
n_ref = 0 
n_req = 63990 
total_req = 66591 

Dual Bus Interface Util: 
issued_total_row = 16074 
issued_total_col = 66591 
Row_Bus_Util =  0.023195 
CoL_Bus_Util = 0.096091 
Either_Row_CoL_Bus_Util = 0.118415 
Issued_on_Two_Bus_Simul_Util = 0.000872 
issued_two_Eff = 0.007360 
queue_avg = 3.157809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15781
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692997 n_nop=612350 n_act=7949 n_pre=7933 n_ref_event=0 n_req=62694 n_rd=57893 n_rd_L2_A=0 n_write=0 n_wr_bk=7398 bw_util=0.1884
n_activity=328638 dram_eff=0.3973
bk0: 4037a 655437i bk1: 4203a 651529i bk2: 3869a 654028i bk3: 3893a 653944i bk4: 4058a 649386i bk5: 4260a 647648i bk6: 3822a 643503i bk7: 3880a 641617i bk8: 3484a 666517i bk9: 3372a 666880i bk10: 3012a 674298i bk11: 2984a 675929i bk12: 3317a 669113i bk13: 3193a 667090i bk14: 3199a 659962i bk15: 3310a 657701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873289
Row_Buffer_Locality_read = 0.909661
Row_Buffer_Locality_write = 0.434701
Bank_Level_Parallism = 2.283472
Bank_Level_Parallism_Col = 2.222166
Bank_Level_Parallism_Ready = 1.432039
write_to_read_ratio_blp_rw_average = 0.288436
GrpLevelPara = 1.563587 

BW Util details:
bwutil = 0.188431 
total_CMD = 692997 
util_bw = 130582 
Wasted_Col = 98907 
Wasted_Row = 41952 
Idle = 421556 

BW Util Bottlenecks: 
RCDc_limit = 45753 
RCDWRc_limit = 11865 
WTRc_limit = 12403 
RTWc_limit = 44817 
CCDLc_limit = 43736 
rwq = 0 
CCDLc_limit_alone = 35124 
WTRc_limit_alone = 11690 
RTWc_limit_alone = 36918 

Commands details: 
total_CMD = 692997 
n_nop = 612350 
Read = 57893 
Write = 0 
L2_Alloc = 0 
L2_WB = 7398 
n_act = 7949 
n_pre = 7933 
n_ref = 0 
n_req = 62694 
total_req = 65291 

Dual Bus Interface Util: 
issued_total_row = 15882 
issued_total_col = 65291 
Row_Bus_Util =  0.022918 
CoL_Bus_Util = 0.094215 
Either_Row_CoL_Bus_Util = 0.116374 
Issued_on_Two_Bus_Simul_Util = 0.000759 
issued_two_Eff = 0.006522 
queue_avg = 2.926740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.92674
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692997 n_nop=612616 n_act=7899 n_pre=7883 n_ref_event=4565658604079112714 n_req=62594 n_rd=57802 n_rd_L2_A=0 n_write=0 n_wr_bk=7346 bw_util=0.188
n_activity=325987 dram_eff=0.3997
bk0: 4089a 653671i bk1: 4132a 653529i bk2: 3988a 652356i bk3: 3825a 655669i bk4: 4265a 649650i bk5: 4181a 647190i bk6: 3993a 643903i bk7: 3781a 646967i bk8: 3440a 665936i bk9: 3420a 667243i bk10: 3084a 673108i bk11: 2804a 676165i bk12: 3341a 667937i bk13: 3112a 668439i bk14: 3335a 657893i bk15: 3012a 661868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873934
Row_Buffer_Locality_read = 0.910297
Row_Buffer_Locality_write = 0.435309
Bank_Level_Parallism = 2.274978
Bank_Level_Parallism_Col = 2.208568
Bank_Level_Parallism_Ready = 1.441505
write_to_read_ratio_blp_rw_average = 0.284749
GrpLevelPara = 1.561083 

BW Util details:
bwutil = 0.188018 
total_CMD = 692997 
util_bw = 130296 
Wasted_Col = 97659 
Wasted_Row = 41393 
Idle = 423649 

BW Util Bottlenecks: 
RCDc_limit = 44995 
RCDWRc_limit = 11727 
WTRc_limit = 12680 
RTWc_limit = 43896 
CCDLc_limit = 43482 
rwq = 0 
CCDLc_limit_alone = 34760 
WTRc_limit_alone = 11930 
RTWc_limit_alone = 35924 

Commands details: 
total_CMD = 692997 
n_nop = 612616 
Read = 57802 
Write = 0 
L2_Alloc = 0 
L2_WB = 7346 
n_act = 7899 
n_pre = 7883 
n_ref = 4565658604079112714 
n_req = 62594 
total_req = 65148 

Dual Bus Interface Util: 
issued_total_row = 15782 
issued_total_col = 65148 
Row_Bus_Util =  0.022774 
CoL_Bus_Util = 0.094009 
Either_Row_CoL_Bus_Util = 0.115990 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.006830 
queue_avg = 2.907981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.90798
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=692997 n_nop=610711 n_act=8133 n_pre=8117 n_ref_event=0 n_req=64046 n_rd=59151 n_rd_L2_A=0 n_write=0 n_wr_bk=7492 bw_util=0.1923
n_activity=332055 dram_eff=0.4014
bk0: 4328a 649757i bk1: 4280a 649609i bk2: 4067a 651056i bk3: 3717a 654928i bk4: 4153a 649599i bk5: 4165a 647393i bk6: 4089a 642234i bk7: 3838a 643052i bk8: 3552a 665749i bk9: 3652a 665209i bk10: 2996a 673189i bk11: 3084a 674748i bk12: 3388a 667593i bk13: 3241a 664874i bk14: 3344a 658981i bk15: 3257a 655800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873154
Row_Buffer_Locality_read = 0.909925
Row_Buffer_Locality_write = 0.428805
Bank_Level_Parallism = 2.333820
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.447535
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.192333 
total_CMD = 692997 
util_bw = 133286 
Wasted_Col = 99694 
Wasted_Row = 42164 
Idle = 417853 

BW Util Bottlenecks: 
RCDc_limit = 45906 
RCDWRc_limit = 12361 
WTRc_limit = 12903 
RTWc_limit = 46101 
CCDLc_limit = 45088 
rwq = 0 
CCDLc_limit_alone = 36038 
WTRc_limit_alone = 12183 
RTWc_limit_alone = 37771 

Commands details: 
total_CMD = 692997 
n_nop = 610711 
Read = 59151 
Write = 0 
L2_Alloc = 0 
L2_WB = 7492 
n_act = 8133 
n_pre = 8117 
n_ref = 0 
n_req = 64046 
total_req = 66643 

Dual Bus Interface Util: 
issued_total_row = 16250 
issued_total_col = 66643 
Row_Bus_Util =  0.023449 
CoL_Bus_Util = 0.096166 
Either_Row_CoL_Bus_Util = 0.118739 
Issued_on_Two_Bus_Simul_Util = 0.000876 
issued_two_Eff = 0.007377 
queue_avg = 3.033491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03349

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259463, Miss = 48047, Miss_rate = 0.185, Pending_hits = 43, Reservation_fails = 362
L2_cache_bank[1]: Access = 257037, Miss = 41519, Miss_rate = 0.162, Pending_hits = 20, Reservation_fails = 23
L2_cache_bank[2]: Access = 250927, Miss = 41037, Miss_rate = 0.164, Pending_hits = 35, Reservation_fails = 132
L2_cache_bank[3]: Access = 256814, Miss = 41335, Miss_rate = 0.161, Pending_hits = 17, Reservation_fails = 24
L2_cache_bank[4]: Access = 251353, Miss = 41881, Miss_rate = 0.167, Pending_hits = 54, Reservation_fails = 223
L2_cache_bank[5]: Access = 251268, Miss = 42066, Miss_rate = 0.167, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[6]: Access = 252053, Miss = 40831, Miss_rate = 0.162, Pending_hits = 11, Reservation_fails = 25
L2_cache_bank[7]: Access = 251248, Miss = 41150, Miss_rate = 0.164, Pending_hits = 34, Reservation_fails = 18
L2_cache_bank[8]: Access = 255473, Miss = 41759, Miss_rate = 0.163, Pending_hits = 21, Reservation_fails = 25
L2_cache_bank[9]: Access = 250118, Miss = 40141, Miss_rate = 0.160, Pending_hits = 17, Reservation_fails = 20
L2_cache_bank[10]: Access = 255699, Miss = 41587, Miss_rate = 0.163, Pending_hits = 28, Reservation_fails = 25
L2_cache_bank[11]: Access = 252398, Miss = 41269, Miss_rate = 0.164, Pending_hits = 22, Reservation_fails = 18
L2_total_cache_accesses = 3043851
L2_total_cache_misses = 502622
L2_total_cache_miss_rate = 0.1651
L2_total_cache_pending_hits = 323
L2_total_cache_reservation_fails = 920
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2397271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 82593
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 268031
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 23377
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 128595
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 276
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 60
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 537
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2748024
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295437
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 268
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 537
L2_cache_data_port_util = 0.406
L2_cache_fill_port_util = 0.056

icnt_total_pkts_mem_to_simt=3043851
icnt_total_pkts_simt_to_mem=982548
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.14687
	minimum = 5
	maximum = 14
Network latency average = 5.14687
	minimum = 5
	maximum = 14
Slowest packet = 4023990
Flit latency average = 5.14687
	minimum = 5
	maximum = 14
Slowest flit = 4024117
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0577083
	minimum = 0.0194766 (at node 0)
	maximum = 0.107121 (at node 15)
Accepted packet rate average = 0.0577083
	minimum = 0.025563 (at node 16)
	maximum = 0.0876446 (at node 3)
Injected flit rate average = 0.0577083
	minimum = 0.0194766 (at node 0)
	maximum = 0.107121 (at node 15)
Accepted flit rate average= 0.0577083
	minimum = 0.025563 (at node 16)
	maximum = 0.0876446 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.2954 (20 samples)
	minimum = 5 (20 samples)
	maximum = 171.9 (20 samples)
Network latency average = 25.7285 (20 samples)
	minimum = 5 (20 samples)
	maximum = 166.9 (20 samples)
Flit latency average = 25.7283 (20 samples)
	minimum = 5 (20 samples)
	maximum = 166.9 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.132233 (20 samples)
	minimum = 0.0661129 (20 samples)
	maximum = 0.333795 (20 samples)
Accepted packet rate average = 0.132233 (20 samples)
	minimum = 0.0795799 (20 samples)
	maximum = 0.295337 (20 samples)
Injected flit rate average = 0.132235 (20 samples)
	minimum = 0.0661151 (20 samples)
	maximum = 0.333795 (20 samples)
Accepted flit rate average = 0.132235 (20 samples)
	minimum = 0.0795835 (20 samples)
	maximum = 0.295337 (20 samples)
Injected packet size average = 1.00001 (20 samples)
Accepted packet size average = 1.00001 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 30 sec (150 sec)
gpgpu_simulation_rate = 205092 (inst/sec)
gpgpu_simulation_rate = 3500 (cycle/sec)
gpgpu_silicon_slowdown = 200000x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
