// Seed: 3871493689
module module_0 (
    input logic id_0,
    input id_1
);
  reg id_2;
  assign id_2 = id_2;
  always @(negedge 1 or posedge 1) begin
    id_2 <= 1;
  end
endmodule
