Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:08:11 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/fpu_add/post_place_timing_summary.rpt
| Design       : fpu_add
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: opb_r_reg[30]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 64 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.388        0.000                      0                  247        0.155        0.000                      0                  247        4.500        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.388        0.000                      0                  247        0.155        0.000                      0                  247        4.500        0.000                       0                   263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 fract_out_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_o1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 3.713ns (38.625%)  route 5.900ns (61.375%))
  Logic Levels:           22  (CARRY4=7 LUT2=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=262, unset)          0.704     0.704    clk
    SLICE_X36Y79         FDRE                                         r  fract_out_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  fract_out_q_reg[5]/Q
                         net (fo=7, estimated)        0.527     1.624    u4/u7/ine_o1_reg[5]
    SLICE_X37Y79         LUT6 (Prop_lut6_I0_O)        0.097     1.721 r  u4/u7/shift_out_reg[47]_i_45/O
                         net (fo=1, estimated)        0.095     1.816    u4/u7/shift_out_reg[47]_i_45_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I2_O)        0.097     1.913 r  u4/u7/shift_out_reg[47]_i_41/O
                         net (fo=1, estimated)        0.193     2.106    u4/u7/shift_out_reg[47]_i_41_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I3_O)        0.097     2.203 r  u4/u7/shift_out_reg[47]_i_32/O
                         net (fo=1, estimated)        0.366     2.569    u4/u7/shift_out_reg[47]_i_32_n_0
    SLICE_X39Y80         LUT5 (Prop_lut5_I1_O)        0.097     2.666 r  u4/u7/shift_out_reg[47]_i_22/O
                         net (fo=4, estimated)        0.715     3.381    fi_ldz[0]
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.097     3.478 r  out_o1[26]_i_9/O
                         net (fo=3, estimated)        0.421     3.899    out_o1[26]_i_9_n_0
    SLICE_X41Y79         LUT2 (Prop_lut2_I0_O)        0.247     4.146 r  out_o1[26]_i_12/O
                         net (fo=1, routed)           0.000     4.146    out_o1[26]_i_12_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.623 r  out_o1_reg[26]_i_6/O[3]
                         net (fo=1, estimated)        0.795     5.418    u4/u7/out_o1_reg[26][3]
    SLICE_X43Y82         LUT5 (Prop_lut5_I0_O)        0.234     5.652 r  u4/u7/out_o1[26]_i_5/O
                         net (fo=10, estimated)       0.219     5.871    u4_n_46
    SLICE_X43Y82         LUT6 (Prop_lut6_I1_O)        0.097     5.968 f  out_o1[21]_i_10/O
                         net (fo=1, estimated)        0.196     6.164    out_o1[21]_i_10_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.097     6.261 f  out_o1[21]_i_4/O
                         net (fo=76, estimated)       0.195     6.456    u4/u7/out_o1_reg[27]
    SLICE_X40Y82         LUT2 (Prop_lut2_I1_O)        0.097     6.553 r  u4/u7/out_o1[4]_i_3/O
                         net (fo=1, estimated)        0.340     6.893    u4/u7/out_o1[4]_i_3_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     7.325 r  u4/u7/out_o1_reg[4]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.325    u4/u7/out_o1_reg[4]_i_2_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.414 r  u4/u7/out_o1_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.414    u4/u7/out_o1_reg[8]_i_2_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.503 r  u4/u7/out_o1_reg[12]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.503    u4/u7/out_o1_reg[12]_i_2_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.592 r  u4/u7/out_o1_reg[16]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.592    u4/u7/out_o1_reg[16]_i_2_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.681 r  u4/u7/out_o1_reg[20]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.681    u4/u7/out_o1_reg[20]_i_2_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.854 r  u4/u7/out_o1_reg[21]_i_6/CO[2]
                         net (fo=10, estimated)       0.277     8.131    u4/u7/fract_out_pl1[23]
    SLICE_X38Y86         LUT6 (Prop_lut6_I3_O)        0.237     8.368 r  u4/u7/out_o1[25]_i_1/O
                         net (fo=2, estimated)        0.460     8.828    u4/u7/out_d[24]
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.097     8.925 f  u4/u7/out_o1[21]_i_3/O
                         net (fo=30, estimated)       0.276     9.201    u4/u7/out_o1[21]_i_3_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I2_O)        0.097     9.298 f  u4/u7/out_o1[31]_i_9/O
                         net (fo=1, estimated)        0.597     9.895    u4/u7/out_o1[31]_i_9_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I0_O)        0.097     9.992 f  u4/u7/out_o1[31]_i_4/O
                         net (fo=3, estimated)        0.228    10.220    u4/u7/out_o1[31]_i_14_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.097    10.317 r  u4/u7/zero_o1_i_1/O
                         net (fo=1, routed)           0.000    10.317    u4_n_49
    SLICE_X36Y85         FDRE                                         r  zero_o1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=262, unset)          0.669    10.669    clk
    SLICE_X36Y85         FDRE                                         r  zero_o1_reg/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X36Y85         FDRE (Setup_fdre_C_D)        0.072    10.705    zero_o1_reg
  -------------------------------------------------------------------
                         required time                         10.705    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ine_o1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ine_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.164ns (69.390%)  route 0.072ns (30.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=262, unset)          0.411     0.411    clk
    SLICE_X42Y86         FDRE                                         r  ine_o1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  ine_o1_reg/Q
                         net (fo=1, estimated)        0.072     0.647    ine_o1
    SLICE_X42Y86         FDRE                                         r  ine_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=262, unset)          0.432     0.432    clk
    SLICE_X42Y86         FDRE                                         r  ine_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.060     0.492    ine_reg
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y83  exp_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  exp_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83  exp_r_reg[0]/C



