# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.291   */2.618         */0.418         ALU_INST/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.281   */5.537         */0.428         ALU_INST/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.278   */8.041         */0.430         ALU_INST/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.286   */10.690        */0.423         ALU_INST/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.309   */12.254        */0.400         ALU_INST/\ALU_OUT_reg[15] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   */12.325        */4.000         SO[2]    1
REF_CLK(R)->ALU_CLK(R)	20.309   */12.451        */0.400         ALU_INST/\ALU_OUT_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   12.494/*        4.000/*         SO[0]    1
REF_CLK(R)->ALU_CLK(R)	20.269   */12.504        */0.440         ALU_INST/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   12.586/*        4.000/*         SO[1]    1
SCAN_CLK(R)->SCAN_CLK(R)	15.800   12.605/*        4.000/*         SO[3]    1
REF_CLK(R)->ALU_CLK(R)	20.309   */12.861        */0.400         ALU_INST/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.307   */13.206        */0.402         ALU_INST/\ALU_OUT_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	20.464   */13.267        */0.414         CLK_DIV_RX_INST/reg_div_clk_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.309   */13.560        */0.400         ALU_INST/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.308   */13.712        */0.401         ALU_INST/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.301   */14.013        */0.408         ALU_INST/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.307   */14.069        */0.402         ALU_INST/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.288   */14.132        */0.421         ALU_INST/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.531   */14.190        */0.407         CLK_DIV_RX_INST/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.531   */14.191        */0.407         CLK_DIV_RX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.531   */14.192        */0.407         CLK_DIV_RX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.531   */14.192        */0.407         CLK_DIV_RX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.532   */14.193        */0.407         CLK_DIV_RX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.532   */14.194        */0.407         CLK_DIV_RX_INST/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.532   */14.195        */0.407         CLK_DIV_RX_INST/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.532   */14.196        */0.406         CLK_DIV_RX_INST/\counter_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.283   */14.439        */0.426         ALU_INST/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.532   */14.537        */0.406         CLK_DIV_RX_INST/flag_reg/D    1
REF_CLK(R)->ALU_CLK(R)	20.285   */14.583        */0.424         ALU_INST/\ALU_OUT_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	20.467   */14.613        */0.411         CLK_DIV_TX_INST/reg_div_clk_reg/D    1
@(R)->ALU_CLK(R)	19.697   14.644/*        0.369/*         ALU_INST/\ALU_OUT_reg[12] /RN    1
@(R)->ALU_CLK(R)	19.697   14.644/*        0.369/*         ALU_INST/\ALU_OUT_reg[10] /RN    1
@(R)->ALU_CLK(R)	19.697   14.644/*        0.369/*         ALU_INST/\ALU_OUT_reg[11] /RN    1
@(R)->ALU_CLK(R)	19.697   14.644/*        0.369/*         ALU_INST/\ALU_OUT_reg[13] /RN    1
@(R)->ALU_CLK(R)	19.697   14.645/*        0.369/*         ALU_INST/\ALU_OUT_reg[14] /RN    1
@(R)->ALU_CLK(R)	19.697   14.645/*        0.369/*         ALU_INST/\ALU_OUT_reg[15] /RN    1
@(R)->ALU_CLK(R)	19.697   14.646/*        0.369/*         ALU_INST/OUT_VALID_reg/RN    1
@(R)->ALU_CLK(R)	19.697   14.648/*        0.369/*         ALU_INST/\ALU_OUT_reg[7] /RN    1
@(R)->ALU_CLK(R)	19.697   14.648/*        0.368/*         ALU_INST/\ALU_OUT_reg[4] /RN    1
@(R)->ALU_CLK(R)	19.697   14.649/*        0.368/*         ALU_INST/\ALU_OUT_reg[6] /RN    1
@(R)->ALU_CLK(R)	19.698   14.649/*        0.368/*         ALU_INST/\ALU_OUT_reg[9] /RN    1
@(R)->ALU_CLK(R)	19.698   14.649/*        0.368/*         ALU_INST/\ALU_OUT_reg[8] /RN    1
@(R)->ALU_CLK(R)	19.697   14.650/*        0.368/*         ALU_INST/\ALU_OUT_reg[5] /RN    1
@(R)->ALU_CLK(R)	19.697   14.652/*        0.368/*         ALU_INST/\ALU_OUT_reg[1] /RN    1
@(R)->ALU_CLK(R)	19.698   14.655/*        0.368/*         ALU_INST/\ALU_OUT_reg[0] /RN    1
@(R)->ALU_CLK(R)	19.698   14.656/*        0.368/*         ALU_INST/\ALU_OUT_reg[3] /RN    1
@(R)->ALU_CLK(R)	19.698   14.656/*        0.368/*         ALU_INST/\ALU_OUT_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.565   */15.150        */0.408         REG_FILE_INST/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.562   */15.198        */0.410         REG_FILE_INST/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.565   */15.202        */0.407         REG_FILE_INST/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.566   */15.217        */0.406         REG_FILE_INST/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.566   */15.225        */0.406         REG_FILE_INST/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.564   */15.232        */0.407         REG_FILE_INST/\RdData_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.564   */15.235        */0.407         REG_FILE_INST/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.469   */15.246        */0.417         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.565   */15.271        */0.407         REG_FILE_INST/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.530   */15.513        */0.410         CLK_DIV_TX_INST/\counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.531   */15.518        */0.409         CLK_DIV_TX_INST/\counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.531   */15.519        */0.409         CLK_DIV_TX_INST/\counter_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.532   */15.521        */0.409         CLK_DIV_TX_INST/\counter_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.532   */15.525        */0.408         CLK_DIV_TX_INST/\counter_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.533   */15.529        */0.407         CLK_DIV_TX_INST/\counter_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.534   */15.534        */0.407         CLK_DIV_TX_INST/\counter_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.534   */15.538        */0.406         CLK_DIV_TX_INST/\counter_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.471   */15.661        */0.414         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.464   */15.753        */0.421         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.865        */0.417         REG_FILE_INST/\regArr_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */15.865        */0.419         REG_FILE_INST/\regArr_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.534   */15.868        */0.406         CLK_DIV_TX_INST/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.869        */0.413         REG_FILE_INST/\regArr_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.870        */0.416         REG_FILE_INST/\regArr_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.872        */0.419         REG_FILE_INST/\regArr_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.548   */15.873        */0.417         REG_FILE_INST/\regArr_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */15.875        */0.413         REG_FILE_INST/\regArr_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.548   */15.877        */0.418         REG_FILE_INST/\regArr_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.877        */0.412         REG_FILE_INST/\regArr_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.547   */15.877        */0.417         REG_FILE_INST/\regArr_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */15.878        */0.416         REG_FILE_INST/\regArr_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */15.880        */0.417         REG_FILE_INST/\regArr_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */15.880        */0.414         REG_FILE_INST/\regArr_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.881        */0.412         REG_FILE_INST/\regArr_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.542   */15.882        */0.420         REG_FILE_INST/\regArr_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */15.883        */0.416         REG_FILE_INST/\regArr_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.546   */15.883        */0.417         REG_FILE_INST/\regArr_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */15.883        */0.415         REG_FILE_INST/\regArr_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.544   */15.883        */0.422         REG_FILE_INST/\regArr_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */15.883        */0.415         REG_FILE_INST/\regArr_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */15.884        */0.417         REG_FILE_INST/\regArr_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */15.884        */0.416         REG_FILE_INST/\regArr_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */15.884        */0.414         REG_FILE_INST/\regArr_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.546   */15.884        */0.417         REG_FILE_INST/\regArr_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.547   */15.884        */0.417         REG_FILE_INST/\regArr_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.545   */15.885        */0.418         REG_FILE_INST/\regArr_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.885        */0.418         REG_FILE_INST/\regArr_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.885        */0.413         REG_FILE_INST/\regArr_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.547   */15.887        */0.417         REG_FILE_INST/\regArr_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.543   */15.888        */0.421         REG_FILE_INST/\regArr_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */15.888        */0.413         REG_FILE_INST/\regArr_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */15.889        */0.416         REG_FILE_INST/\regArr_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */15.889        */0.416         REG_FILE_INST/\regArr_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.559   */15.889        */0.414         REG_FILE_INST/\regArr_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.890        */0.413         REG_FILE_INST/\regArr_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.542   */15.890        */0.422         REG_FILE_INST/\regArr_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */15.892        */0.414         REG_FILE_INST/\regArr_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.559   */15.892        */0.413         REG_FILE_INST/\regArr_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */15.893        */0.414         REG_FILE_INST/\regArr_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */15.893        */0.415         REG_FILE_INST/\regArr_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.561   */15.894        */0.412         REG_FILE_INST/\regArr_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */15.895        */0.415         REG_FILE_INST/\regArr_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.560   */15.895        */0.413         REG_FILE_INST/\regArr_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.547   */15.896        */0.416         REG_FILE_INST/\regArr_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.896        */0.416         REG_FILE_INST/\regArr_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.897        */0.414         REG_FILE_INST/\regArr_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.897        */0.413         REG_FILE_INST/\regArr_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.897        */0.415         REG_FILE_INST/\regArr_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.897        */0.412         REG_FILE_INST/\regArr_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.548   */15.897        */0.415         REG_FILE_INST/\regArr_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.898        */0.412         REG_FILE_INST/\regArr_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */15.898        */0.416         REG_FILE_INST/\regArr_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.898        */0.412         REG_FILE_INST/\regArr_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */15.898        */0.415         REG_FILE_INST/\regArr_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.560   */15.899        */0.411         REG_FILE_INST/\regArr_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.899        */0.414         REG_FILE_INST/\regArr_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.899        */0.415         REG_FILE_INST/\regArr_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */15.900        */0.415         REG_FILE_INST/\regArr_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.901        */0.413         REG_FILE_INST/\regArr_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.546   */15.902        */0.420         REG_FILE_INST/\regArr_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */15.902        */0.412         REG_FILE_INST/\regArr_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.902        */0.412         REG_FILE_INST/\regArr_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.903        */0.414         REG_FILE_INST/\regArr_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.562   */15.903        */0.410         REG_FILE_INST/\regArr_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.904        */0.410         REG_FILE_INST/\regArr_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.905        */0.412         REG_FILE_INST/\regArr_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.906        */0.410         REG_FILE_INST/\regArr_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.562   */15.907        */0.411         REG_FILE_INST/\regArr_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */15.908        */0.417         REG_FILE_INST/\regArr_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.908        */0.410         REG_FILE_INST/\regArr_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.548   */15.911        */0.417         REG_FILE_INST/\regArr_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */15.914        */0.416         REG_FILE_INST/\regArr_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */15.915        */0.416         REG_FILE_INST/\regArr_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */15.916        */0.414         REG_FILE_INST/\regArr_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.918        */0.413         REG_FILE_INST/\regArr_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.920        */0.417         REG_FILE_INST/\regArr_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */15.923        */0.418         REG_FILE_INST/\regArr_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.924        */0.415         REG_FILE_INST/\regArr_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.925        */0.415         REG_FILE_INST/\regArr_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */15.926        */0.414         REG_FILE_INST/\regArr_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   15.928/*        0.329/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.930        */0.415         REG_FILE_INST/\regArr_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */15.931        */0.411         REG_FILE_INST/\regArr_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.931        */0.416         REG_FILE_INST/\regArr_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.933        */0.414         REG_FILE_INST/\regArr_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.933        */0.412         REG_FILE_INST/\regArr_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.935        */0.418         REG_FILE_INST/\regArr_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */15.935        */0.416         REG_FILE_INST/\regArr_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */15.936        */0.416         REG_FILE_INST/\regArr_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */15.937        */0.414         REG_FILE_INST/\regArr_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */15.939        */0.414         REG_FILE_INST/\regArr_reg[14][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */15.940        */0.416         REG_FILE_INST/\regArr_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */15.941        */0.413         REG_FILE_INST/\regArr_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.560   */15.943        */0.412         REG_FILE_INST/\regArr_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */15.944        */0.413         REG_FILE_INST/\regArr_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */15.946        */0.412         REG_FILE_INST/\regArr_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.561   */15.951        */0.412         REG_FILE_INST/\regArr_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.469   */15.954        */0.417         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   16.012/*        0.304/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.545   */16.041        */0.418         REG_FILE_INST/\regArr_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */16.047        */0.415         REG_FILE_INST/\regArr_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */16.047        */0.416         REG_FILE_INST/\regArr_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */16.049        */0.415         REG_FILE_INST/\regArr_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.548   */16.052        */0.416         REG_FILE_INST/\regArr_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */16.053        */0.416         REG_FILE_INST/\regArr_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */16.055        */0.415         REG_FILE_INST/\regArr_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.519   */16.059        */0.444         REG_FILE_INST/\regArr_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.059        */0.412         REG_FILE_INST/\regArr_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.548   */16.079        */0.417         REG_FILE_INST/\regArr_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.470   */16.097        */0.415         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.581   16.098/*        0.305/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.101        */0.413         REG_FILE_INST/\regArr_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */16.102        */0.414         REG_FILE_INST/\regArr_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */16.102        */0.415         REG_FILE_INST/\regArr_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */16.103        */0.415         REG_FILE_INST/\regArr_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */16.108        */0.412         REG_FILE_INST/\regArr_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.109        */0.410         REG_FILE_INST/\regArr_reg[3][1] /D    1
@(R)->SCAN_CLK(R)	20.530   16.122/*        0.348/*         CLK_DIV_RX_INST/reg_div_clk_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */16.184        */0.404         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */16.185        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */16.185        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */16.189        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */16.189        */0.404         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */16.192        */0.403         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.522   */16.203        */0.440         REG_FILE_INST/\regArr_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.522   */16.207        */0.441         REG_FILE_INST/\regArr_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.477   */16.220        */0.410         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.478   */16.226        */0.409         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.477   */16.227        */0.410         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.478   */16.230        */0.408         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */16.230        */0.408         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.599   16.231/*        0.286/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */16.232        */0.408         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.546   */16.232        */0.417         REG_FILE_INST/\regArr_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */16.232        */0.408         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.546   */16.232        */0.417         REG_FILE_INST/\regArr_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.547   */16.234        */0.415         REG_FILE_INST/\regArr_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.541   */16.238        */0.421         REG_FILE_INST/\regArr_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */16.243        */0.414         REG_FILE_INST/\regArr_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.448   */16.245        */0.438         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.246        */0.411         REG_FILE_INST/\regArr_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */16.246        */0.414         REG_FILE_INST/\regArr_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.547   */16.252        */0.419         REG_FILE_INST/\regArr_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.546   */16.254        */0.418         REG_FILE_INST/\regArr_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.549   */16.263        */0.415         REG_FILE_INST/\regArr_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */16.267        */0.414         REG_FILE_INST/\regArr_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */16.269        */0.414         REG_FILE_INST/\regArr_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */16.270        */0.413         REG_FILE_INST/\regArr_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.560   */16.278        */0.412         REG_FILE_INST/\regArr_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.476   */16.287        */0.410         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /D    1
@(R)->SCAN_CLK(R)	21.583   16.294/*        0.386/*         FIFO_INST/fifo_wr/\wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.301/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.301/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.301/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.302/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.302/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.303/*        0.376/*         FIFO_INST/fifo_wr/\wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.303/*        0.376/*         FIFO_INST/fifo_wr/\wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.303/*        0.376/*         FIFO_INST/fifo_wr/\wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.303/*        0.376/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.303/*        0.376/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.303/*        0.376/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.304/*        0.376/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.304/*        0.376/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.305/*        0.376/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.305/*        0.376/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.305/*        0.376/*         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.308/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	21.592   16.308/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.308/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	21.592   16.308/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.308/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.308/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.309/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.309/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.310/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.310/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.310/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.310/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.312/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.313/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.315/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.320/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.322/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	21.591   16.324/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	21.590   16.324/*        0.376/*         DATA_SYNC_INST/sync_enable_F3_reg/RN    1
@(R)->SCAN_CLK(R)	21.591   16.324/*        0.376/*         SYS_CTRL_INST/\state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.591   16.325/*        0.376/*         SYS_CTRL_INST/\state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.590   16.325/*        0.376/*         DATA_SYNC_INST/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.592   16.325/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.325/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	21.590   16.325/*        0.376/*         DATA_SYNC_INST/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.590   16.327/*        0.376/*         DATA_SYNC_INST/\sync_enable_FF_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.590   16.327/*        0.376/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.590   16.327/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	21.590   16.329/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.331/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.331/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.331/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.333/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.333/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.333/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.334/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.335/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.335/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.337/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	21.592   16.340/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	21.592   16.341/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.341/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	21.592   16.342/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	21.592   16.344/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.345/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.345/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.346/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.349/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.350/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.360/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.367/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	21.597   16.375/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	21.593   16.375/*        0.376/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.483        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */16.488        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */16.490        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.494        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.497        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */16.499        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.500        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.501        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.506        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.506        */0.418         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.510        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.513        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.516        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.550   */16.517        */0.420         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.523        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.524        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.525        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.525        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */16.526        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.527        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.527        */0.417         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */16.527        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */16.528        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */16.529        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.557   */16.530        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */16.531        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.535        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.538        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /D    1
@(R)->SCAN_CLK(R)	21.596   16.541/*        0.371/*         DATA_SYNC_INST/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.595   16.541/*        0.371/*         DATA_SYNC_INST/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.596   16.541/*        0.371/*         DATA_SYNC_INST/enable_pulse_reg/RN    1
@(R)->SCAN_CLK(R)	21.596   16.542/*        0.370/*         DATA_SYNC_INST/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.596   16.542/*        0.370/*         DATA_SYNC_INST/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.596   16.542/*        0.370/*         DATA_SYNC_INST/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.596   16.543/*        0.370/*         DATA_SYNC_INST/\sync_bus_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.544        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.546        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /D    1
@(R)->SCAN_CLK(R)	21.595   16.551/*        0.368/*         REG_FILE_INST/\regArr_reg[2][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */16.554        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */16.555        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /D    1
@(R)->SCAN_CLK(R)	21.595   16.555/*        0.368/*         REG_FILE_INST/\regArr_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	21.595   16.559/*        0.368/*         REG_FILE_INST/\regArr_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	21.596   16.565/*        0.368/*         REG_FILE_INST/\regArr_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	21.597   16.565/*        0.368/*         REG_FILE_INST/\regArr_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.565/*        0.368/*         REG_FILE_INST/\regArr_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	21.597   16.565/*        0.368/*         REG_FILE_INST/\regArr_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	21.594   16.566/*        0.367/*         REG_FILE_INST/\regArr_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	21.598   16.566/*        0.368/*         REG_FILE_INST/\regArr_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	21.597   16.566/*        0.368/*         REG_FILE_INST/\regArr_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	21.598   16.566/*        0.368/*         REG_FILE_INST/\regArr_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	21.598   16.566/*        0.368/*         REG_FILE_INST/\regArr_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	21.598   16.567/*        0.368/*         REG_FILE_INST/\regArr_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	21.597   16.567/*        0.368/*         REG_FILE_INST/\regArr_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	21.595   16.567/*        0.367/*         REG_FILE_INST/\regArr_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	21.595   16.568/*        0.367/*         REG_FILE_INST/\regArr_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	21.596   16.569/*        0.368/*         REG_FILE_INST/\regArr_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	21.595   16.571/*        0.367/*         REG_FILE_INST/\regArr_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	21.605   16.575/*        0.368/*         REG_FILE_INST/\RdData_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.543   */16.579        */0.425         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /D    1
@(R)->SCAN_CLK(R)	21.605   16.580/*        0.367/*         REG_FILE_INST/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.605   16.582/*        0.367/*         REG_FILE_INST/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.606   16.589/*        0.366/*         REG_FILE_INST/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.605   16.591/*        0.366/*         REG_FILE_INST/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.605   16.594/*        0.366/*         REG_FILE_INST/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.605   16.595/*        0.366/*         REG_FILE_INST/\regArr_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	21.606   16.597/*        0.366/*         REG_FILE_INST/\regArr_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	21.606   16.603/*        0.366/*         REG_FILE_INST/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.598   16.610/*        0.366/*         REG_FILE_INST/\regArr_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	21.598   16.612/*        0.366/*         REG_FILE_INST/\regArr_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	21.606   16.612/*        0.366/*         REG_FILE_INST/\regArr_reg[6][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.612        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /D    1
@(R)->SCAN_CLK(R)	21.598   16.613/*        0.366/*         REG_FILE_INST/\regArr_reg[6][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.614        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /D    1
@(R)->SCAN_CLK(R)	21.599   16.615/*        0.366/*         REG_FILE_INST/\regArr_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	21.599   16.616/*        0.366/*         REG_FILE_INST/\regArr_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	21.600   16.616/*        0.366/*         REG_FILE_INST/\regArr_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	21.606   16.618/*        0.366/*         REG_FILE_INST/\regArr_reg[6][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.621        */0.411         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.622        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */16.622        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.624        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.626        */0.416         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */16.627        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.559   */16.627        */0.410         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */16.627        */0.410         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */16.627        */0.410         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.552   */16.629        */0.418         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.630        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.630        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.559   */16.630        */0.409         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.631        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.634        */0.414         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.634        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.637        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.638        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.640        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.641        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.642        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */16.646        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */16.647        */0.415         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.656        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.656        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */16.656        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.656        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */16.657        */0.406         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */16.658        */0.412         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */16.659        */0.413         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.488   */16.799        */0.400         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */16.799        */0.399         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */16.800        */0.399         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */16.800        */0.399         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */16.801        */0.399         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */16.819        */0.399         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */16.819        */0.399         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /D    1
@(R)->SCAN_CLK(R)	21.916   16.883/*        0.047/*         REG_FILE_INST/\regArr_reg[2][7] /SN    1
@(R)->SCAN_CLK(R)	21.915   16.886/*        0.047/*         REG_FILE_INST/\regArr_reg[2][0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */17.004        */0.403         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */17.004        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.486   */17.004        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */17.008        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */17.008        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.490   */17.008        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */17.008        */0.402         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.491   */17.014        */0.401         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /D    1
@(R)->SCAN_CLK(R)	20.494   17.031/*        0.384/*         CLK_DIV_TX_INST/reg_div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	19.955   17.033/*        0.318/*         RST_SYNC2_INST/\FFs_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.564   */17.055        */0.405         FIFO_INST/fifo_wr/\wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.673   17.081/*        0.294/*         SYS_CTRL_INST/\Address_s_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	19.759   */17.183        */0.514         RST_SYNC2_INST/\FFs_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.568   */17.183        */0.402         FIFO_INST/fifo_wr/\wptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	21.596   17.183/*        0.343/*         CLK_DIV_RX_INST/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.596   17.183/*        0.343/*         CLK_DIV_RX_INST/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.596   17.183/*        0.343/*         CLK_DIV_RX_INST/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.596   17.184/*        0.343/*         CLK_DIV_RX_INST/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.596   17.184/*        0.343/*         CLK_DIV_RX_INST/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.596   17.185/*        0.343/*         CLK_DIV_RX_INST/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.596   17.185/*        0.343/*         CLK_DIV_RX_INST/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.596   17.185/*        0.343/*         CLK_DIV_RX_INST/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.596   17.185/*        0.343/*         CLK_DIV_RX_INST/flag_reg/RN    1
@(R)->SCAN_CLK(R)	21.581   17.207/*        0.386/*         SYS_CTRL_INST/\Address_s_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.581   17.207/*        0.386/*         SYS_CTRL_INST/\Address_s_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.591   17.216/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	21.591   17.216/*        0.375/*         SYS_CTRL_INST/\state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.217/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.217/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.217/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.217/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /RN    1
@(R)->SCAN_CLK(R)	21.591   17.217/*        0.375/*         SYS_CTRL_INST/\state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.217/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.217/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	21.591   17.217/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.218/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	21.593   17.218/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	21.593   17.218/*        0.375/*         REG_FILE_INST/\regArr_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	21.593   17.218/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	21.593   17.219/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	21.593   17.220/*        0.375/*         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	21.597   17.220/*        0.375/*         REG_FILE_INST/\regArr_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	21.597   17.221/*        0.375/*         REG_FILE_INST/\regArr_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	21.597   17.221/*        0.375/*         REG_FILE_INST/\regArr_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	21.597   17.221/*        0.375/*         REG_FILE_INST/\regArr_reg[11][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.564   */17.222        */0.405         FIFO_INST/fifo_wr/\wptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	21.597   17.222/*        0.375/*         REG_FILE_INST/\regArr_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	21.597   17.222/*        0.375/*         REG_FILE_INST/\regArr_reg[9][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */17.223        */0.404         FIFO_INST/fifo_rd/\rptr_reg[3] /D    1
@(R)->SCAN_CLK(R)	21.582   17.224/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.582   17.224/*        0.385/*         SYS_CTRL_INST/\Address_s_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.598   17.225/*        0.375/*         REG_FILE_INST/\regArr_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	21.598   17.225/*        0.375/*         REG_FILE_INST/\regArr_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	21.598   17.227/*        0.375/*         REG_FILE_INST/\regArr_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	21.597   17.229/*        0.375/*         REG_FILE_INST/\regArr_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	21.597   17.234/*        0.375/*         REG_FILE_INST/\regArr_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	21.591   17.235/*        0.374/*         REG_FILE_INST/\regArr_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	21.598   17.235/*        0.375/*         REG_FILE_INST/\regArr_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	21.598   17.236/*        0.375/*         REG_FILE_INST/\regArr_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	21.591   17.237/*        0.374/*         REG_FILE_INST/\regArr_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	21.597   17.239/*        0.374/*         REG_FILE_INST/\regArr_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	21.591   17.239/*        0.374/*         REG_FILE_INST/\regArr_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	21.599   17.240/*        0.374/*         REG_FILE_INST/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.599   17.240/*        0.374/*         SYS_CTRL_INST/ALU_OUT_BYTE_reg/RN    1
@(R)->SCAN_CLK(R)	21.599   17.240/*        0.374/*         REG_FILE_INST/RdData_VLD_reg/RN    1
@(R)->SCAN_CLK(R)	21.598   17.241/*        0.375/*         REG_FILE_INST/\regArr_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	21.598   17.241/*        0.375/*         REG_FILE_INST/\regArr_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	21.598   17.241/*        0.374/*         REG_FILE_INST/\regArr_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	21.598   17.241/*        0.374/*         REG_FILE_INST/\regArr_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	21.598   17.242/*        0.374/*         REG_FILE_INST/\regArr_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.246/*        0.374/*         REG_FILE_INST/\regArr_reg[9][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.533   */17.248        */0.434         SYS_CTRL_INST/\Address_s_reg[2] /D    1
@(R)->SCAN_CLK(R)	21.592   17.250/*        0.374/*         REG_FILE_INST/\regArr_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.251/*        0.373/*         REG_FILE_INST/\regArr_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.252/*        0.373/*         REG_FILE_INST/\regArr_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	21.599   17.257/*        0.374/*         REG_FILE_INST/\regArr_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.262/*        0.373/*         REG_FILE_INST/\regArr_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.264/*        0.372/*         REG_FILE_INST/\regArr_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	21.593   17.265/*        0.372/*         REG_FILE_INST/\regArr_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.265/*        0.372/*         REG_FILE_INST/\regArr_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.265/*        0.372/*         REG_FILE_INST/\regArr_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	21.594   17.274/*        0.372/*         REG_FILE_INST/\regArr_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	21.594   17.277/*        0.372/*         REG_FILE_INST/\regArr_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	21.595   17.283/*        0.371/*         REG_FILE_INST/\regArr_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.290/*        0.371/*         REG_FILE_INST/\regArr_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	21.592   17.290/*        0.371/*         REG_FILE_INST/\regArr_reg[5][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	19.868   */17.292        */0.405         RST_SYNC2_INST/\FFs_reg[1] /D    1
@(R)->SCAN_CLK(R)	21.592   17.297/*        0.371/*         REG_FILE_INST/\regArr_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	21.594   17.311/*        0.370/*         REG_FILE_INST/\regArr_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	21.594   17.312/*        0.370/*         REG_FILE_INST/\regArr_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	21.594   17.312/*        0.370/*         REG_FILE_INST/\regArr_reg[7][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */17.315        */0.409         SYS_CTRL_INST/\state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */17.361        */0.405         FIFO_INST/fifo_rd/\rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.481   */17.398        */0.411         FIFO_INST/fifo_rd/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */17.398        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.530   */17.401        */0.438         SYS_CTRL_INST/\Address_s_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.464   */17.403        */0.428         FIFO_INST/fifo_rd/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.681   17.405/*        0.286/*         SYS_CTRL_INST/\state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.541   */17.408        */0.429         FIFO_INST/fifo_wr/\wptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.551   */17.416        */0.415         SYS_CTRL_INST/\state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */17.435        */0.412         SYS_CTRL_INST/\state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.460   */17.443        */0.506         REG_FILE_INST/\regArr_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.465   */17.454        */0.504         REG_FILE_INST/\regArr_reg[13][5] /SI    1
@(R)->REF_CLK(R)	20.406   17.459/*        0.314/*         RST_SYNC1_INST/\FFs_reg[0] /RN    1
@(R)->REF_CLK(R)	20.406   17.459/*        0.314/*         RST_SYNC1_INST/\FFs_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */17.580        */0.405         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.533   */17.602        */0.434         SYS_CTRL_INST/\Address_s_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.572   */17.606        */0.401         REG_FILE_INST/RdData_VLD_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.559   */17.667        */0.413         SYS_CTRL_INST/ALU_OUT_BYTE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.563   17.701/*        0.326/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	20.365   */17.746        */0.514         CLK_DIV_TX_INST/reg_div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	20.363   */17.746        */0.515         CLK_DIV_RX_INST/reg_div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.605   17.760/*        0.288/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */17.768        */0.437         UART_INST/U0_UART_TX/U0_mux/OUT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */17.802        */0.437         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/D    1
@(R)->SCAN_CLK(R)	21.488   17.876/*        0.397/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.499   17.886/*        0.386/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.500   17.887/*        0.386/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.500   17.887/*        0.386/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.497   17.889/*        0.395/*         FIFO_INST/fifo_rd/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.498   17.890/*        0.395/*         UART_INST/U0_UART_TX/U0_mux/OUT_reg/RN    1
@(R)->SCAN_CLK(R)	21.504   17.892/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.505   17.893/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.893/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.893/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.894/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.895/*        0.385/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.895/*        0.385/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.895/*        0.385/*         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.895/*        0.385/*         UART_INST/U0_UART_TX/U0_fsm/busy_reg/RN    1
@(R)->SCAN_CLK(R)	21.504   17.895/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.510   17.897/*        0.384/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.510   17.897/*        0.384/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.510   17.897/*        0.384/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.509   17.897/*        0.384/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.503   17.897/*        0.385/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.509   17.897/*        0.384/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.509   17.897/*        0.384/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.509   17.898/*        0.384/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.509   17.898/*        0.384/*         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.899/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.508   17.899/*        0.384/*         PLSE_GEN_INST/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	21.508   17.899/*        0.384/*         PLSE_GEN_INST/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	21.508   17.899/*        0.384/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.509   17.900/*        0.384/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.508   17.900/*        0.384/*         FIFO_INST/fifo_rd/\rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.508   17.900/*        0.384/*         FIFO_INST/fifo_rd/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.509   17.900/*        0.384/*         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/RN    1
@(R)->SCAN_CLK(R)	21.509   17.900/*        0.384/*         FIFO_INST/fifo_rd/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.508   17.901/*        0.384/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.507   17.901/*        0.384/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.902/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.904/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.499   17.907/*        0.386/*         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	21.504   17.908/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.498   17.908/*        0.386/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.500   17.909/*        0.386/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.500   17.909/*        0.386/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.482   */17.911        */0.403         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D    1
@(R)->SCAN_CLK(R)	21.504   17.912/*        0.385/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.504   17.914/*        0.385/*         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.499   17.914/*        0.386/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.499   17.918/*        0.386/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.499   17.918/*        0.386/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.500   17.918/*        0.386/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.500   17.918/*        0.386/*         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.489   17.921/*        0.397/*         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.597   17.923/*        0.292/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /D    1
@(R)->SCAN_CLK(R)	21.500   17.925/*        0.386/*         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.500   17.940/*        0.386/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.500   17.949/*        0.385/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.500   17.951/*        0.385/*         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	21.501   17.952/*        0.385/*         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.501   17.952/*        0.385/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.491   17.952/*        0.396/*         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	21.501   17.957/*        0.385/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.509   17.959/*        0.383/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.509   17.959/*        0.383/*         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */17.961        */0.437         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/D    1
@(R)->SCAN_CLK(R)	21.502   17.963/*        0.385/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.502   17.963/*        0.385/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.502   17.964/*        0.385/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.502   17.964/*        0.385/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.501   17.964/*        0.385/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.502   17.964/*        0.385/*         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.609   17.965/*        0.281/*         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.487   */18.017        */0.399         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.218   18.032/*        0.088/*         CLK_GATE_INST/U0_TLATNCAX12M/E    1
@(R)->SCAN_CLK(R)	21.561   18.088/*        0.380/*         CLK_DIV_TX_INST/\counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.092/*        0.374/*         REG_FILE_INST/\regArr_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.093/*        0.374/*         REG_FILE_INST/\regArr_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.093/*        0.374/*         REG_FILE_INST/\regArr_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.094/*        0.374/*         REG_FILE_INST/\regArr_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.095/*        0.374/*         REG_FILE_INST/\regArr_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.096/*        0.374/*         REG_FILE_INST/\regArr_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	21.590   18.096/*        0.374/*         REG_FILE_INST/\regArr_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.096/*        0.374/*         REG_FILE_INST/\regArr_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.096/*        0.374/*         REG_FILE_INST/\regArr_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.096/*        0.374/*         REG_FILE_INST/\regArr_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.097/*        0.374/*         REG_FILE_INST/\regArr_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	21.589   18.097/*        0.374/*         REG_FILE_INST/\regArr_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	21.589   18.097/*        0.374/*         REG_FILE_INST/\regArr_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	21.589   18.098/*        0.374/*         REG_FILE_INST/\regArr_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.098/*        0.374/*         REG_FILE_INST/\regArr_reg[4][2] /RN    1
REF_CLK(R)->ALU_CLK(R)	20.429   18.098/*        0.280/*         ALU_INST/OUT_VALID_reg/D    1
@(R)->SCAN_CLK(R)	21.562   18.099/*        0.379/*         CLK_DIV_TX_INST/\counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	21.561   18.099/*        0.379/*         CLK_DIV_TX_INST/\counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	21.562   18.099/*        0.379/*         CLK_DIV_TX_INST/\counter_reg[7] /RN    1
@(R)->SCAN_CLK(R)	21.562   18.100/*        0.379/*         CLK_DIV_TX_INST/\counter_reg[6] /RN    1
@(R)->SCAN_CLK(R)	21.589   18.100/*        0.374/*         REG_FILE_INST/\regArr_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	21.562   18.100/*        0.379/*         CLK_DIV_TX_INST/flag_reg/RN    1
@(R)->SCAN_CLK(R)	21.562   18.100/*        0.379/*         CLK_DIV_TX_INST/\counter_reg[5] /RN    1
@(R)->SCAN_CLK(R)	21.562   18.100/*        0.379/*         CLK_DIV_TX_INST/\counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	21.589   18.101/*        0.374/*         REG_FILE_INST/\regArr_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	21.589   18.102/*        0.374/*         REG_FILE_INST/\regArr_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	21.590   18.102/*        0.375/*         REG_FILE_INST/\regArr_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.102/*        0.375/*         REG_FILE_INST/\regArr_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.102/*        0.375/*         REG_FILE_INST/\regArr_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	21.589   18.102/*        0.374/*         REG_FILE_INST/\regArr_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.103/*        0.375/*         REG_FILE_INST/\regArr_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.103/*        0.375/*         REG_FILE_INST/\regArr_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.103/*        0.375/*         REG_FILE_INST/\regArr_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.104/*        0.375/*         REG_FILE_INST/\regArr_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	21.562   18.105/*        0.378/*         CLK_DIV_TX_INST/\counter_reg[3] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.108/*        0.374/*         REG_FILE_INST/\regArr_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.108/*        0.374/*         REG_FILE_INST/\regArr_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.108/*        0.374/*         REG_FILE_INST/\regArr_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.109/*        0.374/*         REG_FILE_INST/\regArr_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	21.594   18.110/*        0.374/*         REG_FILE_INST/\regArr_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.110/*        0.374/*         REG_FILE_INST/\regArr_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.110/*        0.374/*         REG_FILE_INST/\regArr_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.111/*        0.374/*         REG_FILE_INST/\regArr_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.112/*        0.374/*         REG_FILE_INST/\regArr_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.112/*        0.374/*         REG_FILE_INST/\regArr_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.112/*        0.374/*         REG_FILE_INST/\regArr_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.114/*        0.374/*         REG_FILE_INST/\regArr_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.118/*        0.374/*         REG_FILE_INST/\regArr_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.124/*        0.374/*         REG_FILE_INST/\regArr_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.126/*        0.374/*         REG_FILE_INST/\regArr_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	21.595   18.127/*        0.374/*         REG_FILE_INST/\regArr_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	21.590   18.129/*        0.375/*         REG_FILE_INST/\regArr_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.130/*        0.374/*         REG_FILE_INST/\regArr_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.130/*        0.374/*         REG_FILE_INST/\regArr_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.130/*        0.374/*         REG_FILE_INST/\regArr_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.132/*        0.374/*         REG_FILE_INST/\regArr_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	21.591   18.136/*        0.374/*         REG_FILE_INST/\regArr_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.139/*        0.374/*         REG_FILE_INST/\regArr_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.140/*        0.374/*         REG_FILE_INST/\regArr_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.145/*        0.374/*         REG_FILE_INST/\regArr_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.150/*        0.374/*         REG_FILE_INST/\regArr_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	21.590   18.152/*        0.374/*         REG_FILE_INST/\regArr_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	21.592   18.159/*        0.374/*         REG_FILE_INST/\regArr_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	21.590   18.160/*        0.374/*         REG_FILE_INST/\regArr_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.310   */18.223        */0.412         DATA_SYNC_INST/\sync_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.224        */0.406         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.312   */18.233        */0.410         DATA_SYNC_INST/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.314   */18.246        */0.408         DATA_SYNC_INST/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.314   */18.248        */0.408         DATA_SYNC_INST/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.314   */18.248        */0.408         DATA_SYNC_INST/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.314   */18.248        */0.408         DATA_SYNC_INST/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.315   */18.250        */0.407         DATA_SYNC_INST/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.315   */18.250        */0.407         DATA_SYNC_INST/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.555   */18.331        */0.415         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.558   */18.351        */0.411         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.485   */18.382        */0.404         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /D    1
@(R)->SCAN_CLK(R)	21.908   18.409/*        0.056/*         REG_FILE_INST/\regArr_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.445        */0.410         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.483   */18.481        */0.410         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.621   18.509/*        0.345/*         DATA_SYNC_INST/\sync_enable_FF_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.547   */18.513        */0.423         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */18.513        */0.414         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.332   */18.555        */0.561         FIFO_INST/fifo_rd/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.428   */18.569        */0.545         SYS_CTRL_INST/ALU_OUT_BYTE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.489   */18.577        */0.400         UART_INST/U0_UART_TX/U0_fsm/busy_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.399   */18.578        */0.566         REG_FILE_INST/\regArr_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.398   */18.581        */0.566         REG_FILE_INST/\regArr_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.402   */18.592        */0.564         REG_FILE_INST/\regArr_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.384   */18.597        */0.579         REG_FILE_INST/\regArr_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.554   */18.598        */0.412         DATA_SYNC_INST/enable_pulse_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.404   */18.601        */0.561         REG_FILE_INST/\regArr_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.333   */18.602        */0.559         FIFO_INST/fifo_rd/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.386   */18.603        */0.576         REG_FILE_INST/\regArr_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.406   */18.604        */0.559         REG_FILE_INST/\regArr_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.404   */18.604        */0.560         REG_FILE_INST/\regArr_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.407   */18.612        */0.559         REG_FILE_INST/\regArr_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.409   */18.620        */0.557         REG_FILE_INST/\regArr_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.409   */18.620        */0.556         REG_FILE_INST/\regArr_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.407   */18.623        */0.556         REG_FILE_INST/\regArr_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.408   */18.625        */0.556         REG_FILE_INST/\regArr_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.411   */18.627        */0.554         REG_FILE_INST/\regArr_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.413   */18.644        */0.551         REG_FILE_INST/\regArr_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.414   */18.650        */0.549         REG_FILE_INST/\regArr_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.371   */18.653        */0.515         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.416   */18.653        */0.549         REG_FILE_INST/\regArr_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.417   */18.658        */0.548         REG_FILE_INST/\regArr_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.421   */18.665        */0.545         REG_FILE_INST/\regArr_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.312   */18.680        */0.575         UART_INST/U0_UART_RX/U0_par_chk/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.423   */18.680        */0.540         REG_FILE_INST/\regArr_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.356   */18.680        */0.533         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.361   */18.680        */0.525         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.424   */18.681        */0.542         REG_FILE_INST/\regArr_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.424   */18.683        */0.542         REG_FILE_INST/\regArr_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.343   */18.689        */0.542         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.429   */18.691        */0.541         FIFO_INST/fifo_wr/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.337   */18.695        */0.556         FIFO_INST/fifo_rd/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.345   */18.698        */0.540         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.334   */18.700        */0.552         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.346   */18.702        */0.539         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI    1
@(R)->SCAN_CLK(R)	21.626   18.704/*        0.314/*         RST_SYNC2_INST/\FFs_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	21.347   */18.705        */0.539         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.370   */18.710        */0.514         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.431   */18.710        */0.538         FIFO_INST/fifo_wr/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.430   */18.714        */0.535         REG_FILE_INST/\regArr_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.353   */18.714        */0.535         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.413   */18.720        */0.551         REG_FILE_INST/\regArr_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.370   */18.720        */0.514         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.426   */18.724        */0.514         CLK_DIV_TX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.352   */18.729        */0.534         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.433   */18.730        */0.532         REG_FILE_INST/\regArr_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.430   */18.730        */0.532         REG_FILE_INST/\regArr_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.434   */18.733        */0.533         DATA_SYNC_INST/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.351   */18.734        */0.534         UART_INST/U0_UART_RX/U0_strt_chk/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.432   */18.737        */0.529         REG_FILE_INST/\regArr_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.434   */18.738        */0.531         REG_FILE_INST/\regArr_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.437   */18.739        */0.527         REG_FILE_INST/\regArr_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.323   */18.743        */0.563         UART_INST/U0_UART_RX/U0_stp_chk/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.437   */18.747        */0.529         REG_FILE_INST/\regArr_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.438   */18.748        */0.529         SYS_CTRL_INST/\state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.412   */18.749        */0.528         CLK_DIV_TX_INST/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.427   */18.750        */0.512         CLK_DIV_RX_INST/\counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.438   */18.752        */0.528         SYS_CTRL_INST/\state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.362   */18.758        */0.527         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.439   */18.758        */0.526         REG_FILE_INST/\regArr_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.410   */18.759        */0.558         SYS_CTRL_INST/\Address_s_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.443   */18.761        */0.527         FIFO_INST/fifo_wr/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.440   */18.761        */0.527         DATA_SYNC_INST/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.440   */18.766        */0.526         DATA_SYNC_INST/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.416   */18.768        */0.524         CLK_DIV_TX_INST/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.445   */18.769        */0.525         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.770        */0.514         SYS_CTRL_INST/\state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.415   */18.771        */0.524         CLK_DIV_RX_INST/\counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.382   */18.772        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.441   */18.772        */0.525         DATA_SYNC_INST/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.442   */18.774        */0.525         DATA_SYNC_INST/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.417   */18.774        */0.523         CLK_DIV_TX_INST/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.417   */18.774        */0.523         CLK_DIV_TX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.367   */18.782        */0.522         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.361   */18.782        */0.524         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.419   */18.783        */0.522         CLK_DIV_TX_INST/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.444   */18.786        */0.522         DATA_SYNC_INST/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.367   */18.787        */0.521         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.418   */18.788        */0.521         CLK_DIV_RX_INST/\counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.364   */18.790        */0.522         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.446   */18.790        */0.519         REG_FILE_INST/\regArr_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.373   */18.791        */0.512         UART_INST/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.418   */18.791        */0.521         CLK_DIV_RX_INST/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.418   */18.791        */0.521         CLK_DIV_RX_INST/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.448   */18.792        */0.520         FIFO_INST/fifo_mem/\fifo_mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.420   */18.793        */0.520         CLK_DIV_TX_INST/\counter_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.419   */18.793        */0.520         CLK_DIV_RX_INST/\counter_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.444   */18.793        */0.518         REG_FILE_INST/\regArr_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.419   */18.793        */0.520         CLK_DIV_RX_INST/\counter_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.445   */18.795        */0.521         DATA_SYNC_INST/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.445   */18.795        */0.520         RST_SYNC1_INST/\FFs_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.342   */18.796        */0.551         UART_INST/U0_UART_TX/U0_mux/OUT_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.421   */18.797        */0.519         CLK_DIV_TX_INST/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.379   */18.797        */0.509         UART_INST/U0_UART_TX/U0_fsm/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.419   */18.799        */0.519         CLK_DIV_RX_INST/\counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.477   */18.801        */0.416         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.366   */18.805        */0.519         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.416   */18.806        */0.551         SYS_CTRL_INST/\Address_s_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.378   */18.806        */0.509         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.406   */18.807        */0.564         FIFO_INST/fifo_wr/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */18.808        */0.518         FIFO_INST/fifo_mem/\fifo_mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.808        */0.517         REG_FILE_INST/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.366   */18.809        */0.519         UART_INST/U0_UART_RX/U0_uart_fsm/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.427   */18.809        */0.513         RST_SYNC2_INST/\FFs_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.367   */18.809        */0.519         UART_INST/U0_UART_RX/U0_data_sampling/\Samples_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.811        */0.516         REG_FILE_INST/\regArr_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.811        */0.515         REG_FILE_INST/\regArr_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.812        */0.516         REG_FILE_INST/\regArr_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.379   */18.812        */0.508         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.812        */0.518         DATA_SYNC_INST/sync_enable_F3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.812        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.813        */0.517         REG_FILE_INST/\regArr_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.814        */0.516         REG_FILE_INST/\regArr_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */18.814        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.814        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.814        */0.516         REG_FILE_INST/\regArr_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.448   */18.815        */0.516         REG_FILE_INST/\regArr_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.815        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.816        */0.516         REG_FILE_INST/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.816        */0.517         REG_FILE_INST/\regArr_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.369   */18.816        */0.518         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.816        */0.516         REG_FILE_INST/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.379   */18.816        */0.508         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.373   */18.817        */0.516         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.817        */0.517         FIFO_INST/fifo_mem/\fifo_mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.378   */18.818        */0.508         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.818        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.819        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.819        */0.515         REG_FILE_INST/\regArr_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.378   */18.819        */0.508         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.373   */18.819        */0.515         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.819        */0.515         REG_FILE_INST/\regArr_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.819        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.378   */18.820        */0.515         UART_INST/U0_UART_TX/U0_parity_calc/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */18.820        */0.515         REG_FILE_INST/\regArr_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.820        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.820        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */18.821        */0.515         REG_FILE_INST/\regArr_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.821        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.821        */0.515         REG_FILE_INST/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.821        */0.515         REG_FILE_INST/\regArr_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.821        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.822        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.822        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.822        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.822        */0.516         FIFO_INST/fifo_mem/\fifo_mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.373   */18.822        */0.515         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.448   */18.822        */0.515         REG_FILE_INST/\regArr_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.822        */0.515         REG_FILE_INST/\regArr_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.448   */18.823        */0.515         REG_FILE_INST/\regArr_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.823        */0.514         REG_FILE_INST/\regArr_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.823        */0.515         REG_FILE_INST/\regArr_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.823        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */18.824        */0.515         REG_FILE_INST/\regArr_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.824        */0.515         REG_FILE_INST/\regArr_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.824        */0.515         REG_FILE_INST/\regArr_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.448   */18.824        */0.515         REG_FILE_INST/\regArr_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.448   */18.824        */0.514         REG_FILE_INST/\regArr_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.448   */18.824        */0.515         REG_FILE_INST/\regArr_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.824        */0.515         REG_FILE_INST/\regArr_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.824        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.377   */18.824        */0.514         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.825        */0.516         REG_FILE_INST/\regArr_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.825        */0.515         REG_FILE_INST/\regArr_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.825        */0.515         REG_FILE_INST/\regArr_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.825        */0.515         REG_FILE_INST/\regArr_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.825        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.825        */0.515         REG_FILE_INST/\regArr_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.825        */0.515         REG_FILE_INST/\regArr_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.825        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.825        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.825        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */18.825        */0.514         REG_FILE_INST/\regArr_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.825        */0.514         REG_FILE_INST/\regArr_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.825        */0.515         REG_FILE_INST/\regArr_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.826        */0.514         REG_FILE_INST/\regArr_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.382   */18.826        */0.507         UART_INST/U0_UART_TX/U0_fsm/busy_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.826        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.826        */0.515         REG_FILE_INST/\regArr_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.458   */18.826        */0.515         REG_FILE_INST/\regArr_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.826        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.826        */0.514         REG_FILE_INST/\regArr_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.378   */18.826        */0.514         PLSE_GEN_INST/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.458   */18.826        */0.514         REG_FILE_INST/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.826        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.380   */18.826        */0.507         UART_INST/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.826        */0.514         REG_FILE_INST/\regArr_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.826        */0.513         REG_FILE_INST/\regArr_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.826        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.826        */0.514         REG_FILE_INST/\regArr_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.458   */18.827        */0.515         REG_FILE_INST/\regArr_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.827        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.380   */18.827        */0.509         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.458   */18.827        */0.514         REG_FILE_INST/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.827        */0.513         REG_FILE_INST/\regArr_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.827        */0.514         REG_FILE_INST/\regArr_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.827        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.827        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.419   */18.827        */0.548         SYS_CTRL_INST/\Address_s_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.827        */0.515         DATA_SYNC_INST/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.827        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.827        */0.514         REG_FILE_INST/\regArr_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.828        */0.514         REG_FILE_INST/\regArr_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.828        */0.515         REG_FILE_INST/\regArr_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.828        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.378   */18.828        */0.514         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.828        */0.514         REG_FILE_INST/\regArr_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.828        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.828        */0.515         FIFO_INST/fifo_mem/\fifo_mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.828        */0.514         REG_FILE_INST/\regArr_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.828        */0.514         REG_FILE_INST/\regArr_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.419   */18.828        */0.548         SYS_CTRL_INST/\Address_s_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.458   */18.828        */0.514         REG_FILE_INST/\regArr_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.829        */0.514         REG_FILE_INST/\regArr_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.829        */0.514         REG_FILE_INST/\regArr_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.829        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.829        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.829        */0.514         REG_FILE_INST/\regArr_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.829        */0.514         REG_FILE_INST/\regArr_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.829        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.829        */0.514         REG_FILE_INST/\regArr_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.830        */0.514         REG_FILE_INST/\regArr_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.830        */0.514         REG_FILE_INST/\regArr_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.458   */18.830        */0.515         REG_FILE_INST/\regArr_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.830        */0.514         REG_FILE_INST/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.830        */0.515         REG_FILE_INST/\regArr_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.830        */0.514         REG_FILE_INST/\regArr_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.830        */0.514         REG_FILE_INST/\regArr_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.830        */0.514         REG_FILE_INST/\regArr_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.375   */18.830        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\ser_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.830        */0.514         REG_FILE_INST/\regArr_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.458   */18.830        */0.514         REG_FILE_INST/\regArr_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.830        */0.514         REG_FILE_INST/\regArr_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.830        */0.514         REG_FILE_INST/\regArr_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.830        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.830        */0.514         REG_FILE_INST/\regArr_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.831        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.831        */0.514         REG_FILE_INST/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.831        */0.514         REG_FILE_INST/\regArr_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.831        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */18.831        */0.514         REG_FILE_INST/\regArr_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.831        */0.514         REG_FILE_INST/\regArr_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.831        */0.514         REG_FILE_INST/\regArr_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.374   */18.831        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.375   */18.831        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.449   */18.831        */0.514         REG_FILE_INST/\regArr_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.832        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.832        */0.514         REG_FILE_INST/\regArr_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.832        */0.514         REG_FILE_INST/\regArr_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.832        */0.514         REG_FILE_INST/\regArr_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.832        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */18.832        */0.514         REG_FILE_INST/\regArr_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.832        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.832        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.832        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.832        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.833        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.833        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.379   */18.833        */0.513         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.833        */0.513         REG_FILE_INST/\regArr_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.833        */0.513         REG_FILE_INST/\regArr_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.375   */18.833        */0.514         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.833        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.371   */18.833        */0.515         UART_INST/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.833        */0.514         REG_FILE_INST/\regArr_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.833        */0.514         REG_FILE_INST/\regArr_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.833        */0.514         REG_FILE_INST/\regArr_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.833        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.833        */0.513         REG_FILE_INST/\regArr_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.834        */0.514         REG_FILE_INST/\regArr_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.450   */18.834        */0.513         REG_FILE_INST/\regArr_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.834        */0.513         REG_FILE_INST/\regArr_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.375   */18.834        */0.513         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.834        */0.514         REG_FILE_INST/\regArr_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.382   */18.834        */0.510         FIFO_INST/fifo_rd/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.458   */18.834        */0.513         REG_FILE_INST/\regArr_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.834        */0.513         REG_FILE_INST/\regArr_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.834        */0.511         FIFO_INST/fifo_mem/\fifo_mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.835        */0.510         REG_FILE_INST/\regArr_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.380   */18.835        */0.513         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.453   */18.835        */0.513         REG_FILE_INST/\regArr_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.835        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.835        */0.513         REG_FILE_INST/\regArr_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.379   */18.836        */0.512         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.376   */18.836        */0.513         UART_INST/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.836        */0.513         FIFO_INST/fifo_mem/\fifo_mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.452   */18.836        */0.513         REG_FILE_INST/\regArr_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.836        */0.513         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.837        */0.514         FIFO_INST/fifo_mem/\fifo_mem_reg[6][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.837        */0.512         ALU_INST/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.837        */0.512         ALU_INST/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.838        */0.512         ALU_INST/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.838        */0.512         ALU_INST/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.839        */0.512         ALU_INST/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.839        */0.513         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.379   */18.839        */0.512         UART_INST/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.839        */0.512         ALU_INST/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.840        */0.512         ALU_INST/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.840        */0.512         ALU_INST/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.840        */0.512         ALU_INST/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.381   */18.840        */0.512         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.841        */0.512         ALU_INST/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.554   */18.841        */0.512         ALU_INST/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.555   */18.841        */0.511         ALU_INST/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.555   */18.843        */0.511         ALU_INST/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.382   */18.843        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.843        */0.512         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.382   */18.844        */0.511         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.555   */18.845        */0.511         ALU_INST/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.555   */18.845        */0.511         ALU_INST/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.457   */18.846        */0.512         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.381   */18.846        */0.511         PLSE_GEN_INST/rcv_flop_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.555   */18.847        */0.510         ALU_INST/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.458   */18.849        */0.511         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.455   */18.850        */0.511         SYS_CTRL_INST/\state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.406   */18.850        */0.535         CLK_DIV_TX_INST/\counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.383   */18.850        */0.510         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.851        */0.511         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.383   */18.851        */0.510         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.459   */18.853        */0.511         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.454   */18.854        */0.510         RST_SYNC1_INST/\FFs_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.383   */18.855        */0.510         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.856        */0.511         DATA_SYNC_INST/\sync_enable_FF_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.384   */18.856        */0.509         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.456   */18.861        */0.510         DATA_SYNC_INST/\sync_enable_FF_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.451   */18.863        */0.521         REG_FILE_INST/RdData_VLD_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */18.892        */0.413         PLSE_GEN_INST/pls_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.479   */18.899        */0.412         PLSE_GEN_INST/rcv_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.556   */18.913        */0.410         DATA_SYNC_INST/sync_enable_F3_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.441   */18.943        */0.525         DATA_SYNC_INST/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	21.566   */18.952        */0.403         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.553   */18.954        */0.417         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.567   */18.958        */0.403         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.959        */0.401         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.567   */18.960        */0.402         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.960        */0.401         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.567   */18.961        */0.402         FIFO_INST/sync_rptr_gray_to_wptr_gray/\sync_ff2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.563   */18.963        */0.402         RST_SYNC1_INST/\FFs_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.492   */18.963        */0.401         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.493   */18.965        */0.400         FIFO_INST/sync_wptr_gray_to_rptr_gray/\sync_ff2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.565   */18.970        */0.401         DATA_SYNC_INST/\sync_enable_FF_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	21.362   */18.971        */0.524         UART_INST/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI    1
RX_CLK(R)->UART_CLK(R)	216.814  213.297/*       54.253/*        framing_error    1
RX_CLK(R)->UART_CLK(R)	216.814  213.350/*       54.253/*        parity_error    1
TX_CLK(R)->TX_CLK(R)	8627.718 8624.240/*      54.253/*        UART_TX_O    1
