Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 14:19:49 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (233)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (233)
--------------------------------
 There are 233 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.902        0.000                      0                 1789        0.128        0.000                      0                 1789        4.020        0.000                       0                  1225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.902        0.000                      0                 1789        0.128        0.000                      0                 1789        4.020        0.000                       0                  1225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 3.368ns (47.510%)  route 3.721ns (52.490%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/ap_clk
    SLICE_X35Y63         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=71, routed)          1.739     3.168    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I1_O)        0.124     3.292 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry_i_7/O
                         net (fo=1, routed)           0.000     3.292    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry_i_7_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.824 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.824    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.938 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.938    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.052 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.052    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.166 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.166    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.280 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.280    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.394 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.394    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.508 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.508    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.622 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.622    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.736 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.736    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.850 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.850    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.964 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.964    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.078 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.078    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.192 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.009     5.201    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.315 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.315    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.429    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.543 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.543    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/p_2_out[0]
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.765 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=17, routed)          1.973     7.738    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/p_0_in_1
    SLICE_X29Y61         LUT4 (Prop_lut4_I2_O)        0.324     8.062 r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.062    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X29Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/ap_clk
    SLICE_X29Y61         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X29Y61         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[0])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[0]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_153
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[10])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[10]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_143
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[11])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[11]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_142
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[12])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[12]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_141
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[13])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[13]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_140
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[14])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[14]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_139
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[15])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[15]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_138
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[16])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[16]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_137
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 4.554ns (83.060%)  route 0.929ns (16.940%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y54         FDRE                                         r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/val_reg_379_reg[6]/Q
                         net (fo=2, routed)           0.927     2.418    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/A[6]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[17])
                                                      4.036     6.454 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0/PCOUT[17]
                         net (fo=1, routed)           0.002     6.456    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product__0_n_136
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/ap_clk
    DSP48_X2Y21          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend_tmp_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X51Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[33]/Q
                         net (fo=1, routed)           0.091     0.642    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0[33]
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.048     0.690 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend_tmp[34]_i_1/O
                         net (fo=1, routed)           0.000     0.690    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend_tmp[34]_i_1_n_0
    SLICE_X50Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend_tmp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X50Y67         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend_tmp_reg[34]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend_tmp_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X50Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[45]/Q
                         net (fo=1, routed)           0.049     0.623    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[63]_0[45]
    SLICE_X51Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X51Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[45]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[10]/Q
                         net (fo=1, routed)           0.049     0.623    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[63]_0[10]
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X52Y73         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[13]/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[63]_0[13]
    SLICE_X51Y73         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X51Y73         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.436%)  route 0.107ns (36.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X37Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[63]/Q
                         net (fo=3, routed)           0.107     0.658    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0[63]
    SLICE_X38Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.703 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.703    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X38Y63         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X35Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[39]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[63]_0[39]
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X52Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[39]/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[63]_0[39]
    SLICE_X51Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X51Y65         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X35Y72         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[38]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[63]_0[38]
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[38]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X35Y78         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/divisor0_reg[60]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[63]_0[60]
    SLICE_X35Y77         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y77         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[60]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/divisor0_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.410     0.410    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/ap_clk
    SLICE_X51Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/dividend0_reg[25]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[63]_0[25]
    SLICE_X52Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1226, unset)         0.432     0.432    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X52Y71         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/dividend0_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y19   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y23   bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_1_U/p_reg__0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y21   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/fn1_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y25   bd_0_i/hls_inst/inst/mul_32ns_34ns_65_2_1_U4/fn1_mul_32ns_34ns_65_2_1_Multiplier_1_U/p_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y62  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y64  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y64  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y64  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y65  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y65  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y72  bd_0_i/hls_inst/inst/sdiv_10s_64ns_10_14_seq_1_U6/fn1_sdiv_10s_64ns_10_14_seq_1_div_U/fn1_sdiv_10s_64ns_10_14_seq_1_div_u_0/r_stage_reg[8]_srl8___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y65  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[16]_srl16___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_14/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y72  bd_0_i/hls_inst/inst/sdiv_10s_64ns_10_14_seq_1_U6/fn1_sdiv_10s_64ns_10_14_seq_1_div_U/fn1_sdiv_10s_64ns_10_14_seq_1_div_u_0/r_stage_reg[8]_srl8___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y65  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[16]_srl16___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_14/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y62  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y64  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y72  bd_0_i/hls_inst/inst/sdiv_10s_64ns_10_14_seq_1_U6/fn1_sdiv_10s_64ns_10_14_seq_1_div_U/fn1_sdiv_10s_64ns_10_14_seq_1_div_u_0/r_stage_reg[8]_srl8___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y72  bd_0_i/hls_inst/inst/sdiv_10s_64ns_10_14_seq_1_U6/fn1_sdiv_10s_64ns_10_14_seq_1_div_U/fn1_sdiv_10s_64ns_10_14_seq_1_div_u_0/r_stage_reg[8]_srl8___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y65  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[16]_srl16___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_14/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y65  bd_0_i/hls_inst/inst/sdiv_18ns_64ns_64_22_seq_1_U1/fn1_sdiv_18ns_64ns_64_22_seq_1_div_U/fn1_sdiv_18ns_64ns_64_22_seq_1_div_u_0/r_stage_reg[16]_srl16___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_14/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y69  bd_0_i/hls_inst/inst/udiv_64ns_64ns_8_68_seq_1_U2/fn1_udiv_64ns_64ns_8_68_seq_1_div_U/fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___udiv_64ns_64ns_8_68_seq_1_U2_fn1_udiv_64ns_64ns_8_68_seq_1_div_U_fn1_udiv_64ns_64ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y62  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y62  bd_0_i/hls_inst/inst/add_ln13_reg_359_reg[0]/C



