äº‹å®ä¸Šï¼Œåœ¨å†™quiz3çš„æ€»ç»“æ—¶ï¼Œquiz4çš„æˆç»©å·²ç»å‡ºæ¥äº†ï¼Œå¯æ˜¯æˆ‘å½“æ—¶å¿™äºå…¶å®ƒäº‹æƒ…æ‰€ä»¥ä¸€ç›´æ‹–å»¶ç€ã€‚

quizçš„æˆç»©çœŸçš„æ˜¯å¾ˆå¤§çš„æ‰“å‡»ï¼Œè¯´å¾ˆå¤§å…¶å®ä¹Ÿæœ‰ç‚¹å¤¸å¼ ï¼Œåœ¨å¤§ä¸‰ä¸Šå­¦æœŸç»å†è¿‡æ»‘é“å¢ä¹‹åè¿˜æ˜¯æ¯”è¾ƒä½›ç³»çš„ã€‚ä½†æˆ‘çœ‹åˆ°æˆç»©çš„é‚£ä¸€åˆ¹é‚£çœŸçš„æ€€ç–‘è‡ªå·±æœ‰åœ¨å­¦å—ã€‚ã€‚å””ï¼Œåˆšåˆšå’Œè€çˆ¸è¯´äº†è¿™äº‹ï¼Œä»–å¼€å§‹æ•™è‚²æˆ‘ï¼Œä½ ç°åœ¨çš„ç›®æ ‡ä¸æ˜¯Aï¼Œè€Œæ˜¯passã€‚è¯´å¾—ä¹ŸæŒºå¯¹ï¼Œç»©ç‚¹å·²ä¸å†é‚£ä¹ˆé‡è¦ï¼Œå¯¹äºphdï¼Œresearchæ‰æ˜¯é‡ä¸­ä¹‹é‡ã€‚å‰ä¸ä¹…çœ‹äº†å¯¼å¸ˆè½¬å‘çš„ã€Š10 Easy Ways to Fail a PhDã€‹ï¼Œæœ‰ä¸€æ¡å°±æ˜¯åœ¨è®²â€œè¿‡åº¦åœ¨æ„æˆç»©æˆ–è¯¾ç¨‹ä½œä¸šâ€ä¸æ˜¯å¯¼å¸ˆæ‰€çœ‹å¥½çš„ï¼Œå› ä¸ºé‚£æ„å‘³ç€â€œæœ¬åº”è¯¥ç”¨äºç ”ç©¶çš„æ—¶é—´è¢«æµªè´¹åœ¨äº†è¯¾å ‚ä¸Šâ€ã€‚è¯´å¾—å¾ˆæœ‰é“ç†ï¼Œä½†æˆ‘åšä¸åˆ°ä¸å­¦è¯¾ç¨‹è€Œåªæç§‘ç ”ï¼Œæˆ‘è§‰å¾—æˆ‘ç°åœ¨èƒ½è¾¾åˆ°çš„å¢ƒç•Œå°±æ˜¯ï¼šåšæˆ‘è¯¥åšçš„ï¼Œå¬è¯¾åšç¬”è®°ï¼Œä¸æ‡‚ä¹‹å¤„çœ‹çœ‹ä¹¦ï¼ˆä¹‹åä¹Ÿä¸å¤ªä¼šå®Œå®Œæ•´æ•´çœ‹ä¸€éä¹¦äº†ï¼ŒåªæŒ‘å’Œè¯¾å ‚å†…å®¹ç›¸å…³çš„çœ‹ï¼‰ï¼Œquizä¸æ‡‚é—®é—®è€å¸ˆã€‚

---

# Concepts

â“The Op. Code field is 6 bits long and as a result, the MIPS instruction set includes 64 instructions.âŒ

ğŸ‘¨â€ğŸ«The FUNC field in the ALU format allow more than 64 instructions. 

---

â“All MIPS instructions use all the 32 bits in their format. âŒ

ğŸ‘¨â€ğŸ«JR, for example, uses only 11 out of the 32 bits. 

---

â“Increasing the number of the general-purpose registers in MIPS from 32 to 64 will reduce the range of immediate operands by a factor of `___`?

ğŸ‘¨â€ğŸ«An ALU instruction with an immediate operand has two register field that would need 12 instead of 10 bits reducing the range of the immediate operand by a factor of 4.

---

â“The numbers (addresses) assigned to the floating-point registers in a processor must be different from those assigned to the integer (general-purpose) registers.âŒ

ğŸ‘¨â€ğŸ«The addresses for the floating point registers do not need to be different from the integer registers (actually they're better be the same), however, they will be recognized by the instruction op-code and will have their own RF. The correct answer is: No, they do not have to be different

---

â“The IF/ID and ID/EX inter-stage registers in the MIPS processor include the same number of bits. âŒ

ğŸ‘¨â€ğŸ«For example, IF/ID includes register numbers (5-bit IDs) while ID/EX includes registers' content (32-bit data). 

# Calculations

I made the same problems for all the calculations:

â“A 5-stage pipeline has a single unified instruction and data memory capable of performing a single Read or Write operation every clock cycle. Assume that 28% of the executed instructions are Loads and 13% are Store. Ignoring any data hazards and control hazards that may occur, what is the speedup of the pipeline that has separate instruction and data memories over the pipeline with a single unified memory? (Round to two decimal places)

ğŸ¤”The correct answer is 1 + (28%+13%) = 1.41. ~~And I think itâ€™s not so accurate. From my perspective, assume there is 100 instructions, then the count of load and store instructions are 28 and 13 separately. In this case, the old cycles = 5 + (100-1) =104, the new cycles =Â 5 + (100-1) + 28 + 13 = 145, so the speedup = 145/104=1.39~~

ğŸ‘¨â€ğŸ«Each Load and Store instruction will result in a single stall cycle in the original pipeline with unified memory. However, in the design with separate instruction and data memories, there would not be any stalls.

----

â“A 5-stage pipeline has a Register File that can execute either a Read operation (of 1 or 2 registers) or a Write operation (into only one register), but not both, during every clock cycle. The instruction mix that the processor executes contains 39% ALU, 27% Load, 14.7% Store and the rest Branch instructions. Ignoring any data hazards and control hazards that may occur, what is the speedup of the pipeline that has a Register File capable of performing two reads and one write every cycle over the pipeline with the limited Register file? (Round to two decimal places)

ğŸ¤”Only the instructions involve write back stage will lead to a stall, and these instructions include ALU and load. ~~So similar to the previous question, my answer is speedup =Â Â the old cycles / the new cycles = (5 + (100-1) + 39 + 27) / (5 + (100-1)) = 1.63. The correct answer is 1+39%+27% = 1.66~~

ğŸ‘¨â€ğŸ«Every ALU or Load instruction that write into the Register Files will stall the pipeline by one cycle, due to the Structural Hazard.

----

â“The only instruction in the 5-stage pipelined MIPS that needs all 5 stages, is Load. It has been suggested to design a 4-stage pipeline where the 4th stage will allow either a memory (read or write) operation, or a Register File write.
The Load instruction will then be replaced by two instructions: Load-A (read from memory) and Load-B (write into the register file). The instruction mix that the processor executes contains 24% ALU instructions, 20% Load, 18% Store and the rest Branch. Ignoring all hazards and assuming that the two pipelines will have the same cycle time, what is the speedup of the 5-stage pipeline over the 4-stage one? (Round to two decimal places)

ğŸ¤”~~Assume there is 100 instructions, then the count of load instructions are 20 and 80 for other instructions. Since the original signal cycle of load instruction is replaced by two, so we can think there are 40 load instructions in this case. SoÂ my answer is speedup =Â Â the 5-stage cycles / the 4-stage cycles = (4+80+20*2-1) / (99+5) = 1.18.~~ But the answer just gives the percentage of load instructions 1+20%=1.2?

ğŸ‘¨â€ğŸ«The CPI of the two pipelines is the same (i.e., 1) but the number of instructions for the 4-stage pipeline will increase by 20%.