Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 173eb758be5841f582a4bf5b37bd2695 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot logic_gate_or_tb_behav xil_defaultlib.logic_gate_or_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.logic_gate_or
Compiling module xil_defaultlib.logic_gate_or_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot logic_gate_or_tb_behav
