

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Fri Oct 15 18:40:37 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     48|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|       3|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |my_LUT_th_V_U  |my_LUT_th_V  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    |my_LUT_r_V_U   |my_LUT_th_V  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    +---------------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |             |        8|  0|   0|    0| 131072|    2|     2|       131072|
    +---------------+-------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |and_ln795_1_fu_238_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln795_fu_166_p2       |       and|   0|  0|   2|           1|           1|
    |overflow_1_fu_232_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_fu_160_p2        |       and|   0|  0|   2|           1|           1|
    |or_ln340_1_fu_244_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln340_fu_172_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln340_1_fu_278_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln340_fu_270_p3    |    select|   0|  0|   8|           1|           8|
    |xor_ln340_1_fu_264_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_fu_192_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln794_1_fu_226_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_fu_154_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  36|          12|          28|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |my_LUT_r_V_address0   |  14|          3|   16|         48|
    |my_LUT_th_V_address0  |  14|          3|   16|         48|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  48|         10|   33|        100|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|    6|     ap_none|               x|        scalar|
|y             |   in|    6|     ap_none|               y|        scalar|
|r             |  out|    6|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|    6|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

