// Seed: 4067264933
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri id_8
);
  assign id_0 = id_6;
  generate
    wire id_10;
    tri0 id_11;
  endgenerate
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  assign id_5 = id_11;
  tranif1 (id_7, id_2);
  wire id_12;
  tri1 id_13, id_14 = -1'h0;
endmodule
