
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Universite/S4/Projet/Atelier2/ip_repo/myColorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Universite/S4/Projet/Atelier2/FichiersAtelier2/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Universite/S4/Projet/Atelier2/FichiersAtelier2/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1116.773 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.636 . Memory (MB): peak = 1116.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 544 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.551 ; gain = 562.777
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_1/ip/ip_1/bd_ec8a_psr_aclk_0_board.xdc] for cell 'design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_1/ip/ip_1/bd_ec8a_psr_aclk_0_board.xdc] for cell 'design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_1/ip/ip_1/bd_ec8a_psr_aclk_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_1/ip/ip_1/bd_ec8a_psr_aclk_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/bd_d92b_rst_axis_0_board.xdc] for cell 'design_1_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/bd_d92b_rst_axis_0_board.xdc] for cell 'design_1_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/bd_d92b_rst_axis_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/rst_axis/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_4/bd_d92b_rst_axis_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/rst_axis/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_d92b_reset_sel_axis_0_board.xdc] for cell 'design_1_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_d92b_reset_sel_axis_0_board.xdc] for cell 'design_1_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_d92b_reset_sel_axis_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_5/bd_d92b_reset_sel_axis_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/reset_sel_axis/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/bd_48ac_psr0_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/bd_48ac_psr_aclk_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0_board.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/bd_48ac_psr_aclk1_0.xdc] for cell 'design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.srcs/constrs_1/imports/FichiersAtelier2/atelier2.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.srcs/constrs_1/imports/FichiersAtelier2/atelier2.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.srcs/constrs_1/imports/FichiersAtelier2/atelier2.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.srcs/constrs_1/imports/FichiersAtelier2/atelier2.xdc]
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'design_1_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_1/bd_d92b_vsc_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/vsc/inst'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_1/bd_d92b_vsc_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/vsc/inst'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/bd_d92b_hsc_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/hsc/inst'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_2/bd_d92b_hsc_0.xdc] for cell 'design_1_i/v_proc_ss_0/U0/hsc/inst'
Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_d92b_axis_register_slice_0_0_clocks.xdc] for cell 'design_1_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Universite/S4/Projet/Atelier2/Atelier/Atelier.gen/sources_1/bd/design_1/ip/design_1_v_proc_ss_0_0/bd_0/ip/ip_6/bd_d92b_axis_register_slice_0_0_clocks.xdc] for cell 'design_1_i/v_proc_ss_0/U0/axis_register_slice_0/inst'
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1679.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 192 instances

15 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1679.551 ; gain = 562.777
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1679.551 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 234f1201b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 1679.551 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 9 inverter(s) to 21 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22ab73328

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.624 . Memory (MB): peak = 1859.402 ; gain = 0.508
INFO: [Opt 31-389] Phase Retarget created 53 cells and removed 151 cells
INFO: [Opt 31-1021] In phase Retarget, 132 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18641e5c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1859.402 ; gain = 0.508
INFO: [Opt 31-389] Phase Constant propagation created 47 cells and removed 214 cells
INFO: [Opt 31-1021] In phase Constant propagation, 445 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 25bfca42d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.402 ; gain = 0.508
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 884 cells
INFO: [Opt 31-1021] In phase Sweep, 235 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1d98540a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.402 ; gain = 0.508
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d98540a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.402 ; gain = 0.508
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d98540a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.402 ; gain = 0.508
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 168 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              53  |             151  |                                            132  |
|  Constant propagation         |              47  |             214  |                                            445  |
|  Sweep                        |               0  |             884  |                                            235  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            168  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1859.402 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 259320bd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1859.402 ; gain = 0.508

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 18 newly gated: 2 Total Ports: 50
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 17bce2d43

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2070.750 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17bce2d43

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.750 ; gain = 211.348

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 11246d43b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2070.750 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 11246d43b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.750 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2070.750 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11246d43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2070.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2070.750 ; gain = 391.199
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2070.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2070.750 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f57caab1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2070.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14559af3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.859 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1def78631

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1def78631

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.750 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1def78631

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a8b752aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b23e0526

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 786 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 320 nets or cells. Created 0 new cell, deleted 320 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2070.750 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            320  |                   320  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            320  |                   320  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1f6a701d4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.750 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1ae1dc704

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.750 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ae1dc704

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17a81e468

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12e519d1d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 161099860

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b5c9f5bf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b026de3c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a3aa5378

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cb57b97d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2070.750 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cb57b97d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b0b6513b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.144 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10cf283f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 2070.750 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10c6a3d50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 2070.750 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b0b6513b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.750 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.144. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.750 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cb64ddd6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cb64ddd6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cb64ddd6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.750 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1cb64ddd6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2070.750 ; gain = 0.000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.750 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fc0f1a6f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.750 ; gain = 0.000
Ending Placer Task | Checksum: 1204a505f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2070.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2070.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2070.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2070.750 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2070.750 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.780 . Memory (MB): peak = 2070.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c08df6d4 ConstDB: 0 ShapeSum: 5fbc598b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ce229619

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.750 ; gain = 0.000
Post Restoration Checksum: NetGraph: 56785ec0 NumContArr: 77aa3759 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ce229619

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ce229619

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.750 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ce229619

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.750 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bc3e34e5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2073.621 ; gain = 2.871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.353  | TNS=0.000  | WHS=-2.239 | THS=-208.946|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1d7935999

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2135.445 ; gain = 64.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.353  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 23f1b90d9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2135.754 ; gain = 65.004
Phase 2 Router Initialization | Checksum: 1dd193318

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2135.754 ; gain = 65.004

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11457
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11457
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1dd193318

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2135.754 ; gain = 65.004
Phase 3 Initial Routing | Checksum: 1e05ce41f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2135.754 ; gain = 65.004

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 644
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.534  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f6684faf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2135.754 ; gain = 65.004

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.534  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fc6ae1a5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2135.754 ; gain = 65.004
Phase 4 Rip-up And Reroute | Checksum: fc6ae1a5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2135.754 ; gain = 65.004

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c9729151

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2135.754 ; gain = 65.004
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.534  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: f4a6774a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2135.754 ; gain = 65.004

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f4a6774a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2135.754 ; gain = 65.004
Phase 5 Delay and Skew Optimization | Checksum: f4a6774a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2135.754 ; gain = 65.004

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf50db34

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2135.754 ; gain = 65.004
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.534  | TNS=0.000  | WHS=-0.159 | THS=-0.167 |

Phase 6.1 Hold Fix Iter | Checksum: 1ca74c7b7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.754 ; gain = 65.004
Phase 6 Post Hold Fix | Checksum: 2945269f2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.754 ; gain = 65.004

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.35023 %
  Global Horizontal Routing Utilization  = 7.09444 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1eafc5109

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.754 ; gain = 65.004

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1eafc5109

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.754 ; gain = 65.004

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 225617371

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2135.754 ; gain = 65.004

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2aa297565

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2135.754 ; gain = 65.004
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.534  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2aa297565

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2135.754 ; gain = 65.004
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2135.754 ; gain = 65.004

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2135.754 ; gain = 65.004
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2142.246 ; gain = 6.492
INFO: [Common 17-1381] The checkpoint 'C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <design_1_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/v_proc_ss_0/U0/axis_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_d92b_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U40/bd_d92b_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_d92b_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U41/bd_d92b_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_d92b_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_24s_25_4_1_U42/bd_d92b_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_d92b_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U43/bd_d92b_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_d92b_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U44/bd_d92b_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_d92b_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_25s_26_4_1_U45/bd_d92b_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_d92b_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U49/bd_d92b_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_d92b_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U50/bd_d92b_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_d92b_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_26s_27_4_1_U51/bd_d92b_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U49/bd_d92b_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U49/bd_d92b_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U50/bd_d92b_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U50/bd_d92b_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U51/bd_d92b_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_24s_25_4_1_U51/bd_d92b_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U52/bd_d92b_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U52/bd_d92b_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U53/bd_d92b_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U53/bd_d92b_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U54/bd_d92b_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_25s_26_4_1_U54/bd_d92b_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U58/bd_d92b_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U58/bd_d92b_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U59/bd_d92b_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U59/bd_d92b_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U60/bd_d92b_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg input design_1_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_26s_27_4_1_U60/bd_d92b_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC RTSTAT-10] No routable loads: 38 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset_pipe, design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 38 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 19 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Universite/S4/Projet/Atelier2/Atelier/Atelier.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Feb  5 13:16:35 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2615.277 ; gain = 451.996
INFO: [Common 17-206] Exiting Vivado at Sat Feb  5 13:16:35 2022...
