{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574384059972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574384060011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 16:54:04 2019 " "Processing started: Thu Nov 21 16:54:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574384060011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1574384060011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1574384060011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1574384063249 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1574384063249 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1574384081008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_64 " "Found entity 1: adder_64" {  } { { "adder_64.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/adder_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081122 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64_testbench " "Found entity 2: adder_64_testbench" {  } { { "adder_64.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/adder_64.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.sv 2 2 " "Found 2 design units, including 2 entities, in source file addsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/addsub.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081201 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsub_testbench " "Found entity 2: addsub_testbench" {  } { { "addsub.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/addsub.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_and.sv 3 3 " "Found 3 design units, including 3 entities, in source file bit_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_and " "Found entity 1: bit_and" {  } { { "bit_and.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/bit_and.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081401 ""} { "Info" "ISGN_ENTITY_NAME" "2 bit_or " "Found entity 2: bit_or" {  } { { "bit_and.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/bit_and.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081401 ""} { "Info" "ISGN_ENTITY_NAME" "3 bit_xor " "Found entity 3: bit_xor" {  } { { "bit_and.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/bit_and.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/D_FF.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081539 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_5to32_testbench " "Found entity 2: decoder_5to32_testbench" {  } { { "decoder.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_1_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_1_2 " "Found entity 1: decoder_1_2" {  } { { "decoder_1_2.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder_1_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_4 " "Found entity 1: decoder_2_4" {  } { { "decoder_2_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder_2_4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4_16 " "Found entity 1: decoder_4_16" {  } { { "decoder_4_16.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/decoder_4_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/full_adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081842 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_testbench " "Found entity 2: full_adder_testbench" {  } { { "full_adder.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/full_adder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_zero.sv 2 2 " "Found 2 design units, including 2 entities, in source file is_zero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 is_zero " "Found entity 1: is_zero" {  } { { "is_zero.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/is_zero.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081903 ""} { "Info" "ISGN_ENTITY_NAME" "2 is_zero_testbench " "Found entity 2: is_zero_testbench" {  } { { "is_zero.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/is_zero.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081966 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux2_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384081966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384081966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082023 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux4_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384082023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082152 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux8_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384082152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux16_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082208 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux16_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384082208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082269 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux32_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384082269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x2_1 " "Found entity 1: mux64x2_1" {  } { { "mux64x2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082323 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x2_1_testbench " "Found entity 2: mux64x2_1_testbench" {  } { { "mux64x2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x2_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384082323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux64x8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x8_1 " "Found entity 1: mux64x8_1" {  } { { "mux64x8_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x8_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384082387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x32_1 " "Found entity 1: mux64x32_1" {  } { { "mux64x32_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082440 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x32_1_testbench " "Found entity 2: mux64x32_1_testbench" {  } { { "mux64x32_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x32_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384082440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384082794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerx64.sv 2 2 " "Found 2 design units, including 2 entities, in source file registerx64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerx64 " "Found entity 1: registerx64" {  } { { "registerx64.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/registerx64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082869 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerx64_testbench " "Found entity 2: registerx64_testbench" {  } { { "registerx64.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/registerx64.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384082869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384082869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtend " "Found entity 1: ZeroExtend" {  } { { "ZeroExtend.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/ZeroExtend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083030 ""} { "Info" "ISGN_ENTITY_NAME" "2 ZeroExtend_testbench " "Found entity 2: ZeroExtend_testbench" {  } { { "ZeroExtend.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/ZeroExtend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/PC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signedextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignedExtend " "Found entity 1: SignedExtend" {  } { { "SignedExtend.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/SignedExtend.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083146 ""} { "Info" "ISGN_ENTITY_NAME" "2 SignedExtend_testbench " "Found entity 2: SignedExtend_testbench" {  } { { "SignedExtend.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/SignedExtend.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file shift_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_2 " "Found entity 1: shift_2" {  } { { "shift_2.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/shift_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083206 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_2_testbench " "Found entity 2: shift_2_testbench" {  } { { "shift_2.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/shift_2.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083324 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UncondBr uncondbr instr_fetch.sv(6) " "Verilog HDL Declaration information at instr_fetch.sv(6): object \"UncondBr\" differs only in case from object \"uncondbr\" in the same scope" {  } { { "instr_fetch.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_fetch.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384083394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BrTaken brtaken instr_fetch.sv(6) " "Verilog HDL Declaration information at instr_fetch.sv(6): object \"BrTaken\" differs only in case from object \"brtaken\" in the same scope" {  } { { "instr_fetch.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_fetch.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384083394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "instr_fetch.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5x2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux5x2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5x2_1 " "Found entity 1: mux5x2_1" {  } { { "mux5x2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux5x2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083502 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux5x2_1_testbench " "Found entity 2: mux5x2_1_testbench" {  } { { "mux5x2_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux5x2_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUSrc alusrc datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"ALUSrc\" differs only in case from object \"alusrc\" in the same scope" {  } { { "datapath.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384083554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083628 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64x4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64x4_1 " "Found entity 1: mux64x4_1" {  } { { "mux64x4_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083686 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64x4_1_testbench " "Found entity 2: mux64x4_1_testbench" {  } { { "mux64x4_1.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64x4_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.sv 2 2 " "Found 2 design units, including 2 entities, in source file flag_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Found entity 1: flag_reg" {  } { { "flag_reg.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/flag_reg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083741 ""} { "Info" "ISGN_ENTITY_NAME" "2 flag_reg_testbench " "Found entity 2: flag_reg_testbench" {  } { { "flag_reg.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/flag_reg.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083881 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU_testbench " "Found entity 2: CPU_testbench" {  } { { "CPU.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/CPU.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384083881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083881 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "each_dff_1 IF_RF_register.sv(21) " "Verilog HDL Declaration error at IF_RF_register.sv(21): identifier \"each_dff_1\" is already declared in the present scope" {  } { { "IF_RF_register.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/IF_RF_register.sv" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1574384083929 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "IF_RF_register IF_RF_register.sv(2) " "Ignored design unit \"IF_RF_register\" at IF_RF_register.sv(2) due to previous errors" {  } { { "IF_RF_register.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/IF_RF_register.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1574384083931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_rf_register.sv 0 0 " "Found 0 design units, including 0 entities, in source file if_rf_register.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384083938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/RF.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ex_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file rf_ex_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RF_EX_register " "Found entity 1: RF_EX_register" {  } { { "RF_EX_register.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/RF_EX_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/EX.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_register " "Found entity 1: EX_MEM_register" {  } { { "EX_MEM_register.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/EX_MEM_register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/MEM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_register " "Found entity 1: MEM_WB_register" {  } { { "MEM_WB_register.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/MEM_WB_register.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64_4 " "Found entity 1: mux64_4" {  } { { "mux64_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084380 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64_4_testbench " "Found entity 2: mux64_4_testbench" {  } { { "mux64_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux64_4.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084434 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4_testbench " "Found entity 2: mux_4_testbench" {  } { { "mux_4.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/mux_4.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UncondBr uncondbr instr_path.sv(6) " "Verilog HDL Declaration information at instr_path.sv(6): object \"UncondBr\" differs only in case from object \"uncondbr\" in the same scope" {  } { { "instr_path.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_path.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384084481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BrTaken brtaken instr_path.sv(6) " "Verilog HDL Declaration information at instr_path.sv(6): object \"BrTaken\" differs only in case from object \"brtaken\" in the same scope" {  } { { "instr_path.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_path.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1574384084481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_path.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_path.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_path " "Found entity 1: instr_path" {  } { { "instr_path.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/instr_path.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.sv" "" { Text "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/forwarding_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574384084544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1574384084544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE469_lab4_Yinghao_Li_Wenjie_Ma/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1574384084667 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574384084800 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 21 16:54:44 2019 " "Processing ended: Thu Nov 21 16:54:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574384084800 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574384084800 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574384084800 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1574384084800 ""}
