Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/zjshaver/cpre488/MP-2/system/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_v_rgb2ycrcb_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/zjshaver/cpre488/MP-2/system/pcores/" "/home/zjshaver/cpre488/MP-2/repository/ProcessorIPLib/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxBFMinterface/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_v_rgb2ycrcb_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_v_rgb2ycrcb_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/address_decoder.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/slave_attachment.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/hdl/vhdl/axi_lite_ipif.vhd" into library axi_lite_ipif_v1_01_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/proc_common_pkg.vhd" into library v_tc_v5_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/ipif_pkg.vhd" into library v_tc_v5_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/family_support.vhd" into library v_tc_v5_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/pselect_f.vhd" into library v_tc_v5_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/counter_f.vhd" into library v_tc_v5_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/address_decoder.vhd" into library v_tc_v5_00_a
Parsing entity <address_decoder>.
Parsing architecture <IMP> of entity <address_decoder>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/slave_attachment.vhd" into library v_tc_v5_00_a
Parsing entity <slave_attachment>.
Parsing architecture <imp> of entity <slave_attachment>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/axi4s_control.vhd" into library v_tc_v5_00_a
Parsing entity <axi4s_control>.
Parsing architecture <synth> of entity <axi4s_control>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/debug.vhd" into library v_tc_v5_00_a
Parsing entity <debug>.
Parsing architecture <rtl> of entity <debug>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_ctrl_pkg.vhd" into library v_tc_v5_00_a
Parsing package <video_ctrl_pkg>.
Parsing package body <video_ctrl_pkg>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/axi_lite_ipif.vhd" into library v_tc_v5_00_a
Parsing entity <axi_lite_ipif>.
Parsing architecture <imp> of entity <axi_lite_ipif>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/tc_detector.vhd" into library v_tc_v5_00_a
Parsing entity <tc_detector>.
Parsing architecture <rtl> of entity <tc_detector>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/tc_generator.vhd" into library v_tc_v5_00_a
Parsing entity <tc_generator>.
Parsing architecture <rtl> of entity <tc_generator>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/tc_top.vhd" into library v_tc_v5_00_a
Parsing entity <tc_top>.
Parsing architecture <rtl> of entity <tc_top>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_clock_cross.vhd" into library v_tc_v5_00_a
Parsing entity <video_clock_cross>.
Parsing architecture <RTL> of entity <video_clock_cross>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_ctrl.vhd" into library v_tc_v5_00_a
Parsing package <hwt_pkg>.
Parsing entity <hwt>.
Parsing architecture <rtl> of entity <hwt>.
Parsing entity <video_ctrl>.
Parsing architecture <RTL> of entity <video_ctrl>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/v_tc.vhd" into library v_tc_v5_00_a
Parsing entity <v_tc>.
Parsing architecture <IMP> of entity <v_tc>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_utils.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing package <genxlib_utils>.
Parsing package body <genxlib_utils>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing entity <delay>.
Parsing architecture <RTL> of entity <delay>.
Parsing entity <delay_sclr>.
Parsing architecture <RTL> of entity <delay_sclr>.
Parsing entity <radd_sub_sclr_yes>.
Parsing architecture <rtl> of entity <radd_sub_sclr_yes>.
Parsing entity <radd_sub_sclr_no>.
Parsing architecture <rtl> of entity <radd_sub_sclr_no>.
Parsing entity <radd_sub_sclr>.
Parsing architecture <rtl> of entity <radd_sub_sclr>.
Parsing entity <get_round_addend>.
Parsing architecture <rtl> of entity <get_round_addend>.
Parsing entity <round>.
Parsing architecture <rtl> of entity <round>.
Parsing entity <mult>.
Parsing architecture <rtl> of entity <mult>.
Parsing entity <mac>.
Parsing architecture <rtl> of entity <mac>.
Parsing entity <max_sat>.
Parsing architecture <rtl> of entity <max_sat>.
Parsing entity <min_sat>.
Parsing architecture <rtl> of entity <min_sat>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_utils.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing package <memxlib_utils>.
Parsing package body <memxlib_utils>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing entity <dp_ram>.
Parsing architecture <rtl> of entity <dp_ram>.
Parsing entity <sp_ram>.
Parsing architecture <rtl> of entity <sp_ram>.
Parsing entity <synch_fifo>.
Parsing architecture <rtl> of entity <synch_fifo>.
Parsing entity <ObjFifo_cons_ctl>.
Parsing architecture <structure> of entity <objfifo_cons_ctl>.
Parsing entity <ObjFifo_prod_ctl>.
Parsing architecture <structure> of entity <objfifo_prod_ctl>.
Parsing entity <ObjFifo>.
Parsing architecture <structure> of entity <objfifo>.
Parsing entity <dp_ram_async>.
Parsing architecture <rtl> of entity <dp_ram_async>.
Parsing entity <ObjFifoAsync>.
Parsing architecture <structure> of entity <objfifoasync>.
Parsing entity <FIFO2ObjFifo>.
Parsing architecture <RTL> of entity <fifo2objfifo>.
Parsing architecture <RTL_fast> of entity <fifo2objfifo>.
Parsing entity <ObjFifo2FIFO>.
Parsing architecture <RTL> of entity <objfifo2fifo>.
Parsing architecture <RTL_fast> of entity <objfifo2fifo>.
Parsing entity <async_fifo>.
Parsing architecture <rtl> of entity <async_fifo>.
Parsing entity <synch_fifo_fallthru>.
Parsing architecture <rtl> of entity <synch_fifo_fallthru>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/axis_input_buffer.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing entity <axis_input_buffer>.
Parsing architecture <rtl> of entity <axis_input_buffer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/axis_output_buffer.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing entity <axis_output_buffer>.
Parsing architecture <rtl> of entity <axis_output_buffer>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/debug.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing entity <debug>.
Parsing architecture <rtl> of entity <debug>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_pkg.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing package <rgb2ycrcb_pkg>.
Parsing package body <rgb2ycrcb_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_axi4s_control_pkg.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing package <rgb2ycrcb_axi4s_control_pkg>.
Parsing package body <rgb2ycrcb_axi4s_control_pkg>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_core.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing entity <rgb2ycrcb_core>.
Parsing architecture <synth> of entity <rgb2ycrcb_core>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_top.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing entity <rgb2ycrcb_top>.
Parsing architecture <synth> of entity <rgb2ycrcb_top>.
Parsing VHDL file "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" into library v_rgb2ycrcb_v6_00_a
Parsing entity <v_rgb2ycrcb>.
Parsing architecture <synth> of entity <v_rgb2ycrcb>.
Parsing VHDL file "/home/zjshaver/cpre488/MP-2/system/hdl/system_v_rgb2ycrcb_0_wrapper.vhd" into library work
Parsing entity <system_v_rgb2ycrcb_0_wrapper>.
Parsing architecture <STRUCTURE> of entity <system_v_rgb2ycrcb_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_v_rgb2ycrcb_0_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <v_rgb2ycrcb> (architecture <synth>) with generics from library <v_rgb2ycrcb_v6_00_a>.
WARNING:HDLCompiler:871 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" Line 301: Using initial value ("00000000000000000000000000000000","00000000000000000000000000000000") for time_status_regs since it is never assigned
WARNING:HDLCompiler:871 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" Line 304: Using initial value ("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000") for core_status_regs since it is never assigned

Elaborating entity <video_ctrl> (architecture <RTL>) with generics from library <v_tc_v5_00_a>.

Elaborating entity <axi_lite_ipif> (architecture <imp>) with generics from library <v_tc_v5_00_a>.

Elaborating entity <slave_attachment> (architecture <imp>) with generics from library <v_tc_v5_00_a>.
WARNING:HDLCompiler:746 - "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/slave_attachment.vhd" Line 301: Range is empty (null range)

Elaborating entity <address_decoder> (architecture <IMP>) with generics from library <v_tc_v5_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <v_tc_v5_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <v_tc_v5_00_a>.
INFO:HDLCompiler:679 - "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/slave_attachment.vhd" Line 458. Case statement is complete. others clause is never selected

Elaborating entity <video_clock_cross> (architecture <RTL>) with generics from library <v_tc_v5_00_a>.

Elaborating entity <video_clock_cross> (architecture <RTL>) with generics from library <v_tc_v5_00_a>.
WARNING:HDLCompiler:746 - "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_ctrl.vhd" Line 1100: Range is empty (null range)

Elaborating entity <rgb2ycrcb_top> (architecture <synth>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <axis_input_buffer> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <synch_fifo> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.
WARNING:HDLCompiler:1127 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 667: Assignment to depth_vector ignored, since the identifier is never used

Elaborating entity <dp_ram> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.
WARNING:HDLCompiler:321 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 232: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 247: Assignment to addra_int ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 263: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 278: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 312: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_top.vhd" Line 234: Assignment to vid_eol_in_r ignored, since the identifier is never used

Elaborating entity <axi4s_control> (architecture <synth>) with generics from library <v_tc_v5_00_a>.

Elaborating entity <rgb2ycrcb_core> (architecture <synth>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <radd_sub_sclr> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <radd_sub_sclr_no> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <delay_sclr> (architecture <RTL>) with generics from library <v_rgb2ycrcb_v6_00_a>.
WARNING:HDLCompiler:746 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd" Line 168: Range is empty (null range)
WARNING:HDLCompiler:634 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd" Line 272: Net <a_ext> does not have a driver.
WARNING:HDLCompiler:634 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd" Line 273: Net <b_ext> does not have a driver.

Elaborating entity <mult> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <delay_sclr> (architecture <RTL>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <mac> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <get_round_addend> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <delay> (architecture <RTL>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <radd_sub_sclr> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <radd_sub_sclr_no> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <delay_sclr> (architecture <RTL>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <delay> (architecture <RTL>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <radd_sub_sclr> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <radd_sub_sclr_no> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <delay_sclr> (architecture <RTL>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <mac> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <get_round_addend> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <round> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <get_round_addend> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <radd_sub_sclr> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <radd_sub_sclr_no> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <delay> (architecture <RTL>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <max_sat> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <min_sat> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <debug> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <axis_output_buffer> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.

Elaborating entity <synch_fifo_fallthru> (architecture <rtl>) with generics from library <v_rgb2ycrcb_v6_00_a>.
WARNING:HDLCompiler:1127 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 2819: Assignment to zero_vector ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 2820: Assignment to one_vector ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 2824: Assignment to depth_vector ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 2825: Assignment to depth_vector_minus_one ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" Line 2826: Assignment to depth_vector_minus_two ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" Line 298: Net <genr_status_regs[0][31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_v_rgb2ycrcb_0_wrapper>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/system_v_rgb2ycrcb_0_wrapper.vhd".
    Summary:
	no macro.
Unit <system_v_rgb2ycrcb_0_wrapper> synthesized.

Synthesizing Unit <v_rgb2ycrcb>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_S_AXIS_VIDEO_DATA_WIDTH = 8
        C_S_AXIS_VIDEO_FORMAT = 2
        C_S_AXIS_VIDEO_TDATA_WIDTH = 24
        C_M_AXIS_VIDEO_DATA_WIDTH = 8
        C_M_AXIS_VIDEO_FORMAT = 1
        C_M_AXIS_VIDEO_TDATA_WIDTH = 24
        C_HAS_AXI4_LITE = 1
        C_HAS_DEBUG = 1
        C_HAS_INTC_IF = 0
        C_MAX_COLS = 1920
        C_ACTIVE_COLS = 1920
        C_ACTIVE_ROWS = 1080
        C_HAS_CLIP = 1
        C_HAS_CLAMP = 1
        C_ACOEF = 16829
        C_BCOEF = 6415
        C_CCOEF = 46727
        C_DCOEF = 37827
        C_YOFFSET = 16
        C_CBOFFSET = 128
        C_CROFFSET = 128
        C_YMAX = 255
        C_YMIN = 0
        C_CBMAX = 255
        C_CBMIN = 0
        C_CRMAX = 255
        C_CRMIN = 0
        C_S_AXI_ADDR_WIDTH = 9
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_CLK_FREQ_HZ = 50000000
        C_FAMILY = "zynq"
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <ipif_addr_out> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <ipif_data_out> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <genr_control_regs<1>> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <genr_control_regs<2>> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <genr_control_regs<3>> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <genr_control_regs<4>> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <genr_control_regs<5>> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <genr_control_regs<6>> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <genr_control_regs<7>> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <time_control_regs<1>> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/v_rgb2ycrcb.vhd" line 352: Output port <ipif_rnw_out> of the instance <U_VIDEO_CTRL> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'genr_status_regs<0>', unconnected in block 'v_rgb2ycrcb', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'genr_status_regs<1><31:17>', unconnected in block 'v_rgb2ycrcb', is tied to its initial value (000000000000000).
WARNING:Xst:2935 - Signal 'genr_status_regs<2><31:4>', unconnected in block 'v_rgb2ycrcb', is tied to its initial value (0000000000000000000000000000).
WARNING:Xst:2935 - Signal 'genr_status_regs<3>', unconnected in block 'v_rgb2ycrcb', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'genr_status_regs<4>', unconnected in block 'v_rgb2ycrcb', is tied to its initial value (00000000000000000000000000000000).
    Summary:
	no macro.
Unit <v_rgb2ycrcb> synthesized.

Synthesizing Unit <video_ctrl>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_ctrl.vhd".
        C_FAMILY = "zynq"
        C_HAS_AXI4_LITE = 1
        C_HAS_IRQ = 1
        C_SRESET_LENGTH = 1
        C_S_AXI_ADDR_WIDTH = 9
        C_S_AXI_DATA_WIDTH = 32
        C_IS_EVAL = false
        C_GENR_NUM_REGS = 8
        C_TIME_NUM_REGS = 2
        C_CORE_NUM_REGS = 13
        C_GENR_AXI_WRITE = ("11000000000000000000000000111111","00000000000000010000000000001111","00000000000000000000000000001111","00000000000000010000000000001111","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        C_TIME_AXI_WRITE = ("11111111111111111111111111111111","00000000000000000000000000000111")
        C_CORE_AXI_WRITE = ("00000000000000001111111111111111","00000000000000001111111111111111","00000000000000001111111111111111","00000000000000001111111111111111","00000000000000001111111111111111","00000000000000001111111111111111","00000000000000011111111111111111","00000000000000011111111111111111","00000000000000011111111111111111","00000000000000111111111111111111","00000000000000111111111111111111","00000000000000111111111111111111","00000000000000111111111111111111")
        C_GENR_SELFCLR = ("00000000000000000000000000000000","11111111111111111111111111111111","11111111111111111111111111111111","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        C_GENR_DEFAULT = ("00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        C_TIME_DEFAULT = ("00000100001110000000011110000000","00000000000000000000000000000000")
        C_CORE_DEFAULT = ("00000000000000000000000011111111","00000000000000000000000000000000","00000000000000000000000011111111","00000000000000000000000000000000","00000000000000000000000011111111","00000000000000000000000000000000","00000000000000000000000000010000","00000000000000000000000010000000","00000000000000000000000010000000","00000000000000000100000110111101","00000000000000000001100100001111","00000000000000001011011010000111","00000000000000001001001111000011")
        C_GENR_DBUFFER = ("00000000000000000000000000001100","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        C_TIME_DBUFFER = ("11111111111111111111111111111111","00000000000000000000000000000111")
        C_CORE_DBUFFER = ("00000000000000001111111111111111","00000000000000001111111111111111","00000000000000001111111111111111","00000000000000001111111111111111","00000000000000001111111111111111","00000000000000001111111111111111","00000000000000011111111111111111","00000000000000011111111111111111","00000000000000011111111111111111","00000000000000011111111111111111","00000000000000011111111111111111","00000000000000011111111111111111","00000000000000011111111111111111")
        C_TIMEOUT_HOURS = 8
        C_TIMEOUT_MINS = 0
        C_VERSION_MAJOR = 6
        C_VERSION_MINOR = 0
        C_VERSION_REVISION = 0
        C_COREGEN_PATCH = 0
        C_REVISION_NUMBER = 1
    Set property "shreg_extract = no".
WARNING:Xst:647 - Input <genr_status_regs<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <time_status_regs<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <time_status_regs<1><2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<0><15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<1><15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<2><15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<3><15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<4><15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<5><15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<6><16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<7><16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<8><16:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<9><17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<10><17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<11><17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_status_regs<12><17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_ctrl.vhd" line 653: Output port <Bus2IP_BE> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_ctrl.vhd" line 653: Output port <Bus2IP_RdCE> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_ctrl.vhd" line 653: Output port <Bus2IP_WrCE> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_ctrl.vhd" line 653: Output port <Bus2IP_Clk> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_ctrl.vhd" line 653: Output port <Bus2IP_Resetn> of the instance <AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <read_ack_d1>.
    Found 1-bit register for signal <write_ack_d1>.
    Found 1-bit register for signal <ipif_RdAck>.
    Found 1-bit register for signal <ipif_WrAck>.
    Found 1-bit register for signal <ipif_Error>.
    Found 32-bit register for signal <genr_control_regs_int<0>>.
    Found 32-bit register for signal <genr_control_regs_int<1>>.
    Found 32-bit register for signal <genr_control_regs_int<2>>.
    Found 32-bit register for signal <genr_control_regs_int<3>>.
    Found 32-bit register for signal <genr_control_regs_int<4>>.
    Found 32-bit register for signal <genr_control_regs_int<5>>.
    Found 32-bit register for signal <genr_control_regs_int<6>>.
    Found 32-bit register for signal <genr_control_regs_int<7>>.
    Found 32-bit register for signal <time_control_regs_int<0>>.
    Found 32-bit register for signal <time_control_regs_int<1>>.
    Found 32-bit register for signal <core_control_regs_int<0>>.
    Found 32-bit register for signal <core_control_regs_int<1>>.
    Found 32-bit register for signal <core_control_regs_int<2>>.
    Found 32-bit register for signal <core_control_regs_int<3>>.
    Found 32-bit register for signal <core_control_regs_int<4>>.
    Found 32-bit register for signal <core_control_regs_int<5>>.
    Found 32-bit register for signal <core_control_regs_int<6>>.
    Found 32-bit register for signal <core_control_regs_int<7>>.
    Found 32-bit register for signal <core_control_regs_int<8>>.
    Found 32-bit register for signal <core_control_regs_int<9>>.
    Found 32-bit register for signal <core_control_regs_int<10>>.
    Found 32-bit register for signal <core_control_regs_int<11>>.
    Found 32-bit register for signal <core_control_regs_int<12>>.
    Found 32-bit register for signal <ipif_RdData>.
    Found 32-bit register for signal <genr_control_regs2_int<0>>.
    Found 32-bit register for signal <time_control_regs2_int<0>>.
    Found 32-bit register for signal <time_control_regs2_int<1>>.
    Found 32-bit register for signal <core_control_regs2_int<0>>.
    Found 32-bit register for signal <core_control_regs2_int<1>>.
    Found 32-bit register for signal <core_control_regs2_int<2>>.
    Found 32-bit register for signal <core_control_regs2_int<3>>.
    Found 32-bit register for signal <core_control_regs2_int<4>>.
    Found 32-bit register for signal <core_control_regs2_int<5>>.
    Found 32-bit register for signal <core_control_regs2_int<6>>.
    Found 32-bit register for signal <core_control_regs2_int<7>>.
    Found 32-bit register for signal <core_control_regs2_int<8>>.
    Found 32-bit register for signal <core_control_regs2_int<9>>.
    Found 32-bit register for signal <core_control_regs2_int<10>>.
    Found 32-bit register for signal <core_control_regs2_int<11>>.
    Found 32-bit register for signal <core_control_regs2_int<12>>.
    Found 1-bit register for signal <soft_resetn>.
    Found 1-bit register for signal <soft_resetn_d>.
    Found 1-bit register for signal <irq>.
    Found 32-bit register for signal <intr_stat>.
    Found 32-bit register for signal <intr_stat_set_d>.
    Found 32-bit register for signal <intr_stat_clr_d>.
    Found 32-bit register for signal <intr_err>.
    Found 32-bit register for signal <intr_err_set_d>.
    Found 32-bit register for signal <intr_err_clr_d>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit 15-to-1 multiplexer for signal <_n2356> created at line 957.
    Summary:
	inferred 1482 D-type flip-flop(s).
	inferred 1403 Multiplexer(s).
Unit <video_ctrl> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/axi_lite_ipif.vhd".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 128
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000100000000","0000000000000000000000000000000000000000000000000000000100110011","0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000001000111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_FAMILY = "zynq"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000100000000","0000000000000000000000000000000000000000000000000000000100110011","0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000001000111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_IPIF_ABUS_WIDTH = 9
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 128
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/slave_attachment.vhd" line 382: Output port <CS_for_gaps> of the instance <I_DECODER> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <state>.
    Found 2-bit register for signal <s_axi_rresp_i>.
    Found 32-bit register for signal <s_axi_rdata_i>.
    Found 1-bit register for signal <s_axi_rvalid_i>.
    Found 2-bit register for signal <s_axi_bresp_i>.
    Found 1-bit register for signal <s_axi_bvalid_i>.
    Found 8-bit register for signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
    Found 1-bit register for signal <rst>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sm_idle                                        |
    | Power Up State     | sm_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <INCLUDE_DPHASE_TIMER.dpto_cnt[7]_GND_18_o_add_31_OUT> created at line 548.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/address_decoder.vhd".
        C_BUS_AWIDTH = 9
        C_S_AXI_MIN_SIZE = "00000000000000000000000111111111"
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000100000000","0000000000000000000000000000000000000000000000000000000100110011","0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000001000111")
        C_ARD_NUM_CE_ARRAY = (1,1)
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <cs_out_i<1>>.
    Found 1-bit register for signal <Bus_RNW_reg>.
    Found 1-bit register for signal <ce_out_i<0>>.
    Found 1-bit register for signal <ce_out_i<1>>.
    Found 1-bit register for signal <cs_out_i<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 3
        C_AW = 9
        C_BAR = "100000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<3:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 2
        C_AW = 9
        C_BAR = "000000000"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<2:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <video_clock_cross_1>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_clock_cross.vhd".
        C_NUM_SYNC_REGS = 2
        C_DATA_WIDTH = 44
    Set property "shreg_extract = no".
    Found 44-bit register for signal <data_sync<0>>.
    Found 44-bit register for signal <data_sync<1>>.
    Summary:
	inferred  88 D-type flip-flop(s).
Unit <video_clock_cross_1> synthesized.

Synthesizing Unit <video_clock_cross_2>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/video_clock_cross.vhd".
        C_NUM_SYNC_REGS = 2
        C_DATA_WIDTH = 34
    Set property "shreg_extract = no".
    Found 34-bit register for signal <data_sync<0>>.
    Found 34-bit register for signal <data_sync<1>>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <video_clock_cross_2> synthesized.

Synthesizing Unit <rgb2ycrcb_top>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_top.vhd".
        C_HAS_AXI4_LITE = 1
        C_HAS_DEBUG = 1
        C_S_AXIS_VIDEO_DATA_WIDTH = 8
        C_S_AXIS_VIDEO_FORMAT = 2
        C_S_AXIS_VIDEO_TDATA_WIDTH = 24
        C_M_AXIS_VIDEO_DATA_WIDTH = 8
        C_M_AXIS_VIDEO_FORMAT = 1
        C_M_AXIS_VIDEO_TDATA_WIDTH = 24
        C_ACTIVE_COLS = 1920
        C_ACTIVE_ROWS = 1080
        C_HAS_CLIP = 1
        C_HAS_CLAMP = 1
        C_ACOEF = 16829
        C_BCOEF = 6415
        C_CCOEF = 46727
        C_DCOEF = 37827
        C_YOFFSET = 16
        C_CBOFFSET = 128
        C_CROFFSET = 128
        C_YMAX = 255
        C_YMIN = 0
        C_CBMAX = 255
        C_CBMIN = 0
        C_CRMAX = 255
        C_CRMIN = 0
        C_FAMILY = "zynq"
WARNING:Xst:647 - Input <control<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <control<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_top.vhd" line 245: Output port <active_video> of the instance <axi_control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_top.vhd" line 245: Output port <active_delay> of the instance <axi_control> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'status<15:4>', unconnected in block 'rgb2ycrcb_top', is tied to its initial value (000000000000).
    Found 24-bit register for signal <vid_data_in_r>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <rgb2ycrcb_top> synthesized.

Synthesizing Unit <axis_input_buffer>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/axis_input_buffer.vhd".
        C_AXIS_BUFFER_DEPTH = 16
        C_AXIS_DATA_WIDTH = 24
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/axis_input_buffer.vhd" line 120: Output port <count> of the instance <U_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/axis_input_buffer.vhd" line 120: Output port <full> of the instance <U_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s_axis_tready_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <axis_input_buffer> synthesized.

Synthesizing Unit <synch_fifo>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        fallthru = 0
        dwidth = 26
        depth = 16
        aempty_count = 1
        afull_count = 2
        mem_type = "distributed"
    Set property "syn_ramstyle = select_ram" for signal <mem>.
    Set property "ram_style = distributed" for signal <mem>.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" line 791: Output port <qa> of the instance <mem1> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <write_ptr>.
    Found 5-bit register for signal <word_count>.
    Found 1-bit register for signal <depth_match>.
    Found 1-bit register for signal <empty_match>.
    Found 4-bit register for signal <read_ptr>.
    Found 4-bit adder for signal <write_ptr[3]_GND_510_o_add_12_OUT> created at line 699.
    Found 5-bit adder for signal <word_count[4]_GND_510_o_add_16_OUT> created at line 712.
    Found 4-bit adder for signal <read_ptr[3]_GND_510_o_add_28_OUT> created at line 779.
    Found 5-bit subtractor for signal <GND_510_o_GND_510_o_sub_18_OUT<4:0>> created at line 714.
    Found 5-bit comparator lessequal for signal <n0048> created at line 761
    Found 5-bit comparator lessequal for signal <n0050> created at line 767
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <synch_fifo> synthesized.

Synthesizing Unit <dp_ram>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        dwidth = 26
        mem_size = 16
        mem_type = "distributed"
        write_mode_a = "WRITE_FIRST"
        write_mode_b = "WRITE_FIRST"
        mem_init = ("00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000","00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000")
    Set property "syn_ramstyle = select_ram" for signal <mem>.
    Set property "ram_style = distributed" for signal <mem>.
    Found 16x26-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 26-bit register for signal <t_qa>.
    Found 26-bit register for signal <t_qb>.
    Summary:
	inferred   1 RAM(s).
	inferred  52 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dp_ram> synthesized.

Synthesizing Unit <axi4s_control>.
    Related source file is "/home/zjshaver/cpre488/MP-2/system/hdl/xlpp/v_tc_v5_00_a/hdl/vhdl/axi4s_control.vhd".
        C_DEBUG = 1
        LINE_FLUSH_CLKS = 12
        DATA_VALID_CLKS = 12
        FRAME_FLUSH_LINES = 0
        DATA_VALID_LINES = 0
    Found 13-bit register for signal <active_cols_2>.
    Found 13-bit register for signal <total_cols>.
    Found 13-bit register for signal <total_rows>.
    Found 13-bit register for signal <col_cnt>.
    Found 13-bit register for signal <row_cnt>.
    Found 1-bit register for signal <fifo_rd_i>.
    Found 1-bit register for signal <core_en_i>.
    Found 1-bit register for signal <fifo_wr_i>.
    Found 1-bit register for signal <active_video_i>.
    Found 1-bit register for signal <active_delay_i>.
    Found 1-bit register for signal <sof_expected>.
    Found 1-bit register for signal <eol_expected>.
    Found 1-bit register for signal <eol_expected_d>.
    Found 1-bit register for signal <sof_i>.
    Found 1-bit register for signal <eol_i>.
    Found 1-bit register for signal <out_fifo_eol>.
    Found 1-bit register for signal <out_fifo_sof>.
    Found 1-bit register for signal <control_proc.sof_early_i>.
    Found 1-bit register for signal <control_proc.sof_late_i>.
    Found 1-bit register for signal <control_proc.eol_early_i>.
    Found 1-bit register for signal <control_proc.eol_late_i>.
    Found 1-bit register for signal <in_fifo_reset>.
    Found 1-bit register for signal <fifo_rd_d>.
    Found 1-bit register for signal <eof_i>.
    Found 1-bit register for signal <pixel_cnt_tc>.
    Found 1-bit register for signal <line_cnt_tc>.
    Found 13-bit register for signal <active_cols_1>.
    Found 13-bit adder for signal <active_cols[12]_GND_513_o_add_0_OUT> created at line 165.
    Found 13-bit adder for signal <active_cols[12]_GND_513_o_add_1_OUT> created at line 166.
    Found 13-bit adder for signal <active_cols[12]_GND_513_o_add_2_OUT> created at line 167.
    Found 13-bit adder for signal <col_cnt[12]_GND_513_o_add_32_OUT> created at line 281.
    Found 13-bit adder for signal <row_cnt[12]_GND_513_o_add_35_OUT> created at line 284.
    Found 13-bit comparator equal for signal <col_cnt[12]_total_cols[12]_equal_7_o> created at line 219
    Found 13-bit comparator equal for signal <col_cnt[12]_active_cols[12]_equal_12_o> created at line 227
    Found 13-bit comparator greater for signal <col_cnt[12]_GND_513_o_LessThan_13_o> created at line 258
    Found 13-bit comparator greater for signal <n0053> created at line 259
    Found 13-bit comparator lessequal for signal <n0059> created at line 260
    Found 13-bit comparator greater for signal <active_rows[12]_row_cnt[12]_LessThan_17_o> created at line 261
    Found 13-bit comparator greater for signal <GND_513_o_col_cnt[12]_LessThan_18_o> created at line 264
    Found 13-bit comparator greater for signal <GND_513_o_col_cnt[12]_LessThan_19_o> created at line 265
    Found 13-bit comparator greater for signal <GND_513_o_row_cnt[12]_LessThan_20_o> created at line 265
    Found 13-bit comparator lessequal for signal <n0077> created at line 270
    Found 13-bit comparator lessequal for signal <n0081> created at line 271
    Found 13-bit comparator equal for signal <row_cnt[12]_total_rows[12]_equal_31_o> created at line 274
    Found 13-bit comparator greater for signal <n0089> created at line 282
    Found 13-bit comparator greater for signal <row_cnt[12]_total_rows[12]_LessThan_35_o> created at line 284
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred  14 Comparator(s).
	inferred  41 Multiplexer(s).
Unit <axi4s_control> synthesized.

Synthesizing Unit <rgb2ycrcb_core>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_core.vhd".
        FAMILY_HAS_MAC = 1
        C_FABRIC_ADDS = 1
        C_IWIDTH = 8
        C_CWIDTH = 17
        C_MWIDTH = 17
        C_OWIDTH = 8
        C_HAS_CLIP = 1
        C_HAS_CLAMP = 1
WARNING:Xst:647 - Input <ymax<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ymin<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cbmax<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cbmin<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <crmax<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <crmin<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <yoffset<16:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cboffset<16:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <croffset<16:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_core.vhd" line 349: Output port <q1> of the instance <del_G> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_core.vhd" line 385: Output port <q1> of the instance <del_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_core.vhd" line 398: Output port <q1> of the instance <del_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/rgb2ycrcb_core.vhd" line 591: Output port <q1> of the instance <del_Y> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rgb2ycrcb_core> synthesized.

Synthesizing Unit <radd_sub_sclr_1>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 8
        delay = 1
        fabric = 1
        add = false
        a_signed = false
        b_signed = false
    Summary:
	no macro.
Unit <radd_sub_sclr_1> synthesized.

Synthesizing Unit <radd_sub_sclr_no_1>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 8
        delay = 1
        add = false
        a_signed = false
        b_signed = false
    Set property "register_balancing = yes".
    Set property "use_dsp48 = no".
    Set property "KEEP = TRUE" for signal <out_s>.
WARNING:Xst:2935 - Signal 'a_ext', unconnected in block 'radd_sub_sclr_no_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'b_ext', unconnected in block 'radd_sub_sclr_no_1', is tied to its initial value (0).
    Found 9-bit subtractor for signal <b_ext_a_ext_sub_1_OUT<8:0>> created at line 284.
    Found 9-bit subtractor for signal <c> created at line 271.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <radd_sub_sclr_no_1> synthesized.

Synthesizing Unit <delay_sclr_1>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 9
        delay = 1
    Found 9-bit register for signal <needs_delay.clk_process.shift_register<1>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <delay_sclr_1> synthesized.

Synthesizing Unit <mult>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        IWIDTHA = 9
        IWIDTHB = 17
        delay = 2
    Set property "register_balancing = yes".
    Set property "mult_style = pipe_block".
    Found 9x17-bit multiplier for signal <c> created at line 513.
    Summary:
	inferred   1 Multiplier(s).
Unit <mult> synthesized.

Synthesizing Unit <delay_sclr_2>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 26
        delay = 2
    Found 26-bit register for signal <needs_delay.clk_process.shift_register<1>>.
    Found 26-bit register for signal <needs_delay.clk_process.shift_register<2>>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <delay_sclr_2> synthesized.

Synthesizing Unit <mac_1>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        IWIDTHA = 9
        IWIDTHB = 17
        OWIDTH = 26
        ROUND_MODE = 0
        HAS_C = 1
        CREG = 0
    Set property "KEEP_HIERARCHY = YES".
    Set property "register_balancing = yes".
    Set property "mult_style = pipe_block".
    Set property "use_dsp48 = yes".
    Found 17-bit register for signal <br>.
    Found 26-bit register for signal <pr>.
    Found 1-bit register for signal <r_cy_in>.
    Found 26-bit register for signal <mac>.
    Found 9-bit register for signal <ar>.
    Found 26-bit adder for signal <n0052> created at line 604.
    Found 26-bit adder for signal <pr[25]_GND_523_o_add_2_OUT> created at line 604.
    Found 9x17-bit multiplier for signal <ar[8]_br[16]_MuLt_3_OUT> created at line 605.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
Unit <mac_1> synthesized.

Synthesizing Unit <get_round_addend_1>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        IWIDTH = 26
        OWIDTH = 26
        has_offset = 1
        mode = 0
WARNING:Xst:647 - Input <msb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <get_round_addend_1> synthesized.

Synthesizing Unit <delay_1>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 8
        delay = 4
        vector = 1
WARNING:Xst:647 - Input <d1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <q1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<3>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<2>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<1>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<4>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delay_1> synthesized.

Synthesizing Unit <radd_sub_sclr_2>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 9
        delay = 1
        fabric = 1
        add = true
        a_signed = true
        b_signed = true
    Summary:
	no macro.
Unit <radd_sub_sclr_2> synthesized.

Synthesizing Unit <radd_sub_sclr_no_2>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 9
        delay = 1
        add = true
        a_signed = true
        b_signed = true
    Set property "register_balancing = yes".
    Set property "use_dsp48 = no".
    Set property "KEEP = TRUE" for signal <out_s>.
    Found 10-bit adder for signal <c> created at line 271.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <radd_sub_sclr_no_2> synthesized.

Synthesizing Unit <delay_sclr_3>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 10
        delay = 1
    Found 10-bit register for signal <needs_delay.clk_process.shift_register<1>>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <delay_sclr_3> synthesized.

Synthesizing Unit <delay_2>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 8
        delay = 5
        vector = 1
WARNING:Xst:647 - Input <d1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <q1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<4>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<3>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<2>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<1>>.
    Found 8-bit register for signal <needs_delay.clk_process.shift_register<5>>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <delay_2> synthesized.

Synthesizing Unit <radd_sub_sclr_3>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 10
        delay = 1
        fabric = 1
        add = false
        a_signed = true
        b_signed = true
    Summary:
	no macro.
Unit <radd_sub_sclr_3> synthesized.

Synthesizing Unit <radd_sub_sclr_no_3>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 10
        delay = 1
        add = false
        a_signed = true
        b_signed = true
    Set property "register_balancing = yes".
    Set property "use_dsp48 = no".
    Set property "KEEP = TRUE" for signal <out_s>.
    Found 11-bit subtractor for signal <b_ext_a_ext_sub_1_OUT<10:0>> created at line 284.
    Found 11-bit subtractor for signal <c> created at line 271.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <radd_sub_sclr_no_3> synthesized.

Synthesizing Unit <delay_sclr_4>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 11
        delay = 1
    Found 11-bit register for signal <needs_delay.clk_process.shift_register<1>>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <delay_sclr_4> synthesized.

Synthesizing Unit <mac_2>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        IWIDTHA = 11
        IWIDTHB = 17
        OWIDTH = 12
        ROUND_MODE = 0
        HAS_C = 1
        CREG = 0
    Set property "KEEP_HIERARCHY = YES".
    Set property "register_balancing = yes".
    Set property "mult_style = pipe_block".
    Set property "use_dsp48 = yes".
    Found 17-bit register for signal <br>.
    Found 28-bit register for signal <pr>.
    Found 1-bit register for signal <r_cy_in>.
    Found 28-bit register for signal <mac>.
    Found 11-bit register for signal <ar>.
    Found 28-bit adder for signal <n0052> created at line 604.
    Found 28-bit adder for signal <pr[27]_GND_539_o_add_2_OUT> created at line 604.
    Found 11x17-bit multiplier for signal <ar[10]_br[16]_MuLt_3_OUT> created at line 605.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  85 D-type flip-flop(s).
Unit <mac_2> synthesized.

Synthesizing Unit <get_round_addend_2>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        IWIDTH = 28
        OWIDTH = 12
        has_offset = 1
        mode = 0
WARNING:Xst:647 - Input <msb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <get_round_addend_2> synthesized.

Synthesizing Unit <round>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        iwidth = 10
        owidth = 10
        has_offset = 1
        mode = 0
        delay = 1
    Summary:
	no macro.
Unit <round> synthesized.

Synthesizing Unit <get_round_addend_3>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        IWIDTH = 10
        OWIDTH = 10
        has_offset = 1
        mode = 0
WARNING:Xst:647 - Input <msb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <get_round_addend_3> synthesized.

Synthesizing Unit <radd_sub_sclr_4>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 10
        delay = 1
        fabric = 1
        add = true
        a_signed = true
        b_signed = true
    Summary:
	no macro.
Unit <radd_sub_sclr_4> synthesized.

Synthesizing Unit <radd_sub_sclr_no_4>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 10
        delay = 1
        add = true
        a_signed = true
        b_signed = true
    Set property "register_balancing = yes".
    Set property "use_dsp48 = no".
    Set property "KEEP = TRUE" for signal <out_s>.
    Found 11-bit adder for signal <n0017> created at line 283.
    Found 11-bit adder for signal <c> created at line 283.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <radd_sub_sclr_no_4> synthesized.

Synthesizing Unit <delay_3>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 10
        delay = 3
        vector = 1
WARNING:Xst:647 - Input <d1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <q1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <needs_delay.clk_process.shift_register<2>>.
    Found 10-bit register for signal <needs_delay.clk_process.shift_register<1>>.
    Found 10-bit register for signal <needs_delay.clk_process.shift_register<3>>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <delay_3> synthesized.

Synthesizing Unit <max_sat>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 10
        delay = 1
    Set property "register_balancing = yes".
    Found 10-bit comparator greater for signal <a[9]_max[9]_LessThan_1_o> created at line 648
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <max_sat> synthesized.

Synthesizing Unit <min_sat>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/GenXlib_arch.vhd".
        width = 10
        delay = 1
    Set property "register_balancing = yes".
    Found 10-bit comparator greater for signal <min[9]_a[9]_LessThan_1_o> created at line 683
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <min_sat> synthesized.

Synthesizing Unit <debug>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/debug.vhd".
        DATA_WIDTH = 8
        C_M_AXIS_VIDEO_TDATA_WIDTH = 24
        C_M_AXIS_VIDEO_FORMAT = 1
    Found 2-bit register for signal <next_state>.
    Found 16-bit register for signal <count_cols>.
    Found 16-bit register for signal <count_rows>.
    Found 24-bit register for signal <vid_data_out>.
    Found 1-bit register for signal <vid_valid>.
    Found 1-bit register for signal <vid_eol_out>.
    Found 1-bit register for signal <vid_sof_out>.
    Found 1-bit register for signal <vid_valid_d>.
    Found 1-bit register for signal <int_eol>.
    Found 1-bit register for signal <int_eof>.
    Found 1-bit register for signal <int_sof>.
    Found 24-bit register for signal <color_pattern>.
    Found 32-bit register for signal <sysdebug0_i>.
    Found 32-bit register for signal <sysdebug1_i>.
    Found 32-bit register for signal <sysdebug2_i>.
    Found 2-bit register for signal <current_state>.
    Found 16-bit adder for signal <count_rows[15]_GND_550_o_add_13_OUT> created at line 240.
    Found 16-bit adder for signal <count_cols[15]_GND_550_o_add_15_OUT> created at line 243.
    Found 12-bit adder for signal <GND_550_o_count_rows[11]_add_51_OUT> created at line 331.
    Found 32-bit adder for signal <sysdebug0_i[31]_GND_550_o_add_76_OUT> created at line 373.
    Found 32-bit adder for signal <sysdebug1_i[31]_GND_550_o_add_78_OUT> created at line 376.
    Found 32-bit adder for signal <sysdebug2_i[31]_GND_550_o_add_80_OUT> created at line 378.
    Found 13-bit subtractor for signal <GND_550_o_GND_550_o_sub_10_OUT<12:0>> created at line 232.
    Found 13-bit subtractor for signal <GND_550_o_GND_550_o_sub_12_OUT<12:0>> created at line 236.
    Found 8x24-bit Read Only RAM for signal <n0184[23:0]>
    Found 2-bit 4-to-1 multiplexer for signal <current_state[1]_next_state[1]_wide_mux_25_OUT> created at line 181.
    Found 16-bit comparator equal for signal <count_cols[15]_GND_550_o_equal_11_o> created at line 232
    Found 16-bit comparator equal for signal <count_rows[15]_GND_550_o_equal_13_o> created at line 236
    Found 16-bit comparator greater for signal <count_rows[15]_GND_550_o_LessThan_48_o> created at line 306
    Summary:
	inferred   1 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 187 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <debug> synthesized.

Synthesizing Unit <axis_output_buffer>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/axis_output_buffer.vhd".
        C_AXIS_BUFFER_DEPTH = 16
        C_AXIS_DATA_WIDTH = 24
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/axis_output_buffer.vhd" line 120: Output port <count> of the instance <UOSD_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/axis_output_buffer.vhd" line 120: Output port <full> of the instance <UOSD_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/axis_output_buffer.vhd" line 120: Output port <aempty> of the instance <UOSD_AXIS_SYNC_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axis_output_buffer> synthesized.

Synthesizing Unit <synch_fifo_fallthru>.
    Related source file is "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd".
        input_reg = 0
        dwidth = 26
        depth = 16
        aempty_count = 1
        afull_count = 2
        mem_type = "distributed"
INFO:Xst:3210 - "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_rgb2ycrcb_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" line 2956: Output port <qa> of the instance <mem1> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <write_ptr_int>.
    Found 1-bit register for signal <full_int>.
    Found 1-bit register for signal <empty_int>.
    Found 5-bit register for signal <read_ptr_int>.
    Found 5-bit adder for signal <read_ptr> created at line 2831.
    Found 5-bit adder for signal <write_ptr> created at line 2847.
    Found 5-bit adder for signal <read_ptr_int[4]_GND_552_o_add_32_OUT> created at line 2944.
    Found 5-bit subtractor for signal <GND_552_o_GND_552_o_sub_18_OUT<4:0>> created at line 2904.
    Found 5-bit subtractor for signal <GND_552_o_GND_552_o_sub_20_OUT<4:0>> created at line 2908.
    Found 5-bit subtractor for signal <GND_552_o_GND_552_o_sub_22_OUT<4:0>> created at line 2924.
    Found 5-bit subtractor for signal <GND_552_o_GND_552_o_sub_27_OUT<4:0>> created at line 2928.
    Found 5-bit comparator equal for signal <write_ptr[4]_read_ptr_cmp[4]_equal_14_o> created at line 2872
    Found 5-bit comparator equal for signal <read_ptr[4]_write_ptr_int[4]_equal_15_o> created at line 2887
    Found 5-bit comparator lessequal for signal <n0028> created at line 2904
    Found 5-bit comparator lessequal for signal <n0034> created at line 2908
    Found 5-bit comparator lessequal for signal <n0045> created at line 2924
    Found 5-bit comparator lessequal for signal <n0051> created at line 2928
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <synch_fifo_fallthru> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x26-bit dual-port RAM                               : 2
 8x24-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 4
 17x11-bit multiplier                                  : 2
 17x9-bit multiplier                                   : 2
# Adders/Subtractors                                   : 41
 10-bit adder                                          : 1
 11-bit adder                                          : 2
 11-bit subtractor                                     : 4
 12-bit adder                                          : 1
 13-bit adder                                          : 5
 13-bit subtractor                                     : 2
 16-bit adder                                          : 2
 26-bit adder                                          : 2
 28-bit adder                                          : 4
 32-bit adder                                          : 3
 4-bit adder                                           : 2
 5-bit adder                                           : 3
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 4
 8-bit adder                                           : 1
 9-bit subtractor                                      : 4
# Registers                                            : 175
 1-bit register                                        : 52
 10-bit register                                       : 10
 11-bit register                                       : 5
 13-bit register                                       : 6
 16-bit register                                       : 2
 17-bit register                                       : 3
 2-bit register                                        : 5
 24-bit register                                       : 3
 26-bit register                                       : 8
 28-bit register                                       : 4
 32-bit register                                       : 50
 34-bit register                                       : 2
 4-bit register                                        : 2
 44-bit register                                       : 2
 5-bit register                                        : 3
 8-bit register                                        : 15
 9-bit register                                        : 3
# Comparators                                          : 31
 10-bit comparator greater                             : 6
 13-bit comparator equal                               : 3
 13-bit comparator greater                             : 8
 13-bit comparator lessequal                           : 3
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 1
 5-bit comparator equal                                : 2
 5-bit comparator lessequal                            : 6
# Multiplexers                                         : 1486
 1-bit 2-to-1 multiplexer                              : 1397
 10-bit 2-to-1 multiplexer                             : 6
 13-bit 2-to-1 multiplexer                             : 13
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 4
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 47
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debug>.
The following registers are absorbed into counter <count_cols>: 1 register on signal <count_cols>.
The following registers are absorbed into counter <count_rows>: 1 register on signal <count_rows>.
The following registers are absorbed into counter <sysdebug0_i>: 1 register on signal <sysdebug0_i>.
The following registers are absorbed into counter <sysdebug1_i>: 1 register on signal <sysdebug1_i>.
The following registers are absorbed into counter <sysdebug2_i>: 1 register on signal <sysdebug2_i>.
INFO:Xst:3231 - The small RAM <Mram_n0184[23:0]> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count_cols<8:6>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <debug> synthesized (advanced).

Synthesizing (advanced) Unit <dp_ram>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_mem>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 26-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea_0>         | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <da>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 26-bit                    |          |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dp_ram> synthesized (advanced).

Synthesizing (advanced) Unit <mac_1>.
	Multiplier <Mmult_ar[8]_br[16]_MuLt_3_OUT> in block <mac_1> and adder/subtractor <Madd_pr[25]_GND_523_o_add_2_OUT_Madd> in block <mac_1> are combined into a MAC<Maddsub_ar[8]_br[16]_MuLt_3_OUT>.
	The following registers are also absorbed by the MAC: <pr> in block <mac_1>, <mac> in block <mac_1>.
Unit <mac_1> synthesized (advanced).

Synthesizing (advanced) Unit <mac_2>.
	Multiplier <Mmult_ar[10]_br[16]_MuLt_3_OUT> in block <mac_2> and adder/subtractor <Madd_pr[27]_GND_539_o_add_2_OUT_Madd> in block <mac_2> are combined into a MAC<Maddsub_ar[10]_br[16]_MuLt_3_OUT>.
	The following registers are also absorbed by the MAC: <pr> in block <mac_2>, <mac> in block <mac_2>.
Unit <mac_2> synthesized (advanced).

Synthesizing (advanced) Unit <mult>.
	Found pipelined multiplier on signal <c>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <mult> synthesized (advanced).

Synthesizing (advanced) Unit <radd_sub_sclr_no_1>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal out_s may hinder XST clustering optimizations.
Unit <radd_sub_sclr_no_1> synthesized (advanced).

Synthesizing (advanced) Unit <radd_sub_sclr_no_2>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal out_s may hinder XST clustering optimizations.
Unit <radd_sub_sclr_no_2> synthesized (advanced).

Synthesizing (advanced) Unit <slave_attachment>.
The following registers are absorbed into counter <INCLUDE_DPHASE_TIMER.dpto_cnt>: 1 register on signal <INCLUDE_DPHASE_TIMER.dpto_cnt>.
Unit <slave_attachment> synthesized (advanced).

Synthesizing (advanced) Unit <synch_fifo>.
The following registers are absorbed into counter <read_ptr>: 1 register on signal <read_ptr>.
The following registers are absorbed into counter <write_ptr>: 1 register on signal <write_ptr>.
The following registers are absorbed into counter <word_count>: 1 register on signal <word_count>.
Unit <synch_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <synch_fifo_fallthru>.
The following registers are absorbed into accumulator <write_ptr_int>: 1 register on signal <write_ptr_int>.
The following registers are absorbed into accumulator <read_ptr_int>: 1 register on signal <read_ptr_int>.
Unit <synch_fifo_fallthru> synthesized (advanced).
WARNING:Xst:2677 - Node <core_control_regs_int_1_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_1_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_3> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_4> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_5> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_6> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_7> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_8> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_9> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_10> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_11> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_12> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_13> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_14> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_15> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs_int_1_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_3_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs_int_5_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_0> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_1> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_4> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_5> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_6> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_7> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_8> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_9> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_10> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_11> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_12> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_13> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_14> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_15> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <genr_control_regs2_int_0_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_3_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_3> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_4> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_5> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_6> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_7> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_8> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_9> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_10> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_11> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_12> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_13> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_14> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_15> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <time_control_regs2_int_1_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_1_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_5_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_4_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_0_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_16> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_2_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_8_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_6_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_7_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_11_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_9_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_10_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_17> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_18> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_19> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_20> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_21> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_22> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_23> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_24> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_25> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_26> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_27> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_28> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_29> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_30> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <core_control_regs2_int_12_31> of sequential type is unconnected in block <video_ctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x26-bit dual-port distributed RAM                   : 2
 8x24-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 3
 17x11-to-28-bit MAC                                   : 2
 17x9-to-26-bit MAC                                    : 1
# Multipliers                                          : 1
 17x9-bit registered multiplier                        : 1
# Adders/Subtractors                                   : 22
 10-bit adder                                          : 1
 11-bit adder carry in                                 : 1
 11-bit subtractor borrow in                           : 2
 13-bit adder                                          : 5
 13-bit subtractor                                     : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 4
 8-bit adder                                           : 1
 9-bit subtractor borrow in                            : 2
# Counters                                             : 9
 16-bit up counter                                     : 2
 32-bit up counter                                     : 3
 4-bit up counter                                      : 2
 5-bit updown counter                                  : 1
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 5-bit up accumulator                                  : 2
# Registers                                            : 1984
 Flip-Flops                                            : 1984
# Comparators                                          : 31
 10-bit comparator greater                             : 6
 13-bit comparator equal                               : 3
 13-bit comparator greater                             : 8
 13-bit comparator lessequal                           : 3
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 1
 5-bit comparator equal                                : 2
 5-bit comparator lessequal                            : 6
# Multiplexers                                         : 1482
 1-bit 2-to-1 multiplexer                              : 1395
 10-bit 2-to-1 multiplexer                             : 6
 13-bit 2-to-1 multiplexer                             : 13
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 4
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 47
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 4
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <core_control_regs_int_4_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_6_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_4_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_0_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_2_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_11_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_10_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_9_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_12_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_8_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <core_control_regs_int_7_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_3> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_2> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_1> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_0> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_3> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_2> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_1> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_0> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_3> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_2> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_1> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_4_0> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_6_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_0_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_3_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_3> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_2> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_1> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_0> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_5_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_7_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <intr_stat_set_d_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <intr_stat_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:2677 - Node <intr_stat_clr_d_31> of sequential type is unconnected in block <video_ctrl>.
WARNING:Xst:1293 - FF/Latch <s_axi_bresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_axi_rresp_i_0> has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <intr_stat_set_d_17> in Unit <video_ctrl> is equivalent to the following 41 FFs/Latches, which will be removed : <intr_stat_set_d_18> <intr_stat_set_d_19> <intr_stat_set_d_20> <intr_stat_set_d_21> <intr_stat_set_d_22> <intr_stat_set_d_23> <intr_stat_set_d_24> <intr_stat_set_d_25> <intr_stat_set_d_26> <intr_stat_set_d_27> <intr_stat_set_d_28> <intr_stat_set_d_29> <intr_stat_set_d_30> <intr_err_set_d_4> <intr_err_set_d_5> <intr_err_set_d_6> <intr_err_set_d_7> <intr_err_set_d_8> <intr_err_set_d_9> <intr_err_set_d_10> <intr_err_set_d_11> <intr_err_set_d_12> <intr_err_set_d_13> <intr_err_set_d_14> <intr_err_set_d_15> <intr_err_set_d_16> <intr_err_set_d_17> <intr_err_set_d_18> <intr_err_set_d_19> <intr_err_set_d_20> <intr_err_set_d_21> <intr_err_set_d_22> <intr_err_set_d_23> <intr_err_set_d_24> <intr_err_set_d_25> <intr_err_set_d_26> <intr_err_set_d_27> <intr_err_set_d_28> <intr_err_set_d_29> <intr_err_set_d_30> <intr_err_set_d_31> 
INFO:Xst:2261 - The FF/Latch <cs_out_i_0> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <ce_out_i_0> 
INFO:Xst:2261 - The FF/Latch <cs_out_i_1> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <ce_out_i_1> 
WARNING:Xst:2677 - Node <mem1/t_qa_25> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_24> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_23> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_22> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_21> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_20> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_19> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_18> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_17> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_16> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_15> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_14> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_13> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_12> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_11> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_10> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_9> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_8> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_7> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_6> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_5> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_4> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_3> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_2> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_1> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <mem1/t_qa_0> of sequential type is unconnected in block <synch_fifo>.
WARNING:Xst:2677 - Node <clamp.min_Cr/reg/needs_delay.clk_process.shift_register_1_8> of sequential type is unconnected in block <rgb2ycrcb_core>.
WARNING:Xst:2677 - Node <clamp.min_Cr/reg/needs_delay.clk_process.shift_register_1_9> of sequential type is unconnected in block <rgb2ycrcb_core>.
WARNING:Xst:2677 - Node <clamp.min_Cb/reg/needs_delay.clk_process.shift_register_1_8> of sequential type is unconnected in block <rgb2ycrcb_core>.
WARNING:Xst:2677 - Node <clamp.min_Cb/reg/needs_delay.clk_process.shift_register_1_9> of sequential type is unconnected in block <rgb2ycrcb_core>.
WARNING:Xst:2677 - Node <clamp.min_Y/reg/needs_delay.clk_process.shift_register_1_8> of sequential type is unconnected in block <rgb2ycrcb_core>.
WARNING:Xst:2677 - Node <clamp.min_Y/reg/needs_delay.clk_process.shift_register_1_9> of sequential type is unconnected in block <rgb2ycrcb_core>.
WARNING:Xst:2677 - Node <mem1/t_qa_25> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_24> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_23> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_22> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_21> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_20> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_19> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_18> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_17> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_16> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_15> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_14> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_13> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_12> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_11> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_10> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_9> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_8> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_7> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_6> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_5> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_4> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_3> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_2> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_1> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:2677 - Node <mem1/t_qa_0> of sequential type is unconnected in block <synch_fifo_fallthru>.
WARNING:Xst:1293 - FF/Latch <intr_stat_set_d_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_0> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 sm_idle  | 00
 sm_read  | 01
 sm_write | 10
 sm_resp  | 11
----------------------
WARNING:Xst:1293 - FF/Latch <color_pattern_8> has a constant value of 0 in block <debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <color_pattern_16> has a constant value of 0 in block <debug>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <genr_control_regs_int_2_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_2_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <genr_control_regs_int_1_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_16> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_31> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_5> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_6> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_7> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_8> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_9> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_10> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_11> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_12> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_13> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_14> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_15> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_17> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_18> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_19> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_20> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_21> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_22> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_23> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_24> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_25> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_26> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_27> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_28> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_29> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_stat_clr_d_30> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <intr_err_clr_d_4> has a constant value of 0 in block <video_ctrl>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <color_pattern_14> in Unit <debug> is equivalent to the following FF/Latch, which will be removed : <color_pattern_22> 
INFO:Xst:2261 - The FF/Latch <color_pattern_12> in Unit <debug> is equivalent to the following FF/Latch, which will be removed : <color_pattern_21> 
INFO:Xst:2261 - The FF/Latch <color_pattern_11> in Unit <debug> is equivalent to the following FF/Latch, which will be removed : <color_pattern_20> 

Optimizing unit <delay_sclr_1> ...

Optimizing unit <get_round_addend_1> ...

Optimizing unit <delay_1> ...

Optimizing unit <delay_2> ...

Optimizing unit <get_round_addend_2> ...

Optimizing unit <delay_3> ...

Optimizing unit <video_clock_cross_2> ...

Optimizing unit <video_clock_cross_1> ...

Optimizing unit <system_v_rgb2ycrcb_0_wrapper> ...

Optimizing unit <rgb2ycrcb_top> ...

Optimizing unit <synch_fifo> ...

Optimizing unit <axi4s_control> ...

Optimizing unit <debug> ...

Optimizing unit <rgb2ycrcb_core> ...

Optimizing unit <mac_1> ...

Optimizing unit <mac_2> ...

Optimizing unit <synch_fifo_fallthru> ...

Optimizing unit <video_ctrl> ...

Optimizing unit <slave_attachment> ...

Optimizing unit <address_decoder> ...
WARNING:Xst:1293 - FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_4> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_5> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_6> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_7> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_8> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_9> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_10> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_11> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_12> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_13> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_14> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_set_d_15> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_4> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_5> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_6> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_7> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_8> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_9> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_10> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_11> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_12> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_13> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_14> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <v_rgb2ycrcb_0/U_VIDEO_CTRL/intr_stat_15> has a constant value of 0 in block <system_v_rgb2ycrcb_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_video_i> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_delay_i> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_8> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_7> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_6> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_5> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_4> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_3> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_2> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_1> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/active_cols_1_0> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <r_cy_in> of sequential type is unconnected in block <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/v4_mac1.mult_aCr>.
WARNING:Xst:2677 - Node <r_cy_in> of sequential type is unconnected in block <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/v4_mac23.mac_cRY>.
WARNING:Xst:2677 - Node <r_cy_in> of sequential type is unconnected in block <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/v4_mac23.mac_cBY>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_7_16> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_7_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_7_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_7_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_7_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_7_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_7_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_7_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_6_16> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_6_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_6_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_6_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_6_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_6_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_6_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_6_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_8_16> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_8_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_8_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_8_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_8_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_8_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_8_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_8_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_2_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_2_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_2_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_2_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_2_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_2_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_2_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_2_8> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_0_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_0_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_0_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_0_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_0_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_0_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_0_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_0_8> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_4_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_4_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_4_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_4_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_4_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_4_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_4_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_4_8> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_5_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_5_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_5_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_5_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_5_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_5_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_5_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_5_8> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_1_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_1_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_1_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_1_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_1_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_1_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_1_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_1_8> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/time_control_regs2_int_1_2> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/time_control_regs2_int_1_1> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/time_control_regs2_int_1_0> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_3_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_3_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_3_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_3_12> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_3_11> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_3_10> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_3_9> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/core_control_regs2_int_3_8> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs2_int_0_3> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs2_int_0_2> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/time_control_regs2_int_0_31> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/time_control_regs2_int_0_30> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/time_control_regs2_int_0_29> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/time_control_regs2_int_0_15> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/time_control_regs2_int_0_14> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/time_control_regs2_int_0_13> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_40> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_33> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_32> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_40> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_33> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.
WARNING:Xst:2677 - Node <v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_0_32> of sequential type is unconnected in block <system_v_rgb2ycrcb_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_v_rgb2ycrcb_0_wrapper, actual ratio is 4.
FlipFlop v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_35 has been replicated 1 time(s)
FlipFlop v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_36 has been replicated 1 time(s)
FlipFlop v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_38 has been replicated 2 time(s)
FlipFlop v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_1_39 has been replicated 2 time(s)
FlipFlop v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <system_v_rgb2ycrcb_0_wrapper> :
	Found 4-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_G/needs_delay.clk_process.shift_register_4_7>.
	Found 4-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_G/needs_delay.clk_process.shift_register_4_6>.
	Found 4-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_G/needs_delay.clk_process.shift_register_4_5>.
	Found 4-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_G/needs_delay.clk_process.shift_register_4_4>.
	Found 4-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_G/needs_delay.clk_process.shift_register_4_3>.
	Found 4-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_G/needs_delay.clk_process.shift_register_4_2>.
	Found 4-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_G/needs_delay.clk_process.shift_register_4_1>.
	Found 4-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_G/needs_delay.clk_process.shift_register_4_0>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_R/needs_delay.clk_process.shift_register_5_7>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_R/needs_delay.clk_process.shift_register_5_6>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_R/needs_delay.clk_process.shift_register_5_5>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_R/needs_delay.clk_process.shift_register_5_4>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_R/needs_delay.clk_process.shift_register_5_3>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_R/needs_delay.clk_process.shift_register_5_2>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_R/needs_delay.clk_process.shift_register_5_1>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_R/needs_delay.clk_process.shift_register_5_0>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_B/needs_delay.clk_process.shift_register_5_7>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_B/needs_delay.clk_process.shift_register_5_6>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_B/needs_delay.clk_process.shift_register_5_5>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_B/needs_delay.clk_process.shift_register_5_4>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_B/needs_delay.clk_process.shift_register_5_3>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_B/needs_delay.clk_process.shift_register_5_2>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_B/needs_delay.clk_process.shift_register_5_1>.
	Found 5-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_B/needs_delay.clk_process.shift_register_5_0>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_9>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_8>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_7>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_6>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_5>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_4>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_3>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_2>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_1>.
	Found 3-bit shift register for signal <v_rgb2ycrcb_0/rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.clk_process.shift_register_3_0>.
Unit <system_v_rgb2ycrcb_0_wrapper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1206
 Flip-Flops                                            : 1206
# Shift Registers                                      : 34
 3-bit shift register                                  : 10
 4-bit shift register                                  : 8
 5-bit shift register                                  : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_v_rgb2ycrcb_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2182
#      GND                         : 4
#      INV                         : 52
#      LUT1                        : 149
#      LUT2                        : 127
#      LUT3                        : 106
#      LUT4                        : 391
#      LUT5                        : 149
#      LUT6                        : 557
#      MUXCY                       : 354
#      MUXF7                       : 7
#      VCC                         : 4
#      XORCY                       : 282
# FlipFlops/Latches                : 1240
#      FD                          : 236
#      FDE                         : 140
#      FDR                         : 289
#      FDRE                        : 434
#      FDS                         : 123
#      FDSE                        : 18
# RAMS                             : 52
#      RAM32X1D                    : 52
# Shift Registers                  : 34
#      SRLC16E                     : 34
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1240  out of  106400     1%  
 Number of Slice LUTs:                 1669  out of  53200     3%  
    Number used as Logic:              1531  out of  53200     2%  
    Number used as Memory:              138  out of  17400     0%  
       Number used as RAM:              104
       Number used as SRL:               34

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1967
   Number with an unused Flip Flop:     727  out of   1967    36%  
   Number with an unused LUT:           298  out of   1967    15%  
   Number of fully used LUT-FF pairs:   942  out of   1967    47%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                         172
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of DSP48E1s:                      4  out of    220     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                               | Load  |
-----------------------------------+---------------------------------------------------------------------+-------+
aclk                               | NONE(v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_in_fifo/s_axis_tready_int)| 1208  |
s_axi_aclk                         | NONE(v_rgb2ycrcb_0/U_VIDEO_CTRL/read_ack_d1)                        | 122   |
-----------------------------------+---------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.519ns (Maximum Frequency: 221.288MHz)
   Minimum input arrival time before clock: 3.865ns
   Maximum output required time after clock: 1.121ns
   Maximum combinational path delay: 0.067ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 4.519ns (frequency: 221.288MHz)
  Total number of paths / destination ports: 78646 / 3228
-------------------------------------------------------------------------
Delay:               4.519ns (Levels of Logic = 8)
  Source:            v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_1 (FF)
  Destination:       v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_2 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_1 to v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.282   0.608  v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_1 (v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0_1)
     LUT4:I1->O            2   0.053   0.419  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/wen1_1 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/wen1)
     LUT4:I3->O            5   0.053   0.512  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Result<2>1 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Result<2>)
     LUT6:I4->O            2   0.053   0.419  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull171 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull17)
     LUT6:I5->O            2   0.053   0.419  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull13 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull12)
     LUT5:I4->O           11   0.053   0.479  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull17 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/vid_afull_out)
     LUT6:I5->O            7   0.053   0.453  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_active_rows[12]_OR_88_o (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_active_rows[12]_OR_88_o)
     LUT6:I5->O           13   0.053   0.493  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/_n0363_inv1 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/_n0363_inv)
     LUT3:I2->O            1   0.053   0.000  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_12_rstpot (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_12_rstpot)
     FD:D                      0.011          v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_12
    ----------------------------------------
    Total                      4.519ns (0.717ns logic, 3.802ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_aclk'
  Clock period: 1.942ns (frequency: 514.933MHz)
  Total number of paths / destination ports: 277 / 170
-------------------------------------------------------------------------
Delay:               1.942ns (Levels of Logic = 2)
  Source:            v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 (FF)
  Destination:       v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0 (FF)
  Source Clock:      s_axi_aclk rising
  Destination Clock: s_axi_aclk rising

  Data Path: v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 to v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.282   0.784  v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1 (v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1)
     LUT5:I0->O            4   0.053   0.759  v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11 (v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start)
     LUT6:I0->O            1   0.053   0.000  v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I/Mmux_CS11 (v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i<0>)
     FDRE:D                    0.011          v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    ----------------------------------------
    Total                      1.942ns (0.399ns logic, 1.543ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 4163 / 1378
-------------------------------------------------------------------------
Offset:              3.865ns (Levels of Logic = 8)
  Source:            aclken (PAD)
  Destination:       v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_2 (FF)
  Destination Clock: aclk rising

  Data Path: aclken to v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            2   0.053   0.419  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/wen1_1 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/wen1)
     LUT4:I3->O            5   0.053   0.512  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Result<2>1 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Result<2>)
     LUT6:I4->O            2   0.053   0.419  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull171 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull17)
     LUT6:I5->O            2   0.053   0.419  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull13 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull12)
     LUT5:I4->O           11   0.053   0.479  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_out_fifo/UOSD_AXIS_SYNC_FIFO/Mmux_afull17 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/vid_afull_out)
     LUT6:I5->O            7   0.053   0.453  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_active_rows[12]_OR_88_o (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt[12]_active_rows[12]_OR_88_o)
     LUT6:I5->O           13   0.053   0.493  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/_n0363_inv1 (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/_n0363_inv)
     LUT3:I2->O            1   0.053   0.000  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_12_rstpot (v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_12_rstpot)
     FD:D                      0.011          v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/col_cnt_12
    ----------------------------------------
    Total                      3.865ns (0.671ns logic, 3.194ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_aclk'
  Total number of paths / destination ports: 49 / 19
-------------------------------------------------------------------------
Offset:              1.079ns (Levels of Logic = 2)
  Source:            s_axi_awvalid (PAD)
  Destination:       v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0 (FF)
  Destination Clock: s_axi_aclk rising

  Data Path: s_axi_awvalid to v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I2->O            4   0.053   0.759  v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11 (v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start)
     LUT6:I0->O            1   0.053   0.000  v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I/Mmux_CS11 (v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/pselect_hit_i<0>)
     FDRE:D                    0.011          v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    ----------------------------------------
    Total                      1.079ns (0.320ns logic, 0.759ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 43 / 38
-------------------------------------------------------------------------
Offset:              1.121ns (Levels of Logic = 1)
  Source:            v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0 (FF)
  Destination:       intc_if<0> (PAD)
  Source Clock:      aclk rising

  Data Path: v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0 to intc_if<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.282   0.786  v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0 (v_rgb2ycrcb_0/U_VIDEO_CTRL/genr_control_regs_int_0_0)
     LUT4:I0->O          223   0.053   0.000  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/core_ce1 (intc_if<0>)
    ----------------------------------------
    Total                      1.121ns (0.335ns logic, 0.786ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_aclk'
  Total number of paths / destination ports: 42 / 39
-------------------------------------------------------------------------
Offset:              0.847ns (Levels of Logic = 1)
  Source:            v_rgb2ycrcb_0/U_VIDEO_CTRL/ipif_WrAck (FF)
  Destination:       s_axi_awready (PAD)
  Source Clock:      s_axi_aclk rising

  Data Path: v_rgb2ycrcb_0/U_VIDEO_CTRL/ipif_WrAck to s_axi_awready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.282   0.512  v_rgb2ycrcb_0/U_VIDEO_CTRL/ipif_WrAck (v_rgb2ycrcb_0/U_VIDEO_CTRL/ipif_WrAck)
     LUT2:I0->O            0   0.053   0.000  v_rgb2ycrcb_0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (s_axi_wready)
    ----------------------------------------
    Total                      0.847ns (0.335ns logic, 0.512ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.067ns (Levels of Logic = 1)
  Source:            aclken (PAD)
  Destination:       intc_if<0> (PAD)

  Data Path: aclken to intc_if<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I3->O          223   0.053   0.000  v_rgb2ycrcb_0/rgb2ycrcb_top_inst/axi_control/core_ce1 (intc_if<0>)
    ----------------------------------------
    Total                      0.067ns (0.067ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    4.519|         |         |         |
s_axi_aclk     |    0.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    0.712|         |         |         |
s_axi_aclk     |    1.942|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 32.76 secs
 
--> 


Total memory usage is 669704 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1092 (   0 filtered)
Number of infos    :   41 (   0 filtered)

