

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_3u_config17_Pipeline_PadMain'
================================================================
* Date:           Sun Nov  3 14:19:59 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.413 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1058|     1058|  5.290 us|  5.290 us|  1057|  1057|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |     1056|     1056|        34|         33|          1|    32|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 33, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 33, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 37 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %conv1_input, void @empty_14, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer17_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln59 = store i6 0, i6 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 40 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln59 = br void %CopyMain" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 41 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_1 = load i6 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 42 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.82ns)   --->   "%icmp_ln59 = icmp_eq  i6 %i_1, i6 32" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 43 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i_1, i6 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 44 'add' 'i_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %CopyMain.split, void %for.inc50.preheader.exitStub" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 45 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 46 [1/1] (0.51ns)   --->   "%conv1_input_read = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 46 'read' 'conv1_input_read' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 47 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 47 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln59 = store i6 %i_2, i6 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 48 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 49 [1/1] (0.51ns)   --->   "%conv1_input_read_1 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 49 'read' 'conv1_input_read_1' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 50 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_1" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 50 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 51 [1/1] (0.51ns)   --->   "%conv1_input_read_2 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 51 'read' 'conv1_input_read_2' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 52 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_2" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 52 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 5 <SV = 4> <Delay = 2.70>
ST_5 : Operation 53 [1/1] (0.51ns)   --->   "%conv1_input_read_3 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 53 'read' 'conv1_input_read_3' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 54 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_3" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 54 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 6 <SV = 5> <Delay = 2.70>
ST_6 : Operation 55 [1/1] (0.51ns)   --->   "%conv1_input_read_4 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 55 'read' 'conv1_input_read_4' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 56 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_4" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 56 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 7 <SV = 6> <Delay = 2.70>
ST_7 : Operation 57 [1/1] (0.51ns)   --->   "%conv1_input_read_5 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 57 'read' 'conv1_input_read_5' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 58 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_5" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 58 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 8 <SV = 7> <Delay = 2.70>
ST_8 : Operation 59 [1/1] (0.51ns)   --->   "%conv1_input_read_6 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 59 'read' 'conv1_input_read_6' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_8 : Operation 60 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_6" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 60 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 9 <SV = 8> <Delay = 2.70>
ST_9 : Operation 61 [1/1] (0.51ns)   --->   "%conv1_input_read_7 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 61 'read' 'conv1_input_read_7' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 62 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_7" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 62 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 10 <SV = 9> <Delay = 2.70>
ST_10 : Operation 63 [1/1] (0.51ns)   --->   "%conv1_input_read_8 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 63 'read' 'conv1_input_read_8' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 64 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_8" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 64 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 11 <SV = 10> <Delay = 2.70>
ST_11 : Operation 65 [1/1] (0.51ns)   --->   "%conv1_input_read_9 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 65 'read' 'conv1_input_read_9' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_11 : Operation 66 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_9" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 66 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 12 <SV = 11> <Delay = 2.70>
ST_12 : Operation 67 [1/1] (0.51ns)   --->   "%conv1_input_read_10 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 67 'read' 'conv1_input_read_10' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_12 : Operation 68 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_10" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 68 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 13 <SV = 12> <Delay = 2.70>
ST_13 : Operation 69 [1/1] (0.51ns)   --->   "%conv1_input_read_11 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 69 'read' 'conv1_input_read_11' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_13 : Operation 70 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_11" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 70 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 14 <SV = 13> <Delay = 2.70>
ST_14 : Operation 71 [1/1] (0.51ns)   --->   "%conv1_input_read_12 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 71 'read' 'conv1_input_read_12' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 72 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_12" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 72 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 15 <SV = 14> <Delay = 2.70>
ST_15 : Operation 73 [1/1] (0.51ns)   --->   "%conv1_input_read_13 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 73 'read' 'conv1_input_read_13' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_15 : Operation 74 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_13" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 74 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 16 <SV = 15> <Delay = 2.70>
ST_16 : Operation 75 [1/1] (0.51ns)   --->   "%conv1_input_read_14 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 75 'read' 'conv1_input_read_14' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_16 : Operation 76 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_14" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 76 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 17 <SV = 16> <Delay = 2.70>
ST_17 : Operation 77 [1/1] (0.51ns)   --->   "%conv1_input_read_15 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 77 'read' 'conv1_input_read_15' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_17 : Operation 78 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_15" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 78 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 18 <SV = 17> <Delay = 2.70>
ST_18 : Operation 79 [1/1] (0.51ns)   --->   "%conv1_input_read_16 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 79 'read' 'conv1_input_read_16' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 80 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_16" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 80 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 19 <SV = 18> <Delay = 2.70>
ST_19 : Operation 81 [1/1] (0.51ns)   --->   "%conv1_input_read_17 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 81 'read' 'conv1_input_read_17' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 82 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_17" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 82 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 20 <SV = 19> <Delay = 2.70>
ST_20 : Operation 83 [1/1] (0.51ns)   --->   "%conv1_input_read_18 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 83 'read' 'conv1_input_read_18' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_20 : Operation 84 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_18" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 84 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 21 <SV = 20> <Delay = 2.70>
ST_21 : Operation 85 [1/1] (0.51ns)   --->   "%conv1_input_read_19 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 85 'read' 'conv1_input_read_19' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_21 : Operation 86 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_19" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 86 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 22 <SV = 21> <Delay = 2.70>
ST_22 : Operation 87 [1/1] (0.51ns)   --->   "%conv1_input_read_20 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 87 'read' 'conv1_input_read_20' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_22 : Operation 88 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_20" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 88 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 23 <SV = 22> <Delay = 2.70>
ST_23 : Operation 89 [1/1] (0.51ns)   --->   "%conv1_input_read_21 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 89 'read' 'conv1_input_read_21' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_23 : Operation 90 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_21" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 90 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 24 <SV = 23> <Delay = 2.70>
ST_24 : Operation 91 [1/1] (0.51ns)   --->   "%conv1_input_read_22 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 91 'read' 'conv1_input_read_22' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_24 : Operation 92 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_22" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 92 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 25 <SV = 24> <Delay = 2.70>
ST_25 : Operation 93 [1/1] (0.51ns)   --->   "%conv1_input_read_23 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 93 'read' 'conv1_input_read_23' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 94 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_23" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 94 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 26 <SV = 25> <Delay = 2.70>
ST_26 : Operation 95 [1/1] (0.51ns)   --->   "%conv1_input_read_24 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 95 'read' 'conv1_input_read_24' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_26 : Operation 96 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_24" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 96 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 27 <SV = 26> <Delay = 2.70>
ST_27 : Operation 97 [1/1] (0.51ns)   --->   "%conv1_input_read_25 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 97 'read' 'conv1_input_read_25' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_27 : Operation 98 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_25" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 98 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 28 <SV = 27> <Delay = 2.70>
ST_28 : Operation 99 [1/1] (0.51ns)   --->   "%conv1_input_read_26 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 99 'read' 'conv1_input_read_26' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_28 : Operation 100 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_26" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 100 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 29 <SV = 28> <Delay = 2.70>
ST_29 : Operation 101 [1/1] (0.51ns)   --->   "%conv1_input_read_27 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 101 'read' 'conv1_input_read_27' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_29 : Operation 102 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_27" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 102 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 30 <SV = 29> <Delay = 2.70>
ST_30 : Operation 103 [1/1] (0.51ns)   --->   "%conv1_input_read_28 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 103 'read' 'conv1_input_read_28' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_30 : Operation 104 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_28" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 104 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 31 <SV = 30> <Delay = 2.70>
ST_31 : Operation 105 [1/1] (0.51ns)   --->   "%conv1_input_read_29 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 105 'read' 'conv1_input_read_29' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_31 : Operation 106 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_29" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 106 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 32 <SV = 31> <Delay = 2.70>
ST_32 : Operation 107 [1/1] (0.51ns)   --->   "%conv1_input_read_30 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 107 'read' 'conv1_input_read_30' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_32 : Operation 108 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_30" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 108 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 33 <SV = 32> <Delay = 2.70>
ST_33 : Operation 109 [1/1] (0.51ns)   --->   "%conv1_input_read_31 = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %conv1_input" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 109 'read' 'conv1_input_read_31' <Predicate = (!icmp_ln59)> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 2.17> <Adapter> <Opcode : 'read' 'write'>
ST_33 : Operation 110 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 %conv1_input_read_31" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 110 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>

State 34 <SV = 33> <Delay = 2.18>
ST_34 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 111 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 113 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 114 [1/1] (2.18ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %layer17_out, i48 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 114 'write' 'write_ln15' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 1089> <FIFO>
ST_34 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln59 = br void %CopyMain" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 115 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer17_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01100000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000000000000000000000000]
store_ln59             (store            ) [ 00000000000000000000000000000000000]
br_ln59                (br               ) [ 00000000000000000000000000000000000]
i_1                    (load             ) [ 00000000000000000000000000000000000]
icmp_ln59              (icmp             ) [ 01111111111111111111111111111111110]
i_2                    (add              ) [ 00100000000000000000000000000000000]
br_ln59                (br               ) [ 00000000000000000000000000000000000]
conv1_input_read       (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
store_ln59             (store            ) [ 00000000000000000000000000000000000]
conv1_input_read_1     (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_2     (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_3     (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_4     (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_5     (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_6     (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_7     (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_8     (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_9     (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_10    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_11    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_12    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_13    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_14    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_15    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_16    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_17    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_18    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_19    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_20    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_21    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_22    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_23    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_24    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_25    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_26    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_27    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_28    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_29    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_30    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
conv1_input_read_31    (read             ) [ 00000000000000000000000000000000000]
write_ln26             (write            ) [ 00000000000000000000000000000000000]
specpipeline_ln59      (specpipeline     ) [ 00000000000000000000000000000000000]
speclooptripcount_ln59 (speclooptripcount) [ 00000000000000000000000000000000000]
specloopname_ln59      (specloopname     ) [ 00000000000000000000000000000000000]
write_ln15             (write            ) [ 00000000000000000000000000000000000]
br_ln59                (br               ) [ 00000000000000000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer17_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer17_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="48" slack="0"/>
<pin id="48" dir="0" index="1" bw="48" slack="0"/>
<pin id="49" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_input_read/2 conv1_input_read_1/3 conv1_input_read_2/4 conv1_input_read_3/5 conv1_input_read_4/6 conv1_input_read_5/7 conv1_input_read_6/8 conv1_input_read_7/9 conv1_input_read_8/10 conv1_input_read_9/11 conv1_input_read_10/12 conv1_input_read_11/13 conv1_input_read_12/14 conv1_input_read_13/15 conv1_input_read_14/16 conv1_input_read_15/17 conv1_input_read_16/18 conv1_input_read_17/19 conv1_input_read_18/20 conv1_input_read_19/21 conv1_input_read_20/22 conv1_input_read_21/23 conv1_input_read_22/24 conv1_input_read_23/25 conv1_input_read_24/26 conv1_input_read_25/27 conv1_input_read_26/28 conv1_input_read_27/29 conv1_input_read_28/30 conv1_input_read_29/31 conv1_input_read_30/32 conv1_input_read_31/33 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="48" slack="0"/>
<pin id="55" dir="0" index="2" bw="48" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/2 write_ln26/3 write_ln26/4 write_ln26/5 write_ln26/6 write_ln26/7 write_ln26/8 write_ln26/9 write_ln26/10 write_ln26/11 write_ln26/12 write_ln26/13 write_ln26/14 write_ln26/15 write_ln26/16 write_ln26/17 write_ln26/18 write_ln26/19 write_ln26/20 write_ln26/21 write_ln26/22 write_ln26/23 write_ln26/24 write_ln26/25 write_ln26/26 write_ln26/27 write_ln26/28 write_ln26/29 write_ln26/30 write_ln26/31 write_ln26/32 write_ln26/33 write_ln15/34 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln59_store_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="6" slack="0"/>
<pin id="64" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_1_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln59_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="6" slack="0"/>
<pin id="71" dir="0" index="1" bw="6" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_2_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln59_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="1"/>
<pin id="83" dir="0" index="1" bw="6" slack="1"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="92" class="1005" name="icmp_ln59_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="96" class="1005" name="i_2_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="1"/>
<pin id="98" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="46" pin="2"/><net_sink comp="52" pin=2"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="66" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="88"><net_src comp="42" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="91"><net_src comp="85" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="95"><net_src comp="69" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="75" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="81" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer17_out | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
 - Input state : 
	Port: zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,3u>,config17>_Pipeline_PadMain : conv1_input | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
  - Chain level:
	State 1
		store_ln59 : 1
		i_1 : 1
		icmp_ln59 : 2
		i_2 : 2
		br_ln59 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln59_fu_69 |    0    |    14   |
|----------|-----------------|---------|---------|
|    add   |    i_2_fu_75    |    0    |    14   |
|----------|-----------------|---------|---------|
|   read   |  grp_read_fu_46 |    0    |    0    |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_52 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    28   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_2_reg_96   |    6   |
|    i_reg_85    |    6   |
|icmp_ln59_reg_92|    1   |
+----------------+--------+
|      Total     |   13   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_52 |  p2  |   2  |  48  |   96   ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |   96   ||  1.588  ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   13   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   13   |   37   |
+-----------+--------+--------+--------+
