ecacti an enhanced power estimation model on chip caches 
technical report 
enhanced
cacti
ecacti
home
technical
report
faq
download
ecacti
ecacti
enhanced
power
estimation
model
chip
caches
mahesh
mamidipaka
nikil
dutt
center
embedded
computer
systems
cecs
technical
report
tr
04
28
sept
2004
abstract
growing
need
accurate
power
models
higher
levels
design
hierarchy
cacti
micro
architecture
level
tool
widely
used
estimate
power
dissipation
caches
ii
determine
cache
configuration
best
meets
desired
optimization
criterion
however
observed
several
limitations
cacti
lead
inaccuracies
cache
power
estimates
especially
move
deep
sub
micron
dsm
technologies
lack
models
account
leakage
power
use
constant
gate
widths
devices
irrespective
capacitive
load
lack
models
account
power
dissipation
sub
blocks
outside
time
critical
path
result
cache
configuration
determined
cacti
may
optimal
limitations
tool
ecacti
enhanced
cacti
addresses
limitations
cacti
thereby
improving
accuracy
power
estimates
validated
ecacti
power
estimates
spice
based
simulations
industrial
designs
furthermore
show
dsm
technologies
cacti
generate
power
optimal
cache
configuration
highlights
need
enhancements
developed
ecacti
finally
demonstrate
use
ecacti
study
effects
technology
cache
leakage
total
cache
power
ii
dual
vth
optimization
sub
block
total
cache
leakage
power
iii
effects
varying
cache
size
block
size
associativity
dsm
technologies
technical
report
available
ps
pdf
ecacti
software
download
page
copyright
university
california
irvine
2004
problems
questions
regarding
web
contact
mahesh
mamidipaka
last
updated
10
06
04
