Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  5 22:07:57 2025
| Host         : nankokit running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           12 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |            7 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------+------------------+----------------+
|                                                                       Clock Signal                                                                       |          Enable Signal         |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------+------------------+----------------+
|  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[25] |                                | design_1_i/counter_0/U0/count_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[25] |                                | design_1_i/counter_0/U0/count_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[25] |                                | design_1_i/counter_0/U0/count_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[25] |                                | design_1_i/counter_0/U0/count_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[25] | design_1_i/counter_0/U0/p_2_in | design_1_i/counter_0/U0/count_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[25] | design_1_i/counter_0/U0/p_2_in | design_1_i/counter_0/U0/count_reg[1]_LDC_i_1_n_0 |                1 |              2 |
|  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[25] | design_1_i/counter_0/U0/p_2_in | design_1_i/counter_0/U0/count_reg[2]_LDC_i_1_n_0 |                1 |              2 |
|  design_1_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[25] | design_1_i/counter_0/U0/p_2_in | design_1_i/counter_0/U0/count_reg[3]_LDC_i_1_n_0 |                1 |              2 |
|  design_1_i/counter_0/U0/count_reg[0]_LDC_i_1_n_0                                                                                                        |                                | design_1_i/counter_0/U0/count_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  design_1_i/counter_0/U0/count_reg[1]_LDC_i_1_n_0                                                                                                        |                                | design_1_i/counter_0/U0/count_reg[1]_LDC_i_2_n_0 |                1 |              2 |
|  design_1_i/counter_0/U0/count_reg[2]_LDC_i_1_n_0                                                                                                        |                                | design_1_i/counter_0/U0/count_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  design_1_i/counter_0/U0/count_reg[3]_LDC_i_1_n_0                                                                                                        |                                | design_1_i/counter_0/U0/count_reg[3]_LDC_i_2_n_0 |                1 |              2 |
|  design_1_i/clk_wiz/inst/clk_out1                                                                                                                        |                                |                                                  |                7 |             52 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------+------------------+----------------+


