* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jan 27 2023 14:59:24

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n21069
T_22_17_wire_logic_cluster/lc_5/out
T_21_17_sp4_h_l_2
T_20_17_lc_trk_g0_2
T_20_17_wire_logic_cluster/lc_3/in_3

End 

Net : n20_adj_1607
T_20_17_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_38
T_19_19_lc_trk_g2_6
T_19_19_wire_logic_cluster/lc_7/in_3

End 

Net : n18824
T_22_16_wire_logic_cluster/lc_5/out
T_22_17_lc_trk_g1_5
T_22_17_wire_logic_cluster/lc_5/in_3

T_22_16_wire_logic_cluster/lc_5/out
T_23_16_lc_trk_g0_5
T_23_16_wire_logic_cluster/lc_2/in_3

T_22_16_wire_logic_cluster/lc_5/out
T_14_16_sp12_h_l_1
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_4/in_3

T_22_16_wire_logic_cluster/lc_5/out
T_22_12_sp4_v_t_47
T_19_16_sp4_h_l_3
T_15_16_sp4_h_l_6
T_14_16_lc_trk_g0_6
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

End 

Net : comm_data_vld
T_22_15_wire_logic_cluster/lc_6/out
T_22_16_lc_trk_g0_6
T_22_16_wire_logic_cluster/lc_5/in_3

T_22_15_wire_logic_cluster/lc_6/out
T_22_13_sp4_v_t_41
T_22_17_sp4_v_t_42
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_7/in_3

T_22_15_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_0/in_3

T_22_15_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_4/in_3

T_22_15_wire_logic_cluster/lc_6/out
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_6/in_3

T_22_15_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_7/in_0

T_22_15_wire_logic_cluster/lc_6/out
T_21_14_lc_trk_g3_6
T_21_14_wire_logic_cluster/lc_0/in_3

T_22_15_wire_logic_cluster/lc_6/out
T_23_14_lc_trk_g3_6
T_23_14_wire_logic_cluster/lc_2/in_3

T_22_15_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_5/in_0

T_22_15_wire_logic_cluster/lc_6/out
T_22_12_sp4_v_t_36
T_21_13_lc_trk_g2_4
T_21_13_wire_logic_cluster/lc_3/in_3

T_22_15_wire_logic_cluster/lc_6/out
T_23_16_lc_trk_g2_6
T_23_16_wire_logic_cluster/lc_5/in_3

T_22_15_wire_logic_cluster/lc_6/out
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_0/in_0

T_22_15_wire_logic_cluster/lc_6/out
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_1/in_3

End 

Net : n14742
T_18_20_wire_logic_cluster/lc_3/out
T_18_11_sp12_v_t_22
T_18_16_sp4_v_t_40
T_18_20_sp4_v_t_36
T_19_20_sp4_h_l_1
T_15_20_sp4_h_l_4
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_18_20_wire_logic_cluster/lc_3/out
T_18_11_sp12_v_t_22
T_18_16_sp4_v_t_40
T_18_20_sp4_v_t_36
T_18_16_sp4_v_t_36
T_17_19_lc_trk_g2_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_18_20_wire_logic_cluster/lc_3/out
T_18_11_sp12_v_t_22
T_18_16_sp4_v_t_40
T_18_20_sp4_v_t_36
T_17_21_lc_trk_g2_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_18_20_wire_logic_cluster/lc_3/out
T_19_19_sp4_v_t_39
T_20_23_sp4_h_l_8
T_19_23_sp4_v_t_45
T_18_24_lc_trk_g3_5
T_18_24_wire_logic_cluster/lc_5/s_r

T_18_20_wire_logic_cluster/lc_3/out
T_18_11_sp12_v_t_22
T_18_16_sp4_v_t_40
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_5/s_r

T_18_20_wire_logic_cluster/lc_3/out
T_18_11_sp12_v_t_22
T_18_16_sp4_v_t_40
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_5/s_r

T_18_20_wire_logic_cluster/lc_3/out
T_19_20_sp4_h_l_6
T_15_20_sp4_h_l_9
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_18_20_wire_logic_cluster/lc_3/out
T_19_19_sp4_v_t_39
T_16_19_sp4_h_l_8
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_5/s_r

End 

Net : n12007
T_19_19_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_3/in_3

T_19_19_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_39
T_17_20_sp4_h_l_2
T_21_20_sp4_h_l_2
T_17_20_sp4_h_l_10
T_16_16_sp4_v_t_47
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_1/cen

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_15_19_sp4_h_l_6
T_18_19_sp4_v_t_43
T_17_20_lc_trk_g3_3
T_17_20_wire_logic_cluster/lc_1/cen

T_19_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_43
T_19_21_sp4_v_t_43
T_18_24_lc_trk_g3_3
T_18_24_wire_logic_cluster/lc_1/cen

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_18_19_sp4_v_t_44
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_15_19_sp4_h_l_6
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_2/cen

T_19_19_wire_logic_cluster/lc_7/out
T_20_16_sp4_v_t_39
T_17_20_sp4_h_l_2
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_7/out
T_19_19_sp4_h_l_3
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_43
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_0/cen

End 

Net : n24_adj_1530
T_20_19_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_3/in_3

End 

Net : n30_adj_1597
T_20_20_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_5/in_3

End 

Net : req_data_cnt_15
T_19_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_9
T_20_15_sp4_v_t_38
T_20_19_lc_trk_g1_3
T_20_19_input_2_4
T_20_19_wire_logic_cluster/lc_4/in_2

T_19_19_wire_logic_cluster/lc_6/out
T_19_19_sp4_h_l_1
T_18_15_sp4_v_t_43
T_15_15_sp4_h_l_6
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_1/in_3

T_19_19_wire_logic_cluster/lc_6/out
T_19_19_sp4_h_l_1
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_6/in_3

End 

Net : n21067
T_19_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_7
T_16_15_sp4_v_t_42
T_15_19_lc_trk_g1_7
T_15_19_wire_logic_cluster/lc_7/in_3

End 

Net : n16_adj_1609
T_19_20_wire_logic_cluster/lc_5/out
T_19_13_sp12_v_t_22
T_19_15_lc_trk_g3_5
T_19_15_wire_logic_cluster/lc_5/in_3

T_19_20_wire_logic_cluster/lc_5/out
T_19_19_sp4_v_t_42
T_16_23_sp4_h_l_0
T_15_23_lc_trk_g1_0
T_15_23_wire_logic_cluster/lc_0/in_3

T_19_20_wire_logic_cluster/lc_5/out
T_19_19_sp4_v_t_42
T_16_19_sp4_h_l_7
T_15_19_lc_trk_g0_7
T_15_19_wire_logic_cluster/lc_0/in_3

End 

Net : n4_adj_1473_cascade_
T_15_23_wire_logic_cluster/lc_0/ltout
T_15_23_wire_logic_cluster/lc_1/in_2

End 

Net : n20529
T_15_23_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_5/in_3

End 

Net : n22_adj_1492
T_20_19_wire_logic_cluster/lc_6/out
T_21_17_sp4_v_t_40
T_20_20_lc_trk_g3_0
T_20_20_wire_logic_cluster/lc_3/in_0

End 

Net : req_data_cnt_2
T_20_18_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_input_2_6
T_20_19_wire_logic_cluster/lc_6/in_2

T_20_18_wire_logic_cluster/lc_5/out
T_19_18_sp4_h_l_2
T_18_18_sp4_v_t_45
T_17_19_lc_trk_g3_5
T_17_19_wire_logic_cluster/lc_7/in_1

T_20_18_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_5/in_3

End 

Net : req_data_cnt_7
T_20_18_wire_logic_cluster/lc_6/out
T_20_19_lc_trk_g1_6
T_20_19_wire_logic_cluster/lc_6/in_3

T_20_18_wire_logic_cluster/lc_6/out
T_19_18_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_23_lc_trk_g3_7
T_18_23_wire_logic_cluster/lc_3/in_1

T_20_18_wire_logic_cluster/lc_6/out
T_20_18_lc_trk_g3_6
T_20_18_wire_logic_cluster/lc_6/in_3

End 

Net : req_data_cnt_11
T_20_19_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g2_1
T_21_20_input_2_3
T_21_20_wire_logic_cluster/lc_3/in_2

T_20_19_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g0_1
T_21_19_wire_logic_cluster/lc_2/in_1

T_20_19_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g3_1
T_20_19_wire_logic_cluster/lc_1/in_3

End 

Net : n23_adj_1491
T_21_20_wire_logic_cluster/lc_3/out
T_20_20_lc_trk_g3_3
T_20_20_wire_logic_cluster/lc_3/in_1

End 

Net : n12_adj_1585
T_23_17_wire_logic_cluster/lc_6/out
T_23_17_sp4_h_l_1
T_19_17_sp4_h_l_9
T_19_17_lc_trk_g0_4
T_19_17_wire_logic_cluster/lc_5/in_3

End 

Net : n12206_cascade_
T_19_17_wire_logic_cluster/lc_5/ltout
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : n20563
T_23_16_wire_logic_cluster/lc_2/out
T_23_17_lc_trk_g1_2
T_23_17_wire_logic_cluster/lc_6/in_3

End 

Net : n14770
T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_41
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_5/s_r

End 

Net : req_data_cnt_14
T_20_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g1_1
T_21_20_wire_logic_cluster/lc_3/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_16_20_sp12_h_l_1
T_4_20_sp12_h_l_1
T_10_20_lc_trk_g0_6
T_10_20_wire_logic_cluster/lc_7/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g3_1
T_20_20_wire_logic_cluster/lc_1/in_3

End 

Net : req_data_cnt_9
T_19_19_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g0_3
T_20_19_wire_logic_cluster/lc_4/in_3

T_19_19_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_39
T_17_18_sp4_h_l_8
T_13_18_sp4_h_l_4
T_13_18_lc_trk_g0_1
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_19_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g1_3
T_19_19_wire_logic_cluster/lc_3/in_3

End 

Net : n31
T_16_21_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_45
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_5/in_3

T_16_21_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_45
T_15_19_lc_trk_g2_0
T_15_19_wire_logic_cluster/lc_0/in_0

End 

Net : acadc_skipCount_11
T_19_21_wire_logic_cluster/lc_7/out
T_19_19_sp4_v_t_43
T_18_21_lc_trk_g1_6
T_18_21_input_2_1
T_18_21_wire_logic_cluster/lc_1/in_2

T_19_21_wire_logic_cluster/lc_7/out
T_19_19_sp4_v_t_43
T_20_19_sp4_h_l_6
T_21_19_lc_trk_g2_6
T_21_19_wire_logic_cluster/lc_5/in_3

T_19_21_wire_logic_cluster/lc_7/out
T_19_21_lc_trk_g1_7
T_19_21_wire_logic_cluster/lc_7/in_3

End 

Net : n30_adj_1571
T_18_21_wire_logic_cluster/lc_6/out
T_17_21_sp4_h_l_4
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_4/in_3

End 

Net : n23_adj_1586
T_18_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_6/in_0

End 

Net : n16547
T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g2_5
T_15_19_wire_logic_cluster/lc_4/in_3

End 

Net : data_index_9_N_212_8
T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8
T_8_17_upADDR_8
T_8_17_wire_bram/ram/RADDR_8
T_8_15_upADDR_8
T_8_15_wire_bram/ram/RADDR_8
T_8_13_upADDR_8
T_8_13_wire_bram/ram/RADDR_8
T_8_11_upADDR_8
T_8_11_wire_bram/ram/RADDR_8
T_8_9_upADDR_8
T_8_9_wire_bram/ram/RADDR_8
T_8_7_upADDR_8
T_8_7_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8
T_8_17_upADDR_8
T_8_17_wire_bram/ram/RADDR_8
T_8_15_upADDR_8
T_8_15_wire_bram/ram/RADDR_8
T_8_13_upADDR_8
T_8_13_wire_bram/ram/RADDR_8
T_8_11_upADDR_8
T_8_11_wire_bram/ram/RADDR_8
T_8_9_upADDR_8
T_8_9_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8
T_8_17_upADDR_8
T_8_17_wire_bram/ram/RADDR_8
T_8_15_upADDR_8
T_8_15_wire_bram/ram/RADDR_8
T_8_13_upADDR_8
T_8_13_wire_bram/ram/RADDR_8
T_8_11_upADDR_8
T_8_11_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_3
T_22_21_sp4_h_l_6
T_25_17_sp4_v_t_43
T_25_19_lc_trk_g3_6
T_25_19_input2_7
T_25_19_wire_bram/ram/RADDR_8
T_25_17_upADDR_8
T_25_17_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8
T_8_17_upADDR_8
T_8_17_wire_bram/ram/RADDR_8
T_8_15_upADDR_8
T_8_15_wire_bram/ram/RADDR_8
T_8_13_upADDR_8
T_8_13_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_3
T_22_21_sp4_h_l_6
T_25_17_sp4_v_t_43
T_25_19_lc_trk_g3_6
T_25_19_input2_7
T_25_19_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8
T_8_17_upADDR_8
T_8_17_wire_bram/ram/RADDR_8
T_8_15_upADDR_8
T_8_15_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8
T_8_17_upADDR_8
T_8_17_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8
T_8_19_upADDR_8
T_8_19_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8
T_8_21_upADDR_8
T_8_21_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8
T_8_23_upADDR_8
T_8_23_wire_bram/ram/RADDR_8

T_12_21_wire_logic_cluster/lc_6/out
T_10_21_sp4_h_l_9
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8

End 

Net : n20602
T_15_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_40
T_17_18_sp4_h_l_11
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_40
T_17_18_sp4_h_l_11
T_19_18_lc_trk_g2_6
T_19_18_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_1/in_0

End 

Net : n20613
T_19_18_wire_logic_cluster/lc_7/out
T_20_19_lc_trk_g3_7
T_20_19_wire_logic_cluster/lc_5/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_46
T_19_21_sp4_v_t_39
T_18_23_lc_trk_g0_2
T_18_23_wire_logic_cluster/lc_1/in_3

T_19_18_wire_logic_cluster/lc_7/out
T_19_17_sp4_v_t_46
T_19_21_lc_trk_g1_3
T_19_21_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_7/out
T_20_18_lc_trk_g0_7
T_20_18_wire_logic_cluster/lc_0/in_3

End 

Net : n10579
T_20_20_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_input_2_0
T_20_21_wire_logic_cluster/lc_0/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g1_0
T_20_21_input_2_1
T_20_21_wire_logic_cluster/lc_1/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_input_2_2
T_20_21_wire_logic_cluster/lc_2/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g1_0
T_20_21_input_2_3
T_20_21_wire_logic_cluster/lc_3/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_input_2_4
T_20_21_wire_logic_cluster/lc_4/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g1_0
T_20_21_input_2_5
T_20_21_wire_logic_cluster/lc_5/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g0_0
T_20_21_input_2_6
T_20_21_wire_logic_cluster/lc_6/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_0
T_20_20_sp4_v_t_43
T_20_22_lc_trk_g2_6
T_20_22_input_2_0
T_20_22_wire_logic_cluster/lc_0/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g1_0
T_20_21_input_2_7
T_20_21_wire_logic_cluster/lc_7/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_20_18_sp4_v_t_45
T_20_22_lc_trk_g1_0
T_20_22_input_2_1
T_20_22_wire_logic_cluster/lc_1/in_2

T_20_20_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g3_0
T_19_19_input_2_5
T_19_19_wire_logic_cluster/lc_5/in_2

End 

Net : n10540
T_20_19_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g1_5
T_20_20_wire_logic_cluster/lc_0/in_0

T_20_19_wire_logic_cluster/lc_5/out
T_20_17_sp4_v_t_39
T_21_17_sp4_h_l_7
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_6/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_20_17_sp4_v_t_39
T_21_17_sp4_h_l_7
T_24_13_sp4_v_t_36
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_3/in_3

T_20_19_wire_logic_cluster/lc_5/out
T_12_19_sp12_h_l_1
T_16_19_sp4_h_l_4
T_15_15_sp4_v_t_41
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : comm_cmd_4
T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_3/in_3

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_16_16_0_
T_20_22_wire_logic_cluster/carry_in_mux/cout
T_20_22_wire_logic_cluster/lc_0/in_3

Net : n7_adj_1533
T_20_22_wire_logic_cluster/lc_0/out
T_21_22_sp4_h_l_0
T_17_22_sp4_h_l_8
T_13_22_sp4_h_l_11
T_12_18_sp4_v_t_46
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_6/in_3

T_20_22_wire_logic_cluster/lc_0/out
T_21_22_sp4_h_l_0
T_17_22_sp4_h_l_8
T_13_22_sp4_h_l_11
T_12_18_sp4_v_t_46
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_4/in_3

End 

Net : comm_cmd_6
T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_7/in_0

End 

Net : comm_cmd_5
T_15_17_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_1/in_3

End 

Net : req_data_cnt_13
T_20_18_wire_logic_cluster/lc_3/out
T_20_17_sp4_v_t_38
T_20_20_lc_trk_g0_6
T_20_20_input_2_6
T_20_20_wire_logic_cluster/lc_6/in_2

T_20_18_wire_logic_cluster/lc_3/out
T_21_18_lc_trk_g0_3
T_21_18_wire_logic_cluster/lc_4/in_3

T_20_18_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_3/in_3

End 

Net : n19_adj_1499
T_20_20_wire_logic_cluster/lc_6/out
T_19_20_lc_trk_g3_6
T_19_20_wire_logic_cluster/lc_4/in_1

End 

Net : n29_cascade_
T_19_20_wire_logic_cluster/lc_4/ltout
T_19_20_wire_logic_cluster/lc_5/in_2

End 

Net : n16547_cascade_
T_15_19_wire_logic_cluster/lc_5/ltout
T_15_19_wire_logic_cluster/lc_6/in_2

End 

Net : n13_cascade_
T_15_19_wire_logic_cluster/lc_6/ltout
T_15_19_wire_logic_cluster/lc_7/in_2

End 

Net : req_data_cnt_0
T_20_18_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_37
T_20_19_lc_trk_g0_5
T_20_19_input_2_3
T_20_19_wire_logic_cluster/lc_3/in_2

T_20_18_wire_logic_cluster/lc_4/out
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_3/in_3

T_20_18_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g1_4
T_20_18_wire_logic_cluster/lc_4/in_3

End 

Net : n17_adj_1554
T_20_19_wire_logic_cluster/lc_3/out
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_4/in_3

End 

Net : n19334
T_20_22_wire_logic_cluster/lc_0/cout
T_20_22_wire_logic_cluster/lc_1/in_3

End 

Net : n7_adj_1531
T_20_22_wire_logic_cluster/lc_1/out
T_20_19_sp12_v_t_22
T_20_25_lc_trk_g2_5
T_20_25_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_2/in_3

End 

Net : data_index_9_N_212_9
T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9
T_8_17_upADDR_9
T_8_17_wire_bram/ram/RADDR_9
T_8_15_upADDR_9
T_8_15_wire_bram/ram/RADDR_9
T_8_13_upADDR_9
T_8_13_wire_bram/ram/RADDR_9
T_8_11_upADDR_9
T_8_11_wire_bram/ram/RADDR_9
T_8_9_upADDR_9
T_8_9_wire_bram/ram/RADDR_9
T_8_7_upADDR_9
T_8_7_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9
T_8_17_upADDR_9
T_8_17_wire_bram/ram/RADDR_9
T_8_15_upADDR_9
T_8_15_wire_bram/ram/RADDR_9
T_8_13_upADDR_9
T_8_13_wire_bram/ram/RADDR_9
T_8_11_upADDR_9
T_8_11_wire_bram/ram/RADDR_9
T_8_9_upADDR_9
T_8_9_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9
T_8_17_upADDR_9
T_8_17_wire_bram/ram/RADDR_9
T_8_15_upADDR_9
T_8_15_wire_bram/ram/RADDR_9
T_8_13_upADDR_9
T_8_13_wire_bram/ram/RADDR_9
T_8_11_upADDR_9
T_8_11_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9
T_8_17_upADDR_9
T_8_17_wire_bram/ram/RADDR_9
T_8_15_upADDR_9
T_8_15_wire_bram/ram/RADDR_9
T_8_13_upADDR_9
T_8_13_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9
T_8_17_upADDR_9
T_8_17_wire_bram/ram/RADDR_9
T_8_15_upADDR_9
T_8_15_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9
T_8_17_upADDR_9
T_8_17_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9
T_8_19_upADDR_9
T_8_19_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9
T_8_21_upADDR_9
T_8_21_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9
T_8_23_upADDR_9
T_8_23_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_41
T_22_22_sp4_h_l_4
T_25_18_sp4_v_t_47
T_25_19_lc_trk_g3_7
T_25_19_input2_6
T_25_19_wire_bram/ram/RADDR_9
T_25_17_upADDR_9
T_25_17_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_21_22_sp4_v_t_41
T_22_22_sp4_h_l_4
T_25_18_sp4_v_t_47
T_25_19_lc_trk_g3_7
T_25_19_input2_6
T_25_19_wire_bram/ram/RADDR_9

T_20_25_wire_logic_cluster/lc_0/out
T_17_25_sp12_h_l_0
T_5_25_sp12_h_l_0
T_8_25_lc_trk_g0_0
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9

End 

Net : n12206
T_19_17_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_0/cen

T_19_17_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_47
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_0/cen

End 

Net : comm_state_0
T_23_17_wire_logic_cluster/lc_3/out
T_23_14_sp4_v_t_46
T_24_18_sp4_h_l_11
T_20_18_sp4_h_l_2
T_19_18_lc_trk_g1_2
T_19_18_wire_logic_cluster/lc_7/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_23_14_sp4_v_t_46
T_24_18_sp4_h_l_11
T_20_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_17_17_sp12_h_l_1
T_16_5_sp12_v_t_22
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_4/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_17_17_sp12_h_l_1
T_16_5_sp12_v_t_22
T_16_12_sp4_v_t_38
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_0/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_22_17_sp4_v_t_46
T_21_21_lc_trk_g2_3
T_21_21_wire_logic_cluster/lc_4/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_14_sp4_v_t_46
T_24_18_sp4_h_l_11
T_20_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_19_19_lc_trk_g2_7
T_19_19_input_2_7
T_19_19_wire_logic_cluster/lc_7/in_2

T_23_17_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_38
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_1/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_22_13_sp4_v_t_46
T_22_15_lc_trk_g2_3
T_22_15_wire_logic_cluster/lc_0/in_1

T_23_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_3
T_20_13_sp4_v_t_45
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_3/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_22_13_sp4_v_t_46
T_22_15_lc_trk_g2_3
T_22_15_wire_logic_cluster/lc_4/in_1

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_22_17_sp4_v_t_46
T_22_13_sp4_v_t_42
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_6/in_1

T_23_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_3
T_20_13_sp4_v_t_45
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_6/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_19_17_sp4_h_l_7
T_15_17_sp4_h_l_3
T_14_13_sp4_v_t_45
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_4/in_1

T_23_17_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g0_3
T_23_16_wire_logic_cluster/lc_2/in_1

T_23_17_wire_logic_cluster/lc_3/out
T_17_17_sp12_h_l_1
T_16_5_sp12_v_t_22
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_1/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_19_17_sp4_h_l_7
T_15_17_sp4_h_l_3
T_14_13_sp4_v_t_45
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_0/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_3
T_20_13_sp4_v_t_38
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_5/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_43
T_23_14_lc_trk_g2_3
T_23_14_wire_logic_cluster/lc_2/in_1

T_23_17_wire_logic_cluster/lc_3/out
T_23_14_sp4_v_t_46
T_24_18_sp4_h_l_11
T_20_18_sp4_h_l_2
T_19_18_sp4_v_t_39
T_16_22_sp4_h_l_7
T_12_22_sp4_h_l_10
T_13_22_lc_trk_g2_2
T_13_22_wire_logic_cluster/lc_1/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_43
T_22_15_lc_trk_g0_6
T_22_15_wire_logic_cluster/lc_5/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_24_18_lc_trk_g2_3
T_24_18_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_3
T_20_13_sp4_v_t_38
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_4/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_19_17_sp4_h_l_7
T_19_17_lc_trk_g0_2
T_19_17_input_2_2
T_19_17_wire_logic_cluster/lc_2/in_2

T_23_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_3
T_20_13_sp4_v_t_45
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_3
T_20_13_sp4_v_t_45
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_3/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_19_17_sp4_h_l_7
T_15_17_sp4_h_l_3
T_15_17_lc_trk_g0_6
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

T_23_17_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_43
T_20_13_sp4_h_l_0
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_4/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_8_sp12_v_t_22
T_23_13_lc_trk_g3_6
T_23_13_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_43
T_20_13_sp4_h_l_0
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_6/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_22_17_sp4_v_t_46
T_22_13_sp4_v_t_42
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_5/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_3
T_20_13_sp4_v_t_45
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_1/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_23_8_sp12_v_t_22
T_23_13_lc_trk_g3_6
T_23_13_wire_logic_cluster/lc_1/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_43
T_20_13_sp4_h_l_0
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_7/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_26_13_sp4_v_t_40
T_26_16_lc_trk_g1_0
T_26_16_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_13_sp4_v_t_43
T_20_13_sp4_h_l_0
T_21_13_lc_trk_g3_0
T_21_13_wire_logic_cluster/lc_2/in_1

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_22_17_sp4_v_t_46
T_22_13_sp4_v_t_42
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_2/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_21_17_sp4_h_l_3
T_20_13_sp4_v_t_45
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_5/in_0

T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_26_13_sp4_v_t_40
T_26_15_lc_trk_g2_5
T_26_15_wire_logic_cluster/lc_0/in_3

T_23_17_wire_logic_cluster/lc_3/out
T_23_8_sp12_v_t_22
T_23_13_lc_trk_g3_6
T_23_13_wire_logic_cluster/lc_0/in_3

End 

Net : n16539_cascade_
T_15_19_wire_logic_cluster/lc_0/ltout
T_15_19_wire_logic_cluster/lc_1/in_2

End 

Net : n19325
T_17_24_wire_logic_cluster/lc_5/cout
T_17_24_wire_logic_cluster/lc_6/in_3

End 

Net : iac_raw_buf_N_728
T_16_22_wire_logic_cluster/lc_4/out
T_17_22_lc_trk_g1_4
T_17_22_wire_logic_cluster/lc_0/in_1

T_16_22_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_45
T_17_18_sp4_h_l_1
T_21_18_sp4_h_l_4
T_22_18_lc_trk_g2_4
T_22_18_input_2_0
T_22_18_wire_logic_cluster/lc_0/in_2

T_16_22_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_3/in_3

T_16_22_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_45
T_17_22_sp4_h_l_2
T_20_22_sp4_v_t_39
T_19_23_lc_trk_g2_7
T_19_23_wire_logic_cluster/lc_0/in_1

T_16_22_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_6/in_0

T_16_22_wire_logic_cluster/lc_4/out
T_16_18_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_3/in_3

End 

Net : acadc_dtrig_i
T_15_22_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g1_4
T_16_22_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_2/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_0/in_1

T_15_22_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g1_4
T_15_22_wire_logic_cluster/lc_4/in_3

End 

Net : acadc_dtrig_v
T_15_22_wire_logic_cluster/lc_6/out
T_16_22_lc_trk_g1_6
T_16_22_wire_logic_cluster/lc_4/in_1

T_15_22_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g1_6
T_15_23_wire_logic_cluster/lc_2/in_1

T_15_22_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g0_6
T_15_23_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g3_6
T_15_22_wire_logic_cluster/lc_6/in_3

End 

Net : n21
T_19_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_6/in_1

End 

Net : acadc_skipCount_10
T_19_21_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g1_5
T_19_21_input_2_0
T_19_21_wire_logic_cluster/lc_0/in_2

T_19_21_wire_logic_cluster/lc_5/out
T_18_21_sp4_h_l_2
T_21_17_sp4_v_t_39
T_18_17_sp4_h_l_2
T_14_17_sp4_h_l_2
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_5/in_0

End 

Net : acadc_skipCount_14
T_18_22_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_1/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_16_22_sp4_h_l_3
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_38
T_10_20_lc_trk_g0_3
T_10_20_wire_logic_cluster/lc_6/in_3

T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_3/in_3

End 

Net : n20_adj_1496
T_19_20_wire_logic_cluster/lc_2/out
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_4/in_0

End 

Net : req_data_cnt_5
T_19_19_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g1_1
T_19_20_input_2_2
T_19_20_wire_logic_cluster/lc_2/in_2

T_19_19_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_43
T_17_20_sp4_h_l_11
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_4/in_1

T_19_19_wire_logic_cluster/lc_1/out
T_19_19_lc_trk_g1_1
T_19_19_wire_logic_cluster/lc_1/in_3

End 

Net : n21_adj_1494_cascade_
T_20_20_wire_logic_cluster/lc_2/ltout
T_20_20_wire_logic_cluster/lc_3/in_2

End 

Net : req_data_cnt_10
T_20_20_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_2/in_1

T_20_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_2
T_15_20_sp4_h_l_2
T_14_16_sp4_v_t_42
T_14_17_lc_trk_g2_2
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_5/in_0

End 

Net : acadc_skipCount_12
T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_0/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_18_sp4_v_t_46
T_20_18_sp4_h_l_4
T_21_18_lc_trk_g2_4
T_21_18_wire_logic_cluster/lc_1/in_3

T_19_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_3/in_0

End 

Net : n19332
T_20_21_wire_logic_cluster/lc_6/cout
T_20_21_wire_logic_cluster/lc_7/in_3

Net : data_index_9_N_212_7
T_9_25_wire_logic_cluster/lc_5/out
T_9_25_sp12_h_l_1
T_19_25_sp4_h_l_10
T_23_25_sp4_h_l_6
T_26_21_sp4_v_t_43
T_26_17_sp4_v_t_39
T_25_19_lc_trk_g0_2
T_25_19_input0_0
T_25_19_wire_bram/ram/RADDR_7
T_25_17_upADDR_7
T_25_17_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_9_25_sp12_h_l_1
T_19_25_sp4_h_l_10
T_23_25_sp4_h_l_6
T_26_21_sp4_v_t_43
T_26_17_sp4_v_t_39
T_25_19_lc_trk_g0_2
T_25_19_input0_0
T_25_19_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7
T_8_17_upADDR_7
T_8_17_wire_bram/ram/RADDR_7
T_8_15_upADDR_7
T_8_15_wire_bram/ram/RADDR_7
T_8_13_upADDR_7
T_8_13_wire_bram/ram/RADDR_7
T_8_11_upADDR_7
T_8_11_wire_bram/ram/RADDR_7
T_8_9_upADDR_7
T_8_9_wire_bram/ram/RADDR_7
T_8_7_upADDR_7
T_8_7_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7
T_8_17_upADDR_7
T_8_17_wire_bram/ram/RADDR_7
T_8_15_upADDR_7
T_8_15_wire_bram/ram/RADDR_7
T_8_13_upADDR_7
T_8_13_wire_bram/ram/RADDR_7
T_8_11_upADDR_7
T_8_11_wire_bram/ram/RADDR_7
T_8_9_upADDR_7
T_8_9_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7
T_8_17_upADDR_7
T_8_17_wire_bram/ram/RADDR_7
T_8_15_upADDR_7
T_8_15_wire_bram/ram/RADDR_7
T_8_13_upADDR_7
T_8_13_wire_bram/ram/RADDR_7
T_8_11_upADDR_7
T_8_11_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7
T_8_17_upADDR_7
T_8_17_wire_bram/ram/RADDR_7
T_8_15_upADDR_7
T_8_15_wire_bram/ram/RADDR_7
T_8_13_upADDR_7
T_8_13_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7
T_8_17_upADDR_7
T_8_17_wire_bram/ram/RADDR_7
T_8_15_upADDR_7
T_8_15_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7
T_8_17_upADDR_7
T_8_17_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7
T_8_19_upADDR_7
T_8_19_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7
T_8_21_upADDR_7
T_8_21_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7
T_8_23_upADDR_7
T_8_23_wire_bram/ram/RADDR_7

T_9_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g3_5
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7

End 

Net : n7_adj_1535
T_20_21_wire_logic_cluster/lc_7/out
T_10_21_sp12_h_l_1
T_9_21_sp12_v_t_22
T_9_25_lc_trk_g3_1
T_9_25_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_7/out
T_20_18_sp4_v_t_38
T_17_22_sp4_h_l_3
T_13_22_sp4_h_l_6
T_12_22_lc_trk_g1_6
T_12_22_wire_logic_cluster/lc_6/in_3

End 

Net : n24
T_18_22_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g0_7
T_18_21_wire_logic_cluster/lc_6/in_3

End 

Net : acadc_skipCount_9
T_18_23_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g0_7
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

T_18_23_wire_logic_cluster/lc_7/out
T_18_18_sp12_v_t_22
T_7_18_sp12_h_l_1
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_2/in_3

T_18_23_wire_logic_cluster/lc_7/out
T_18_23_lc_trk_g1_7
T_18_23_wire_logic_cluster/lc_7/in_3

End 

Net : n11944_cascade_
T_14_16_wire_logic_cluster/lc_5/ltout
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : n14735
T_14_16_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_38
T_11_17_sp4_h_l_8
T_14_17_sp4_v_t_36
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_42
T_12_18_sp4_h_l_0
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_38
T_11_17_sp4_h_l_8
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_38
T_11_17_sp4_h_l_8
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_38
T_11_17_sp4_h_l_8
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_38
T_11_17_sp4_h_l_8
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_7/out
T_12_16_sp12_h_l_1
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_7/out
T_14_11_sp12_v_t_22
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_5/s_r

End 

Net : n11941_cascade_
T_14_16_wire_logic_cluster/lc_6/ltout
T_14_16_wire_logic_cluster/lc_7/in_2

End 

Net : n25_adj_1592_cascade_
T_14_16_wire_logic_cluster/lc_4/ltout
T_14_16_wire_logic_cluster/lc_5/in_2

End 

Net : n7_adj_1537
T_20_21_wire_logic_cluster/lc_6/out
T_20_15_sp12_v_t_23
T_20_25_lc_trk_g3_4
T_20_25_wire_logic_cluster/lc_4/in_3

T_20_21_wire_logic_cluster/lc_6/out
T_20_15_sp12_v_t_23
T_20_23_lc_trk_g3_0
T_20_23_wire_logic_cluster/lc_2/in_3

End 

Net : n19331
T_20_21_wire_logic_cluster/lc_5/cout
T_20_21_wire_logic_cluster/lc_6/in_3

Net : data_index_9_N_212_6
T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6
T_8_17_upADDR_6
T_8_17_wire_bram/ram/RADDR_6
T_8_15_upADDR_6
T_8_15_wire_bram/ram/RADDR_6
T_8_13_upADDR_6
T_8_13_wire_bram/ram/RADDR_6
T_8_11_upADDR_6
T_8_11_wire_bram/ram/RADDR_6
T_8_9_upADDR_6
T_8_9_wire_bram/ram/RADDR_6
T_8_7_upADDR_6
T_8_7_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6
T_8_17_upADDR_6
T_8_17_wire_bram/ram/RADDR_6
T_8_15_upADDR_6
T_8_15_wire_bram/ram/RADDR_6
T_8_13_upADDR_6
T_8_13_wire_bram/ram/RADDR_6
T_8_11_upADDR_6
T_8_11_wire_bram/ram/RADDR_6
T_8_9_upADDR_6
T_8_9_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6
T_8_17_upADDR_6
T_8_17_wire_bram/ram/RADDR_6
T_8_15_upADDR_6
T_8_15_wire_bram/ram/RADDR_6
T_8_13_upADDR_6
T_8_13_wire_bram/ram/RADDR_6
T_8_11_upADDR_6
T_8_11_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6
T_8_17_upADDR_6
T_8_17_wire_bram/ram/RADDR_6
T_8_15_upADDR_6
T_8_15_wire_bram/ram/RADDR_6
T_8_13_upADDR_6
T_8_13_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6
T_8_17_upADDR_6
T_8_17_wire_bram/ram/RADDR_6
T_8_15_upADDR_6
T_8_15_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6
T_8_17_upADDR_6
T_8_17_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6
T_8_19_upADDR_6
T_8_19_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6
T_8_21_upADDR_6
T_8_21_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6
T_8_23_upADDR_6
T_8_23_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_44
T_22_21_sp4_h_l_9
T_25_17_sp4_v_t_44
T_25_19_lc_trk_g2_1
T_25_19_input0_1
T_25_19_wire_bram/ram/RADDR_6
T_25_17_upADDR_6
T_25_17_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_44
T_22_21_sp4_h_l_9
T_25_17_sp4_v_t_44
T_25_19_lc_trk_g2_1
T_25_19_input0_1
T_25_19_wire_bram/ram/RADDR_6

T_20_25_wire_logic_cluster/lc_4/out
T_21_25_sp12_h_l_0
T_9_25_sp12_h_l_0
T_8_25_lc_trk_g1_0
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6

End 

Net : req_data_cnt_3
T_19_20_wire_logic_cluster/lc_6/out
T_19_20_lc_trk_g1_6
T_19_20_wire_logic_cluster/lc_2/in_3

T_19_20_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_36
T_16_21_sp4_h_l_6
T_17_21_lc_trk_g3_6
T_17_21_wire_logic_cluster/lc_2/in_1

T_19_20_wire_logic_cluster/lc_6/out
T_19_20_lc_trk_g1_6
T_19_20_wire_logic_cluster/lc_6/in_3

End 

Net : req_data_cnt_8
T_20_19_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_6/in_3

T_20_19_wire_logic_cluster/lc_2/out
T_20_17_sp12_v_t_23
T_9_17_sp12_h_l_0
T_12_17_lc_trk_g0_0
T_12_17_wire_logic_cluster/lc_5/in_1

T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g1_2
T_20_19_wire_logic_cluster/lc_2/in_3

End 

Net : n19324
T_17_24_wire_logic_cluster/lc_4/cout
T_17_24_wire_logic_cluster/lc_5/in_3

Net : comm_cmd_3
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_19_18_lc_trk_g2_4
T_19_18_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_19_18_lc_trk_g3_4
T_19_18_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_7
T_14_17_lc_trk_g1_2
T_14_17_input_2_7
T_14_17_wire_logic_cluster/lc_7/in_2

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_7
T_13_17_sp4_v_t_36
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_12_sp4_v_t_46
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_7
T_10_17_sp4_h_l_7
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_7
T_10_17_sp4_h_l_3
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_7
T_13_17_sp4_v_t_36
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_7_sp12_v_t_22
T_17_19_sp12_h_l_1
T_24_19_lc_trk_g0_1
T_24_19_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_20_20_sp4_h_l_10
T_22_20_lc_trk_g3_7
T_22_20_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_6
T_20_16_sp4_v_t_46
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_12_16_sp4_h_l_11
T_11_16_lc_trk_g1_3
T_11_16_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_14_17_sp4_h_l_7
T_10_17_sp4_h_l_7
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_13_17_sp4_v_t_44
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_19_20_sp4_v_t_37
T_18_23_lc_trk_g2_5
T_18_23_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_42
T_17_13_lc_trk_g3_2
T_17_13_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_18_18_lc_trk_g1_4
T_18_18_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_14_17_lc_trk_g0_6
T_14_17_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_40
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_7_sp12_v_t_22
T_17_19_sp12_h_l_1
T_21_19_lc_trk_g1_2
T_21_19_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_12_16_sp4_h_l_11
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_15_16_sp4_v_t_40
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_19_18_lc_trk_g2_4
T_19_18_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_36
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_7_sp12_v_t_22
T_17_19_sp12_h_l_1
T_21_19_lc_trk_g1_2
T_21_19_input_2_7
T_21_19_wire_logic_cluster/lc_7/in_2

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_14_17_lc_trk_g0_6
T_14_17_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_15_sp12_v_t_22
T_16_20_lc_trk_g2_6
T_16_20_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_3/in_0

End 

Net : acadc_skipCount_15
T_18_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_7/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_42
T_18_15_sp4_v_t_42
T_15_15_sp4_h_l_7
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_0/in_3

T_18_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_1/in_3

End 

Net : n20507
T_22_16_wire_logic_cluster/lc_6/out
T_20_16_sp4_h_l_9
T_19_16_lc_trk_g1_1
T_19_16_wire_logic_cluster/lc_7/in_3

T_22_16_wire_logic_cluster/lc_6/out
T_20_16_sp4_h_l_9
T_16_16_sp4_h_l_5
T_15_16_sp4_v_t_46
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_2/in_3

End 

Net : n12080_cascade_
T_19_17_wire_logic_cluster/lc_2/ltout
T_19_17_wire_logic_cluster/lc_3/in_2

End 

Net : n19310
T_22_19_wire_logic_cluster/lc_6/cout
T_22_19_wire_logic_cluster/lc_7/in_3

End 

Net : n14749
T_19_17_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_38
T_16_16_sp4_h_l_9
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_17_wire_logic_cluster/lc_3/out
T_19_16_sp12_v_t_22
T_19_18_lc_trk_g3_5
T_19_18_wire_logic_cluster/lc_5/s_r

End 

Net : n16_adj_1570
T_19_16_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g0_7
T_19_17_wire_logic_cluster/lc_2/in_3

End 

Net : n18824_cascade_
T_22_16_wire_logic_cluster/lc_5/ltout
T_22_16_wire_logic_cluster/lc_6/in_2

End 

Net : req_data_cnt_12
T_19_21_wire_logic_cluster/lc_6/out
T_20_20_lc_trk_g3_6
T_20_20_wire_logic_cluster/lc_2/in_3

T_19_21_wire_logic_cluster/lc_6/out
T_19_21_sp4_h_l_1
T_22_17_sp4_v_t_36
T_23_17_sp4_h_l_6
T_24_17_lc_trk_g2_6
T_24_17_wire_logic_cluster/lc_7/in_3

T_19_21_wire_logic_cluster/lc_6/out
T_19_21_sp4_h_l_1
T_19_21_lc_trk_g1_4
T_19_21_wire_logic_cluster/lc_6/in_3

End 

Net : n17336
T_20_21_wire_logic_cluster/lc_5/out
T_20_22_lc_trk_g0_5
T_20_22_wire_logic_cluster/lc_4/in_3

T_20_21_wire_logic_cluster/lc_5/out
T_21_21_lc_trk_g0_5
T_21_21_wire_logic_cluster/lc_0/in_3

End 

Net : data_index_9_N_212_5
T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5
T_8_17_upADDR_5
T_8_17_wire_bram/ram/RADDR_5
T_8_15_upADDR_5
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5
T_8_9_upADDR_5
T_8_9_wire_bram/ram/RADDR_5
T_8_7_upADDR_5
T_8_7_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5
T_8_17_upADDR_5
T_8_17_wire_bram/ram/RADDR_5
T_8_15_upADDR_5
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5
T_8_9_upADDR_5
T_8_9_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5
T_8_17_upADDR_5
T_8_17_wire_bram/ram/RADDR_5
T_8_15_upADDR_5
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5
T_8_11_upADDR_5
T_8_11_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5
T_8_17_upADDR_5
T_8_17_wire_bram/ram/RADDR_5
T_8_15_upADDR_5
T_8_15_wire_bram/ram/RADDR_5
T_8_13_upADDR_5
T_8_13_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5
T_8_17_upADDR_5
T_8_17_wire_bram/ram/RADDR_5
T_8_15_upADDR_5
T_8_15_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5
T_8_17_upADDR_5
T_8_17_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5
T_8_19_upADDR_5
T_8_19_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5
T_8_21_upADDR_5
T_8_21_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5
T_8_23_upADDR_5
T_8_23_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_22_22_sp4_h_l_3
T_25_18_sp4_v_t_44
T_25_19_lc_trk_g2_4
T_25_19_input0_2
T_25_19_wire_bram/ram/RADDR_5
T_25_17_upADDR_5
T_25_17_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_9_22_sp12_h_l_0
T_8_22_sp12_v_t_23
T_8_25_lc_trk_g3_3
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5

T_20_22_wire_logic_cluster/lc_4/out
T_21_22_sp12_h_l_0
T_22_22_sp4_h_l_3
T_25_18_sp4_v_t_44
T_25_19_lc_trk_g2_4
T_25_19_input0_2
T_25_19_wire_bram/ram/RADDR_5

End 

Net : n19330
T_20_21_wire_logic_cluster/lc_4/cout
T_20_21_wire_logic_cluster/lc_5/in_3

Net : req_data_cnt_6
T_20_18_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g1_1
T_20_19_wire_logic_cluster/lc_3/in_3

T_20_18_wire_logic_cluster/lc_1/out
T_16_18_sp12_h_l_1
T_15_18_sp12_v_t_22
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_6/in_3

T_20_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : n20534
T_22_14_wire_logic_cluster/lc_7/out
T_22_14_sp4_h_l_3
T_26_14_sp4_h_l_11
T_22_14_sp4_h_l_7
T_22_14_lc_trk_g0_2
T_22_14_wire_logic_cluster/lc_1/cen

End 

Net : n19323
T_17_24_wire_logic_cluster/lc_3/cout
T_17_24_wire_logic_cluster/lc_4/in_3

Net : n4
T_21_21_wire_logic_cluster/lc_7/out
T_11_21_sp12_h_l_1
T_22_9_sp12_v_t_22
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_7/in_1

End 

Net : n19326
T_20_21_wire_logic_cluster/lc_0/cout
T_20_21_wire_logic_cluster/lc_1/in_3

Net : data_index_9_N_212_1
T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1
T_8_15_upADDR_1
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1
T_8_9_upADDR_1
T_8_9_wire_bram/ram/RADDR_1
T_8_7_upADDR_1
T_8_7_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1
T_8_15_upADDR_1
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1
T_8_9_upADDR_1
T_8_9_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1
T_8_15_upADDR_1
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1
T_8_11_upADDR_1
T_8_11_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1
T_8_15_upADDR_1
T_8_15_wire_bram/ram/RADDR_1
T_8_13_upADDR_1
T_8_13_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1
T_8_15_upADDR_1
T_8_15_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1
T_8_17_upADDR_1
T_8_17_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1
T_8_19_upADDR_1
T_8_19_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1
T_8_21_upADDR_1
T_8_21_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1
T_8_23_upADDR_1
T_8_23_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_25_lc_trk_g2_6
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_21_22_sp4_v_t_38
T_22_22_sp4_h_l_8
T_25_18_sp4_v_t_45
T_25_19_lc_trk_g3_5
T_25_19_input0_6
T_25_19_wire_bram/ram/RADDR_1
T_25_17_upADDR_1
T_25_17_wire_bram/ram/RADDR_1

T_20_24_wire_logic_cluster/lc_5/out
T_21_22_sp4_v_t_38
T_22_22_sp4_h_l_8
T_25_18_sp4_v_t_45
T_25_19_lc_trk_g3_5
T_25_19_input0_6
T_25_19_wire_bram/ram/RADDR_1

End 

Net : n7_adj_1546
T_20_21_wire_logic_cluster/lc_1/out
T_20_18_sp12_v_t_22
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_1/out
T_20_18_sp12_v_t_22
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_1/in_3

End 

Net : n7_adj_1544
T_20_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_1
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_0/in_3

T_20_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_1
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_4/in_3

End 

Net : data_index_9_N_212_2
T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2
T_8_15_upADDR_2
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2
T_8_9_upADDR_2
T_8_9_wire_bram/ram/RADDR_2
T_8_7_upADDR_2
T_8_7_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2
T_8_15_upADDR_2
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2
T_8_9_upADDR_2
T_8_9_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2
T_8_15_upADDR_2
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2
T_8_11_upADDR_2
T_8_11_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2
T_8_15_upADDR_2
T_8_15_wire_bram/ram/RADDR_2
T_8_13_upADDR_2
T_8_13_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2
T_8_15_upADDR_2
T_8_15_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2
T_8_17_upADDR_2
T_8_17_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2
T_8_19_upADDR_2
T_8_19_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2
T_8_21_upADDR_2
T_8_21_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2
T_8_23_upADDR_2
T_8_23_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_14_21_sp4_h_l_1
T_10_21_sp4_h_l_4
T_9_21_sp4_v_t_41
T_8_25_lc_trk_g1_4
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_22_21_sp4_h_l_8
T_25_17_sp4_v_t_45
T_25_19_lc_trk_g3_0
T_25_19_input0_5
T_25_19_wire_bram/ram/RADDR_2
T_25_17_upADDR_2
T_25_17_wire_bram/ram/RADDR_2

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_22_21_sp4_h_l_8
T_25_17_sp4_v_t_45
T_25_19_lc_trk_g3_0
T_25_19_input0_5
T_25_19_wire_bram/ram/RADDR_2

End 

Net : n19327
T_20_21_wire_logic_cluster/lc_1/cout
T_20_21_wire_logic_cluster/lc_2/in_3

Net : n19309
T_22_19_wire_logic_cluster/lc_5/cout
T_22_19_wire_logic_cluster/lc_6/in_3

Net : n7_adj_1542
T_20_21_wire_logic_cluster/lc_3/out
T_14_21_sp12_h_l_1
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_14_21_sp12_h_l_1
T_16_21_lc_trk_g0_6
T_16_21_wire_logic_cluster/lc_0/in_0

End 

Net : data_index_9_N_212_3
T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3
T_8_15_upADDR_3
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3
T_8_9_upADDR_3
T_8_9_wire_bram/ram/RADDR_3
T_8_7_upADDR_3
T_8_7_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3
T_8_15_upADDR_3
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3
T_8_9_upADDR_3
T_8_9_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3
T_8_15_upADDR_3
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3
T_8_11_upADDR_3
T_8_11_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3
T_8_15_upADDR_3
T_8_15_wire_bram/ram/RADDR_3
T_8_13_upADDR_3
T_8_13_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3
T_8_15_upADDR_3
T_8_15_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3
T_8_17_upADDR_3
T_8_17_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3
T_8_19_upADDR_3
T_8_19_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_7
T_22_21_sp4_h_l_7
T_25_17_sp4_v_t_36
T_25_19_lc_trk_g3_1
T_25_19_input0_4
T_25_19_wire_bram/ram/RADDR_3
T_25_17_upADDR_3
T_25_17_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3
T_8_21_upADDR_3
T_8_21_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_18_21_sp4_h_l_7
T_22_21_sp4_h_l_7
T_25_17_sp4_v_t_36
T_25_19_lc_trk_g3_1
T_25_19_input0_4
T_25_19_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3
T_8_23_upADDR_3
T_8_23_wire_bram/ram/RADDR_3

T_16_21_wire_logic_cluster/lc_5/out
T_14_21_sp4_h_l_7
T_10_21_sp4_h_l_10
T_9_21_sp4_v_t_47
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3

End 

Net : n19328
T_20_21_wire_logic_cluster/lc_2/cout
T_20_21_wire_logic_cluster/lc_3/in_3

Net : n19322
T_17_24_wire_logic_cluster/lc_2/cout
T_17_24_wire_logic_cluster/lc_3/in_3

Net : n19308
T_22_19_wire_logic_cluster/lc_4/cout
T_22_19_wire_logic_cluster/lc_5/in_3

Net : n12_adj_1539_cascade_
T_23_16_wire_logic_cluster/lc_3/ltout
T_23_16_wire_logic_cluster/lc_4/in_2

End 

Net : n12164
T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_18_16_sp4_h_l_3
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_5/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_17_16_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_17_16_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_17_16_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_17_16_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_17_16_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_17_16_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_17_16_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_0
T_18_16_sp4_h_l_0
T_17_16_sp4_v_t_43
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

End 

Net : n20563_cascade_
T_23_16_wire_logic_cluster/lc_2/ltout
T_23_16_wire_logic_cluster/lc_3/in_2

End 

Net : n14763
T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/s_r

T_17_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_5/s_r

End 

Net : n18_adj_1587
T_15_23_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_37
T_16_21_lc_trk_g3_5
T_16_21_wire_logic_cluster/lc_4/in_0

End 

Net : acadc_skipCount_1
T_18_23_wire_logic_cluster/lc_0/out
T_15_23_sp12_h_l_0
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_6/in_3

T_18_23_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_37
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_7/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_18_23_lc_trk_g3_1
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

End 

Net : data_index_9_N_212_0
T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0
T_8_15_upADDR_0
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0
T_8_9_upADDR_0
T_8_9_wire_bram/ram/RADDR_0
T_8_7_upADDR_0
T_8_7_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0
T_8_15_upADDR_0
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0
T_8_9_upADDR_0
T_8_9_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0
T_8_15_upADDR_0
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0
T_8_11_upADDR_0
T_8_11_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0
T_8_15_upADDR_0
T_8_15_wire_bram/ram/RADDR_0
T_8_13_upADDR_0
T_8_13_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0
T_8_15_upADDR_0
T_8_15_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0
T_8_17_upADDR_0
T_8_17_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0
T_8_19_upADDR_0
T_8_19_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0
T_8_21_upADDR_0
T_8_21_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0
T_8_23_upADDR_0
T_8_23_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_12_21_sp12_h_l_1
T_22_21_sp4_h_l_10
T_25_17_sp4_v_t_47
T_25_19_lc_trk_g3_2
T_25_19_input0_7
T_25_19_wire_bram/ram/RADDR_0
T_25_17_upADDR_0
T_25_17_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_sp4_h_l_7
T_15_21_sp4_v_t_42
T_12_25_sp4_h_l_0
T_8_25_sp4_h_l_0
T_8_25_lc_trk_g0_5
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0

T_16_21_wire_logic_cluster/lc_1/out
T_12_21_sp12_h_l_1
T_22_21_sp4_h_l_10
T_25_17_sp4_v_t_47
T_25_19_lc_trk_g3_2
T_25_19_input0_7
T_25_19_wire_bram/ram/RADDR_0

End 

Net : n7_adj_1515
T_20_21_wire_logic_cluster/lc_0/out
T_17_21_sp12_h_l_0
T_16_21_lc_trk_g0_0
T_16_21_wire_logic_cluster/lc_1/in_1

T_20_21_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g0_0
T_20_22_wire_logic_cluster/lc_5/in_1

End 

Net : comm_cmd_2
T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_20_19_lc_trk_g0_0
T_20_19_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_46
T_19_22_lc_trk_g1_6
T_19_22_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_46
T_18_22_lc_trk_g3_6
T_18_22_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_46
T_20_23_sp4_h_l_5
T_21_23_lc_trk_g2_5
T_21_23_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_46
T_19_15_sp4_v_t_42
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_10_17_sp4_h_l_4
T_9_17_lc_trk_g0_4
T_9_17_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_45
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_18_17_sp4_h_l_11
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_12_19_sp4_h_l_1
T_11_15_sp4_v_t_43
T_10_16_lc_trk_g3_3
T_10_16_wire_logic_cluster/lc_6/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_45
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_10_17_sp4_h_l_4
T_9_17_sp4_v_t_41
T_9_20_lc_trk_g1_1
T_9_20_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_18_17_sp4_h_l_11
T_21_17_sp4_v_t_46
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_15_25_lc_trk_g2_0
T_15_25_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_12_19_sp4_h_l_1
T_11_19_sp4_v_t_42
T_10_20_lc_trk_g3_2
T_10_20_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_18_17_sp4_h_l_11
T_21_17_sp4_v_t_41
T_21_19_lc_trk_g2_4
T_21_19_input_2_0
T_21_19_wire_logic_cluster/lc_0/in_2

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_18_17_sp4_h_l_11
T_21_13_sp4_v_t_46
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_13_13_sp4_v_t_36
T_12_15_lc_trk_g1_1
T_12_15_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_18_17_sp4_h_l_11
T_21_17_sp4_v_t_41
T_21_19_lc_trk_g2_4
T_21_19_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_10_17_sp4_h_l_4
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_10_17_sp4_h_l_4
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_23_19_sp4_v_t_40
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_21_sp4_v_t_46
T_16_24_lc_trk_g3_6
T_16_24_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_46
T_19_21_lc_trk_g3_3
T_19_21_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_12_19_sp4_h_l_1
T_11_19_sp4_v_t_42
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_1/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_10_17_sp4_h_l_4
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_0/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_45
T_12_21_lc_trk_g2_0
T_12_21_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_45
T_13_21_sp4_v_t_41
T_13_22_lc_trk_g2_1
T_13_22_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_18_17_sp4_h_l_11
T_21_13_sp4_v_t_46
T_20_14_lc_trk_g3_6
T_20_14_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_46
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_19_15_sp4_v_t_47
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_2/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_19_19_sp4_v_t_46
T_18_23_lc_trk_g2_3
T_18_23_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_45
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_45
T_13_20_lc_trk_g1_5
T_13_20_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_45
T_12_20_lc_trk_g3_5
T_12_20_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_13_17_sp4_v_t_39
T_12_18_lc_trk_g2_7
T_12_18_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_6/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_19_sp4_h_l_2
T_20_19_sp4_h_l_5
T_19_15_sp4_v_t_47
T_19_18_lc_trk_g0_7
T_19_18_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_10_17_sp4_h_l_4
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_6/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_2/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_21_lc_trk_g0_0
T_17_21_wire_logic_cluster/lc_2/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_20_lc_trk_g0_5
T_17_20_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_2/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_13_sp12_v_t_23
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_18_17_sp4_h_l_11
T_21_17_sp4_v_t_41
T_21_19_lc_trk_g3_4
T_21_19_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_17_sp4_h_l_8
T_18_17_sp4_h_l_11
T_21_17_sp4_v_t_41
T_21_19_lc_trk_g3_4
T_21_19_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g0_0
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

End 

Net : n8780
T_19_22_wire_logic_cluster/lc_2/out
T_19_22_sp4_h_l_9
T_15_22_sp4_h_l_9
T_15_22_lc_trk_g0_4
T_15_22_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_19_22_sp4_h_l_9
T_15_22_sp4_h_l_9
T_11_22_sp4_h_l_0
T_12_22_lc_trk_g2_0
T_12_22_wire_logic_cluster/lc_5/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g3_2
T_18_21_wire_logic_cluster/lc_2/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_7/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g3_2
T_18_22_wire_logic_cluster/lc_4/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_37
T_20_24_lc_trk_g0_5
T_20_24_wire_logic_cluster/lc_4/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g3_2
T_19_22_wire_logic_cluster/lc_6/in_3

T_19_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_37
T_20_17_sp4_v_t_45
T_19_19_lc_trk_g0_3
T_19_19_wire_logic_cluster/lc_5/in_0

End 

Net : n11324
T_19_18_wire_logic_cluster/lc_6/out
T_19_12_sp12_v_t_23
T_19_22_lc_trk_g2_4
T_19_22_input_2_2
T_19_22_wire_logic_cluster/lc_2/in_2

T_19_18_wire_logic_cluster/lc_6/out
T_19_18_sp4_h_l_1
T_15_18_sp4_h_l_9
T_14_18_sp4_v_t_38
T_13_22_lc_trk_g1_3
T_13_22_wire_logic_cluster/lc_1/in_1

End 

Net : n8_adj_1536
T_15_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_7
T_11_22_sp4_h_l_10
T_10_22_sp4_v_t_47
T_9_25_lc_trk_g3_7
T_9_25_wire_logic_cluster/lc_5/in_1

T_15_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_7
T_11_22_sp4_h_l_10
T_12_22_lc_trk_g3_2
T_12_22_wire_logic_cluster/lc_6/in_1

End 

Net : comm_cmd_1
T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_18_19_sp4_h_l_8
T_20_19_lc_trk_g2_5
T_20_19_input_2_5
T_20_19_wire_logic_cluster/lc_5/in_2

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_13_22_lc_trk_g0_1
T_13_22_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_10_sp12_v_t_23
T_13_22_sp12_h_l_0
T_19_22_lc_trk_g0_7
T_19_22_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_41
T_13_18_sp4_h_l_10
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_10_sp12_v_t_23
T_13_22_sp12_h_l_0
T_16_22_sp4_h_l_5
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_10_sp12_v_t_23
T_13_22_sp12_h_l_0
T_16_22_sp4_h_l_5
T_15_22_sp4_v_t_40
T_15_25_lc_trk_g1_0
T_15_25_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_9_17_sp4_h_l_7
T_9_17_lc_trk_g0_2
T_9_17_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_11
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_18_19_sp4_h_l_8
T_21_19_sp4_v_t_45
T_21_23_lc_trk_g0_0
T_21_23_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_13_23_sp4_v_t_42
T_13_24_lc_trk_g3_2
T_13_24_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_17_17_sp4_h_l_3
T_21_17_sp4_h_l_11
T_25_17_sp4_h_l_7
T_24_17_lc_trk_g0_7
T_24_17_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_41
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_10_16_sp4_h_l_9
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_10_sp12_v_t_23
T_13_22_sp12_h_l_0
T_16_22_sp4_h_l_5
T_15_22_sp4_v_t_40
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_10_16_sp4_h_l_9
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_18_19_sp4_h_l_8
T_22_19_sp4_h_l_11
T_21_19_lc_trk_g1_3
T_21_19_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_sp12_h_l_0
T_10_16_sp12_v_t_23
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_10_16_sp4_h_l_9
T_9_16_sp4_v_t_38
T_9_20_lc_trk_g1_3
T_9_20_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_4
T_9_19_lc_trk_g0_4
T_9_19_input_2_0
T_9_19_wire_logic_cluster/lc_0/in_2

T_12_16_wire_logic_cluster/lc_6/out
T_12_10_sp12_v_t_23
T_13_22_sp12_h_l_0
T_12_22_sp4_h_l_1
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_15_sp4_h_l_1
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_15_sp4_h_l_1
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_10_sp12_v_t_23
T_13_22_sp12_h_l_0
T_16_22_sp4_h_l_5
T_15_22_sp4_v_t_40
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_sp12_h_l_0
T_19_16_lc_trk_g0_3
T_19_16_input_2_5
T_19_16_wire_logic_cluster/lc_5/in_2

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_10_19_sp4_h_l_4
T_10_19_lc_trk_g1_1
T_10_19_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_sp12_h_l_0
T_10_16_sp12_v_t_23
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_14_23_sp4_h_l_10
T_14_23_lc_trk_g1_7
T_14_23_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_41
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_13_23_lc_trk_g1_4
T_13_23_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_16_20_sp4_h_l_7
T_18_20_lc_trk_g3_2
T_18_20_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_16_20_sp4_h_l_7
T_19_16_sp4_v_t_36
T_18_18_lc_trk_g1_1
T_18_18_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_41
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_16_17_sp4_v_t_37
T_17_21_sp4_h_l_6
T_19_21_lc_trk_g2_3
T_19_21_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g1_6
T_11_17_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_17_17_sp4_h_l_3
T_20_13_sp4_v_t_44
T_20_14_lc_trk_g3_4
T_20_14_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_13_23_lc_trk_g1_4
T_13_23_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_6/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_16_20_sp4_h_l_7
T_19_16_sp4_v_t_36
T_18_18_lc_trk_g1_1
T_18_18_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_12_21_lc_trk_g0_4
T_12_21_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_15_sp4_h_l_1
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_13_21_lc_trk_g2_4
T_13_21_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_15_20_sp4_v_t_44
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_14_23_sp4_h_l_10
T_18_23_sp4_h_l_1
T_18_23_lc_trk_g0_4
T_18_23_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_12_17_sp4_v_t_44
T_12_20_lc_trk_g0_4
T_12_20_input_2_6
T_12_20_wire_logic_cluster/lc_6/in_2

T_12_16_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g0_6
T_12_17_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_sp4_v_t_41
T_13_20_lc_trk_g2_1
T_13_20_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_16_17_sp4_v_t_37
T_17_21_sp4_h_l_6
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_lc_trk_g1_0
T_13_19_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_14_sp4_v_t_41
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g0_6
T_12_17_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_16_17_sp4_v_t_37
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_5/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_16_20_sp4_h_l_1
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_0/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_18_19_sp4_h_l_8
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_7/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_12_16_lc_trk_g0_4
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_18_19_sp4_h_l_8
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_12_17_sp4_v_t_44
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_12_17_sp4_v_t_44
T_12_20_lc_trk_g1_4
T_12_20_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_16_17_sp4_v_t_37
T_17_21_sp4_h_l_6
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_1/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_18_19_sp4_h_l_8
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_6/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_5/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_16_17_sp4_v_t_37
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_16_17_sp4_v_t_37
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_18_19_sp4_h_l_8
T_17_19_lc_trk_g0_0
T_17_19_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_17_19_sp4_v_t_45
T_17_20_lc_trk_g3_5
T_17_20_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g0_6
T_12_17_wire_logic_cluster/lc_2/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_13_sp4_v_t_36
T_13_17_sp4_h_l_7
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_18_19_sp4_h_l_8
T_22_19_sp4_h_l_11
T_21_19_lc_trk_g1_3
T_21_19_wire_logic_cluster/lc_6/in_0

T_12_16_wire_logic_cluster/lc_6/out
T_13_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_18_19_sp4_h_l_8
T_22_19_sp4_h_l_11
T_21_19_lc_trk_g1_3
T_21_19_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_6/out
T_12_16_sp4_h_l_1
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_6/in_0

End 

Net : acadc_skipCount_4
T_18_23_wire_logic_cluster/lc_5/out
T_16_23_sp4_h_l_7
T_15_23_lc_trk_g0_7
T_15_23_wire_logic_cluster/lc_6/in_1

T_18_23_wire_logic_cluster/lc_5/out
T_18_19_sp4_v_t_47
T_17_20_lc_trk_g3_7
T_17_20_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_5/in_3

End 

Net : n11810
T_22_15_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g0_0
T_22_14_wire_logic_cluster/lc_5/in_1

End 

Net : n4_adj_1483_cascade_
T_22_14_wire_logic_cluster/lc_5/ltout
T_22_14_wire_logic_cluster/lc_6/in_2

End 

Net : n20536
T_22_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_37
T_20_14_sp4_h_l_6
T_23_14_sp4_v_t_43
T_23_17_lc_trk_g1_3
T_23_17_wire_logic_cluster/lc_4/cen

End 

Net : n20510
T_22_14_wire_logic_cluster/lc_6/out
T_22_15_lc_trk_g1_6
T_22_15_wire_logic_cluster/lc_2/in_3

End 

Net : n19321
T_17_24_wire_logic_cluster/lc_1/cout
T_17_24_wire_logic_cluster/lc_2/in_3

Net : n7_adj_1540
T_20_21_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g0_4
T_19_22_wire_logic_cluster/lc_7/in_3

T_20_21_wire_logic_cluster/lc_4/out
T_19_22_lc_trk_g0_4
T_19_22_wire_logic_cluster/lc_1/in_3

End 

Net : n19329
T_20_21_wire_logic_cluster/lc_3/cout
T_20_21_wire_logic_cluster/lc_4/in_3

Net : data_index_9_N_212_4
T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4
T_8_17_upADDR_4
T_8_17_wire_bram/ram/RADDR_4
T_8_15_upADDR_4
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4
T_8_9_upADDR_4
T_8_9_wire_bram/ram/RADDR_4
T_8_7_upADDR_4
T_8_7_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4
T_8_17_upADDR_4
T_8_17_wire_bram/ram/RADDR_4
T_8_15_upADDR_4
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4
T_8_9_upADDR_4
T_8_9_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4
T_8_17_upADDR_4
T_8_17_wire_bram/ram/RADDR_4
T_8_15_upADDR_4
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4
T_8_11_upADDR_4
T_8_11_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4
T_8_17_upADDR_4
T_8_17_wire_bram/ram/RADDR_4
T_8_15_upADDR_4
T_8_15_wire_bram/ram/RADDR_4
T_8_13_upADDR_4
T_8_13_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4
T_8_17_upADDR_4
T_8_17_wire_bram/ram/RADDR_4
T_8_15_upADDR_4
T_8_15_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4
T_8_17_upADDR_4
T_8_17_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4
T_8_19_upADDR_4
T_8_19_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4
T_8_21_upADDR_4
T_8_21_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_19_19_sp4_v_t_38
T_20_19_sp4_h_l_3
T_24_19_sp4_h_l_3
T_25_19_lc_trk_g2_3
T_25_19_input0_3
T_25_19_wire_bram/ram/RADDR_4
T_25_17_upADDR_4
T_25_17_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4
T_8_23_upADDR_4
T_8_23_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_19_19_sp4_v_t_38
T_20_19_sp4_h_l_3
T_24_19_sp4_h_l_3
T_25_19_lc_trk_g2_3
T_25_19_input0_3
T_25_19_wire_bram/ram/RADDR_4

T_19_22_wire_logic_cluster/lc_7/out
T_9_22_sp12_h_l_1
T_8_22_sp12_v_t_22
T_8_25_lc_trk_g3_2
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4

End 

Net : n19307
T_22_19_wire_logic_cluster/lc_3/cout
T_22_19_wire_logic_cluster/lc_4/in_3

Net : n21143_cascade_
T_14_16_wire_logic_cluster/lc_0/ltout
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : n14756
T_14_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_39
T_12_15_sp4_h_l_8
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_39
T_12_15_sp4_h_l_8
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_39
T_12_15_sp4_h_l_8
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_39
T_12_15_sp4_h_l_8
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_39
T_12_15_sp4_h_l_8
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_39
T_12_15_sp4_h_l_8
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_39
T_12_15_sp4_h_l_8
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

T_14_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_39
T_12_15_sp4_h_l_8
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/s_r

End 

Net : n12_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : n12116_cascade_
T_14_16_wire_logic_cluster/lc_2/ltout
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : n14_adj_1498
T_15_23_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_46
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_3/in_3

End 

Net : n26_adj_1604_cascade_
T_16_21_wire_logic_cluster/lc_3/ltout
T_16_21_wire_logic_cluster/lc_4/in_2

End 

Net : acadc_skipCount_13
T_14_22_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_7/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_3/in_3

End 

Net : comm_cmd_0
T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_20_19_lc_trk_g3_4
T_20_19_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_14_18_sp4_h_l_8
T_18_18_sp4_h_l_8
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_13_22_lc_trk_g0_3
T_13_22_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_22_19_sp4_h_l_0
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_14_19_sp4_v_t_45
T_15_19_sp4_h_l_8
T_18_19_sp4_v_t_36
T_19_23_sp4_h_l_1
T_21_23_lc_trk_g3_4
T_21_23_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_15_sp4_v_t_45
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_18_22_sp4_h_l_3
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_44
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_12_21_lc_trk_g2_6
T_12_21_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_15_sp4_v_t_45
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_13_15_sp4_h_l_4
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_22_19_sp4_h_l_0
T_25_15_sp4_v_t_43
T_24_17_lc_trk_g0_6
T_24_17_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_16_19_sp4_v_t_41
T_16_23_sp4_v_t_41
T_15_25_lc_trk_g0_4
T_15_25_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_14_19_sp4_v_t_45
T_14_23_sp4_v_t_41
T_14_25_lc_trk_g3_4
T_14_25_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_44
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_14_16_sp4_h_l_11
T_18_16_sp4_h_l_2
T_19_16_lc_trk_g3_2
T_19_16_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_16_19_sp4_v_t_41
T_16_22_lc_trk_g1_1
T_16_22_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp12_v_t_22
T_13_24_lc_trk_g2_5
T_13_24_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_14_19_sp4_v_t_45
T_14_22_lc_trk_g0_5
T_14_22_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_13_15_sp4_h_l_4
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_13_15_sp4_h_l_4
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_13_15_sp4_h_l_4
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_44
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_15_sp4_v_t_45
T_9_17_lc_trk_g0_3
T_9_17_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_14_16_sp4_h_l_11
T_18_16_sp4_h_l_2
T_21_16_sp4_v_t_42
T_22_20_sp4_h_l_1
T_22_20_lc_trk_g0_4
T_22_20_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_13_15_sp4_h_l_4
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_6/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_15_sp4_v_t_45
T_9_19_lc_trk_g2_0
T_9_19_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_44
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_15_sp4_v_t_45
T_10_17_lc_trk_g2_0
T_10_17_wire_logic_cluster/lc_1/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_44
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_0/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_11_17_lc_trk_g1_4
T_11_17_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_14_19_sp4_v_t_45
T_15_19_sp4_h_l_8
T_18_19_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_16_19_sp4_v_t_41
T_16_23_sp4_v_t_41
T_16_24_lc_trk_g3_1
T_16_24_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_13_15_sp4_h_l_4
T_9_15_sp4_h_l_4
T_11_15_lc_trk_g3_1
T_11_15_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_14_18_sp4_h_l_8
T_18_18_sp4_h_l_4
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_44
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_7/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_4/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_14_19_sp4_v_t_45
T_14_23_lc_trk_g0_0
T_14_23_wire_logic_cluster/lc_3/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_14_19_sp4_v_t_45
T_14_23_lc_trk_g0_0
T_14_23_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_10_19_sp4_v_t_44
T_10_23_lc_trk_g1_1
T_10_23_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_14_19_sp4_v_t_45
T_14_23_sp4_v_t_41
T_14_24_lc_trk_g3_1
T_14_24_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_16_19_sp4_v_t_41
T_16_23_lc_trk_g1_4
T_16_23_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_14_18_sp4_h_l_8
T_18_18_sp4_h_l_4
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_3
T_14_19_sp4_v_t_45
T_15_19_sp4_h_l_8
T_18_19_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_16_19_sp4_v_t_41
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_14_22_sp4_h_l_3
T_18_22_sp4_h_l_3
T_18_22_lc_trk_g1_6
T_18_22_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp12_v_t_22
T_13_23_lc_trk_g3_6
T_13_23_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_14_18_sp4_h_l_8
T_18_18_sp4_h_l_4
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_5/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_13_21_lc_trk_g0_6
T_13_21_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_46
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_12_15_sp4_v_t_41
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_16_19_sp4_v_t_41
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_18_19_lc_trk_g0_4
T_18_19_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_sp4_v_t_38
T_14_18_sp4_h_l_8
T_18_18_sp4_h_l_8
T_19_18_lc_trk_g3_0
T_19_18_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_5/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_11
T_16_19_sp4_v_t_41
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_17_19_sp4_v_t_43
T_17_21_lc_trk_g2_6
T_17_21_wire_logic_cluster/lc_0/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_17_19_sp4_v_t_43
T_17_20_lc_trk_g2_3
T_17_20_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_4/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_17_19_lc_trk_g0_1
T_17_19_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_2/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_17_19_lc_trk_g0_1
T_17_19_wire_logic_cluster/lc_1/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_3/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_18_lc_trk_g3_3
T_14_18_wire_logic_cluster/lc_3/in_3

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_18_lc_trk_g0_4
T_21_18_wire_logic_cluster/lc_6/in_0

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_19_lc_trk_g1_1
T_21_19_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_6
T_18_19_sp4_h_l_9
T_21_15_sp4_v_t_44
T_21_19_lc_trk_g1_1
T_21_19_input_2_6
T_21_19_wire_logic_cluster/lc_6/in_2

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_3/in_1

End 

Net : n30_adj_1520
T_20_18_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_46
T_17_17_sp4_h_l_5
T_13_17_sp4_h_l_1
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : iac_raw_buf_N_726
T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_20_sp4_h_l_5
T_12_16_sp4_v_t_40
T_12_12_sp4_v_t_40
T_9_12_sp4_h_l_5
T_8_8_sp4_v_t_40
T_8_10_lc_trk_g3_5
T_8_10_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_20_sp4_h_l_5
T_12_16_sp4_v_t_40
T_12_12_sp4_v_t_40
T_12_8_sp4_v_t_40
T_9_8_sp4_h_l_5
T_8_8_lc_trk_g1_5
T_8_8_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_20_sp4_h_l_5
T_12_16_sp4_v_t_40
T_9_16_sp4_h_l_5
T_8_12_sp4_v_t_40
T_8_14_lc_trk_g3_5
T_8_14_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_20_sp4_h_l_5
T_12_16_sp4_v_t_40
T_12_12_sp4_v_t_40
T_9_12_sp4_h_l_5
T_8_12_lc_trk_g1_5
T_8_12_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_20_sp4_v_t_41
T_8_22_lc_trk_g2_4
T_8_22_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_sp4_v_t_41
T_8_26_lc_trk_g2_4
T_8_26_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_5
T_8_16_sp4_v_t_40
T_8_18_lc_trk_g3_5
T_8_18_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_17_20_sp4_v_t_47
T_18_20_sp4_h_l_10
T_22_20_sp4_h_l_10
T_25_16_sp4_v_t_41
T_25_18_lc_trk_g2_4
T_25_18_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_20_sp4_h_l_5
T_12_16_sp4_v_t_40
T_9_16_sp4_h_l_5
T_8_16_lc_trk_g1_5
T_8_16_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_17_20_sp4_h_l_4
T_21_20_sp4_h_l_4
T_25_20_sp4_h_l_0
T_25_20_lc_trk_g1_5
T_25_20_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_24_sp4_h_l_4
T_9_24_sp4_h_l_4
T_8_24_lc_trk_g0_4
T_8_24_wire_bram/ram/WE

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_5
T_8_20_lc_trk_g1_5
T_8_20_wire_bram/ram/WE

End 

Net : data_cntvec_11
T_22_19_wire_logic_cluster/lc_3/out
T_21_19_lc_trk_g2_3
T_21_19_wire_logic_cluster/lc_4/in_3

T_22_19_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_3/in_1

T_22_19_wire_logic_cluster/lc_3/out
T_22_19_lc_trk_g1_3
T_22_19_wire_logic_cluster/lc_3/in_1

End 

Net : n26_adj_1519
T_21_19_wire_logic_cluster/lc_4/out
T_21_19_lc_trk_g1_4
T_21_19_wire_logic_cluster/lc_0/in_3

End 

Net : n21958
T_21_19_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_7/in_0

End 

Net : n21955_cascade_
T_21_19_wire_logic_cluster/lc_0/ltout
T_21_19_wire_logic_cluster/lc_1/in_2

End 

Net : n11941
T_14_16_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_41
T_15_18_sp4_h_l_10
T_11_18_sp4_h_l_6
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_1/cen

T_14_16_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_41
T_15_18_sp4_h_l_10
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_0/cen

T_14_16_wire_logic_cluster/lc_6/out
T_13_16_sp12_h_l_0
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_5/cen

T_14_16_wire_logic_cluster/lc_6/out
T_14_10_sp12_v_t_23
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_0/cen

T_14_16_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_44
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_44
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_44
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_2/cen

T_14_16_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_44
T_13_17_lc_trk_g0_2
T_13_17_wire_logic_cluster/lc_2/cen

End 

Net : n19320
T_17_24_wire_logic_cluster/lc_0/cout
T_17_24_wire_logic_cluster/lc_1/in_3

Net : n22_cascade_
T_18_21_wire_logic_cluster/lc_5/ltout
T_18_21_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_skipCount_2
T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g0_3
T_18_21_input_2_5
T_18_21_wire_logic_cluster/lc_5/in_2

T_18_21_wire_logic_cluster/lc_3/out
T_18_17_sp4_v_t_43
T_17_19_lc_trk_g0_6
T_17_19_wire_logic_cluster/lc_7/in_3

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g3_3
T_18_21_wire_logic_cluster/lc_3/in_3

End 

Net : n20585
T_22_15_wire_logic_cluster/lc_4/out
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_5/in_3

T_22_15_wire_logic_cluster/lc_4/out
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_1/in_3

End 

Net : n19306
T_22_19_wire_logic_cluster/lc_2/cout
T_22_19_wire_logic_cluster/lc_3/in_3

Net : acadc_skipCount_7
T_18_21_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g1_7
T_18_21_wire_logic_cluster/lc_5/in_3

T_18_21_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_46
T_18_23_lc_trk_g0_6
T_18_23_wire_logic_cluster/lc_3/in_3

T_18_21_wire_logic_cluster/lc_7/out
T_18_21_lc_trk_g1_7
T_18_21_wire_logic_cluster/lc_7/in_3

End 

Net : req_data_cnt_4
T_19_20_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g3_0
T_19_20_input_2_3
T_19_20_wire_logic_cluster/lc_3/in_2

T_19_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_8
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_4/in_3

T_19_20_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_0/in_1

End 

Net : n18_adj_1553_cascade_
T_19_20_wire_logic_cluster/lc_3/ltout
T_19_20_wire_logic_cluster/lc_4/in_2

End 

Net : eis_stop
T_14_20_wire_logic_cluster/lc_7/out
T_14_20_sp4_h_l_3
T_18_20_sp4_h_l_6
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_14_20_sp4_h_l_3
T_13_20_sp4_v_t_44
T_14_24_sp4_h_l_9
T_15_24_lc_trk_g2_1
T_15_24_wire_logic_cluster/lc_6/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_14_17_sp4_v_t_38
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_1/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_14_20_sp4_h_l_3
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_7/in_3

End 

Net : n8_adj_1534
T_12_22_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g0_5
T_12_21_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g0_5
T_12_21_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_13_18_0_
T_17_24_wire_logic_cluster/carry_in_mux/cout
T_17_24_wire_logic_cluster/lc_0/in_3

Net : req_data_cnt_1
T_19_20_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g3_1
T_19_20_wire_logic_cluster/lc_3/in_3

T_19_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_7/in_3

T_19_20_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g3_1
T_19_20_wire_logic_cluster/lc_1/in_3

End 

Net : n19305
T_22_19_wire_logic_cluster/lc_1/cout
T_22_19_wire_logic_cluster/lc_2/in_3

Net : n8_adj_1543
T_18_21_wire_logic_cluster/lc_2/out
T_13_21_sp12_h_l_0
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_5/in_0

T_18_21_wire_logic_cluster/lc_2/out
T_13_21_sp12_h_l_0
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_0/in_3

End 

Net : n19295
T_19_24_wire_logic_cluster/lc_0/cout
T_19_24_wire_logic_cluster/lc_1/in_3

End 

Net : n8_adj_1532
T_20_22_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_46
T_20_25_lc_trk_g0_3
T_20_25_wire_logic_cluster/lc_0/in_1

T_20_22_wire_logic_cluster/lc_7/out
T_20_22_lc_trk_g2_7
T_20_22_wire_logic_cluster/lc_2/in_1

End 

Net : n8_adj_1538
T_20_23_wire_logic_cluster/lc_1/out
T_20_21_sp4_v_t_47
T_20_25_lc_trk_g1_2
T_20_25_wire_logic_cluster/lc_4/in_1

End 

Net : n8_adj_1545
T_18_22_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_0/in_0

T_18_22_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_4/in_0

End 

Net : comm_state_1
T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_20_17_sp4_v_t_40
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_22_14_lc_trk_g3_0
T_22_14_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_22_18_sp4_v_t_47
T_22_20_lc_trk_g3_2
T_22_20_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_18_13_sp12_h_l_0
T_17_13_sp12_v_t_23
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_20_17_lc_trk_g1_5
T_20_17_wire_logic_cluster/lc_3/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_24_13_sp4_v_t_47
T_24_17_sp4_v_t_36
T_23_20_lc_trk_g2_4
T_23_20_wire_logic_cluster/lc_1/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_22_18_sp4_v_t_47
T_21_21_lc_trk_g3_7
T_21_21_wire_logic_cluster/lc_4/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_23_13_lc_trk_g2_0
T_23_13_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_19_16_lc_trk_g3_0
T_19_16_wire_logic_cluster/lc_3/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_22_18_sp4_v_t_47
T_21_20_lc_trk_g2_2
T_21_20_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_7/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_13_sp4_h_l_11
T_13_13_sp4_h_l_11
T_12_13_sp4_v_t_46
T_12_16_lc_trk_g0_6
T_12_16_wire_logic_cluster/lc_5/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_24_13_sp4_v_t_47
T_23_17_lc_trk_g2_2
T_23_17_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_19_16_lc_trk_g1_7
T_19_16_input_2_0
T_19_16_wire_logic_cluster/lc_0/in_2

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_10
T_12_17_sp4_v_t_41
T_12_18_lc_trk_g2_1
T_12_18_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_6
T_16_17_sp4_v_t_43
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_3/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_22_15_lc_trk_g2_2
T_22_15_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_24_13_sp4_v_t_47
T_23_16_lc_trk_g3_7
T_23_16_wire_logic_cluster/lc_3/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_10
T_12_13_sp4_v_t_47
T_11_15_lc_trk_g2_2
T_11_15_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_2/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_19_16_lc_trk_g3_0
T_19_16_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_9_sp12_v_t_23
T_21_18_lc_trk_g2_7
T_21_18_wire_logic_cluster/lc_0/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_15_15_lc_trk_g3_2
T_15_15_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_18_13_sp12_h_l_0
T_17_13_sp12_v_t_23
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_24_13_sp4_v_t_47
T_24_17_sp4_v_t_36
T_23_18_lc_trk_g2_4
T_23_18_wire_logic_cluster/lc_5/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_18_13_sp12_h_l_0
T_17_13_sp12_v_t_23
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_2/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_24_13_sp4_v_t_47
T_23_16_lc_trk_g3_7
T_23_16_wire_logic_cluster/lc_1/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_18_13_sp12_h_l_0
T_17_13_sp12_v_t_23
T_17_16_lc_trk_g2_3
T_17_16_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_19_17_sp4_v_t_39
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_24_13_sp4_v_t_47
T_23_16_lc_trk_g3_7
T_23_16_wire_logic_cluster/lc_5/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_9_sp12_v_t_23
T_21_21_lc_trk_g3_0
T_21_21_wire_logic_cluster/lc_2/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_20_17_sp4_v_t_40
T_19_19_lc_trk_g0_5
T_19_19_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_27_13_sp4_v_t_44
T_26_16_lc_trk_g3_4
T_26_16_wire_logic_cluster/lc_2/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_23_13_lc_trk_g2_0
T_23_13_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_5/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_44
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_3/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_7/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_16_17_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_4/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_4/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_19_17_sp4_v_t_39
T_19_21_sp4_v_t_40
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_19_17_sp4_v_t_39
T_18_18_lc_trk_g2_7
T_18_18_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_19_17_sp4_v_t_39
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_2/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_5/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_3/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_3/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_6/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_4/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_39
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_2/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_13_17_sp4_h_l_6
T_16_17_sp4_v_t_43
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_6/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_18_13_sp12_h_l_0
T_17_13_sp12_v_t_23
T_17_19_sp4_v_t_39
T_17_20_lc_trk_g2_7
T_17_20_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_41
T_22_14_sp4_v_t_42
T_19_14_sp4_h_l_1
T_15_14_sp4_h_l_9
T_14_14_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_1/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_5/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_3/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_19_17_sp4_v_t_39
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_2/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_24_13_sp4_v_t_47
T_23_17_lc_trk_g2_2
T_23_17_wire_logic_cluster/lc_1/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_24_13_sp4_h_l_4
T_27_13_sp4_v_t_44
T_26_15_lc_trk_g2_1
T_26_15_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_5/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_3/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_7/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_5/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_3/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_0/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_wire_logic_cluster/lc_1/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_20_13_sp4_v_t_40
T_17_17_sp4_h_l_10
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_2/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_2/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_5/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g1_0
T_21_13_input_2_7
T_21_13_wire_logic_cluster/lc_7/in_2

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_6/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_8
T_19_13_sp4_v_t_39
T_18_17_lc_trk_g1_2
T_18_17_wire_logic_cluster/lc_2/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_18_13_sp12_h_l_0
T_17_13_sp12_v_t_23
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_18_13_sp12_h_l_0
T_17_13_sp12_v_t_23
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_4/in_3

T_21_13_wire_logic_cluster/lc_0/out
T_21_13_sp4_h_l_5
T_23_13_lc_trk_g2_0
T_23_13_wire_logic_cluster/lc_0/in_0

T_21_13_wire_logic_cluster/lc_0/out
T_21_14_lc_trk_g0_0
T_21_14_wire_logic_cluster/lc_1/in_1

T_21_13_wire_logic_cluster/lc_0/out
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_5/in_1

End 

Net : n19304
T_22_19_wire_logic_cluster/lc_0/cout
T_22_19_wire_logic_cluster/lc_1/in_3

Net : n8780_cascade_
T_19_22_wire_logic_cluster/lc_2/ltout
T_19_22_wire_logic_cluster/lc_3/in_2

End 

Net : n17314
T_19_22_wire_logic_cluster/lc_3/out
T_20_21_sp4_v_t_39
T_17_21_sp4_h_l_2
T_16_21_lc_trk_g0_2
T_16_21_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_5/in_3

End 

Net : n20820_cascade_
T_13_18_wire_logic_cluster/lc_4/ltout
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : n20818_cascade_
T_13_18_wire_logic_cluster/lc_3/ltout
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : n21970
T_12_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_6/in_3

End 

Net : n21967
T_13_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_5/in_3

End 

Net : data_cntvec_9
T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_18_19_sp4_h_l_10
T_14_19_sp4_h_l_1
T_13_15_sp4_v_t_36
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_18_19_sp4_h_l_10
T_20_19_lc_trk_g2_7
T_20_19_wire_logic_cluster/lc_4/in_1

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_lc_trk_g3_1
T_22_19_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_15_18_0_
T_19_24_wire_logic_cluster/carry_in_mux/cout
T_19_24_wire_logic_cluster/lc_0/in_3

Net : acadc_skipCount_0
T_14_22_wire_logic_cluster/lc_2/out
T_14_22_sp4_h_l_9
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_2/out
T_15_22_sp4_h_l_4
T_18_18_sp4_v_t_47
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_3/in_1

T_14_22_wire_logic_cluster/lc_2/out
T_14_22_sp4_h_l_9
T_14_22_lc_trk_g1_4
T_14_22_wire_logic_cluster/lc_2/in_3

End 

Net : n17
T_16_22_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g0_3
T_16_21_wire_logic_cluster/lc_4/in_1

End 

Net : n12214
T_15_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_2/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_4/in_3

End 

Net : n8_adj_1522_cascade_
T_15_17_wire_logic_cluster/lc_2/ltout
T_15_17_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_18_13_0_
T_22_19_wire_logic_cluster/carry_in_mux/cout
T_22_19_wire_logic_cluster/lc_0/in_3

Net : n8_adj_1547_cascade_
T_20_24_wire_logic_cluster/lc_4/ltout
T_20_24_wire_logic_cluster/lc_5/in_2

End 

Net : n21946_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : n20781_cascade_
T_12_17_wire_logic_cluster/lc_2/ltout
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : n20779
T_20_17_wire_logic_cluster/lc_7/out
T_10_17_sp12_h_l_1
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : n21943
T_12_17_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g2_3
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : data_cntvec_8
T_22_19_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_45
T_19_17_sp4_h_l_8
T_20_17_lc_trk_g2_0
T_20_17_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_41
T_20_20_sp4_h_l_4
T_20_20_lc_trk_g0_1
T_20_20_wire_logic_cluster/lc_6/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_0/in_1

End 

Net : n19318
T_17_23_wire_logic_cluster/lc_6/cout
T_17_23_wire_logic_cluster/lc_7/in_3

Net : n26_adj_1495
T_15_20_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g0_0
T_15_21_wire_logic_cluster/lc_5/in_1

End 

Net : data_cntvec_6
T_22_18_wire_logic_cluster/lc_6/out
T_22_16_sp4_v_t_41
T_19_20_sp4_h_l_9
T_15_20_sp4_h_l_0
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_0/in_3

T_22_18_wire_logic_cluster/lc_6/out
T_22_15_sp4_v_t_36
T_19_19_sp4_h_l_6
T_20_19_lc_trk_g2_6
T_20_19_wire_logic_cluster/lc_3/in_1

T_22_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g1_6
T_22_18_wire_logic_cluster/lc_6/in_1

End 

Net : n30_adj_1490_cascade_
T_15_20_wire_logic_cluster/lc_5/ltout
T_15_20_wire_logic_cluster/lc_6/in_2

End 

Net : n22111_cascade_
T_15_21_wire_logic_cluster/lc_5/ltout
T_15_21_wire_logic_cluster/lc_6/in_2

End 

Net : n22114
T_15_21_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_5/in_3

End 

Net : comm_state_2
T_21_14_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_36
T_21_17_sp4_v_t_44
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_4_sp12_v_t_23
T_10_16_sp12_h_l_0
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_4_sp12_v_t_23
T_10_16_sp12_h_l_0
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_22_13_sp4_v_t_37
T_22_17_sp4_v_t_37
T_22_20_lc_trk_g0_5
T_22_20_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_4_sp12_v_t_23
T_10_16_sp12_h_l_0
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_14_sp4_v_t_39
T_24_18_sp4_v_t_39
T_23_20_lc_trk_g1_2
T_23_20_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_10_sp4_v_t_38
T_23_13_lc_trk_g2_6
T_23_13_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_21_lc_trk_g0_1
T_21_21_input_2_7
T_21_21_wire_logic_cluster/lc_7/in_2

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_7/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_19_16_lc_trk_g2_1
T_19_16_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_19_16_lc_trk_g0_2
T_19_16_wire_logic_cluster/lc_0/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_lc_trk_g0_1
T_20_14_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_17_18_sp4_h_l_9
T_16_14_sp4_v_t_39
T_13_14_sp4_h_l_8
T_12_14_sp4_v_t_45
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_7/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_17_18_sp4_h_l_9
T_16_14_sp4_v_t_39
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_17_18_sp4_h_l_9
T_16_14_sp4_v_t_39
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_4/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_17_18_sp4_h_l_9
T_13_18_sp4_h_l_9
T_12_18_lc_trk_g0_1
T_12_18_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_18_lc_trk_g3_4
T_21_18_wire_logic_cluster/lc_0/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_4_sp12_v_t_23
T_10_16_sp12_h_l_0
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_4_sp12_v_t_23
T_10_16_sp12_h_l_0
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_14_sp4_v_t_39
T_23_16_lc_trk_g1_2
T_23_16_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_4_sp12_v_t_23
T_10_16_sp12_h_l_0
T_17_16_lc_trk_g1_0
T_17_16_input_2_7
T_17_16_wire_logic_cluster/lc_7/in_2

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_17_18_sp4_h_l_9
T_16_14_sp4_v_t_39
T_15_16_lc_trk_g0_2
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

T_21_14_wire_logic_cluster/lc_2/out
T_21_4_sp12_v_t_23
T_10_16_sp12_h_l_0
T_17_16_lc_trk_g1_0
T_17_16_input_2_1
T_17_16_wire_logic_cluster/lc_1/in_2

T_21_14_wire_logic_cluster/lc_2/out
T_21_4_sp12_v_t_23
T_10_16_sp12_h_l_0
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_4_sp12_v_t_23
T_10_16_sp12_h_l_0
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_6/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_21_lc_trk_g1_1
T_21_21_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_14_sp4_v_t_39
T_23_18_lc_trk_g1_2
T_23_18_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_17_18_sp4_h_l_9
T_16_14_sp4_v_t_44
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_19_16_lc_trk_g0_2
T_19_16_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_14_sp4_v_t_39
T_23_16_lc_trk_g1_2
T_23_16_wire_logic_cluster/lc_5/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_20_18_sp4_v_t_44
T_19_19_lc_trk_g3_4
T_19_19_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_sp4_v_t_44
T_20_18_sp4_v_t_44
T_19_19_lc_trk_g3_4
T_19_19_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_10_sp4_v_t_38
T_23_13_lc_trk_g2_6
T_23_13_input_2_2
T_23_13_wire_logic_cluster/lc_2/in_2

T_21_14_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_2/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_36
T_18_17_sp4_h_l_1
T_19_17_lc_trk_g2_1
T_19_17_wire_logic_cluster/lc_0/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_18_lc_trk_g3_4
T_21_18_wire_logic_cluster/lc_3/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_14_sp4_v_t_39
T_23_16_lc_trk_g1_2
T_23_16_wire_logic_cluster/lc_6/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_10_sp4_v_t_38
T_23_13_lc_trk_g2_6
T_23_13_wire_logic_cluster/lc_1/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g1_2
T_21_13_input_2_5
T_21_13_wire_logic_cluster/lc_5/in_2

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_20_14_lc_trk_g0_1
T_20_14_wire_logic_cluster/lc_4/in_1

T_21_14_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_1/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_3/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_14_sp4_v_t_39
T_23_17_lc_trk_g2_7
T_23_17_wire_logic_cluster/lc_2/in_3

T_21_14_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_2/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_21_14_lc_trk_g1_4
T_21_14_wire_logic_cluster/lc_1/in_0

T_21_14_wire_logic_cluster/lc_2/out
T_21_14_sp4_h_l_9
T_24_10_sp4_v_t_38
T_23_13_lc_trk_g2_6
T_23_13_input_2_0
T_23_13_wire_logic_cluster/lc_0/in_2

T_21_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g1_2
T_22_14_wire_logic_cluster/lc_0/in_3

End 

Net : n20510_cascade_
T_22_14_wire_logic_cluster/lc_6/ltout
T_22_14_wire_logic_cluster/lc_7/in_2

End 

Net : n22078
T_15_18_wire_logic_cluster/lc_0/out
T_15_16_sp4_v_t_45
T_12_16_sp4_h_l_2
T_8_16_sp4_h_l_10
T_10_16_lc_trk_g2_7
T_10_16_wire_logic_cluster/lc_6/in_1

End 

Net : n20850
T_10_16_wire_logic_cluster/lc_6/out
T_9_16_sp12_h_l_0
T_20_16_sp12_v_t_23
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_7/in_1

End 

Net : n22075
T_13_22_wire_logic_cluster/lc_6/out
T_4_22_sp12_h_l_0
T_15_10_sp12_v_t_23
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : n17338_cascade_
T_20_22_wire_logic_cluster/lc_3/ltout
T_20_22_wire_logic_cluster/lc_4/in_2

End 

Net : n19317
T_17_23_wire_logic_cluster/lc_5/cout
T_17_23_wire_logic_cluster/lc_6/in_3

Net : n20_cascade_
T_16_21_wire_logic_cluster/lc_2/ltout
T_16_21_wire_logic_cluster/lc_3/in_2

End 

Net : acadc_skipCount_5
T_16_21_wire_logic_cluster/lc_7/out
T_16_19_sp4_v_t_43
T_16_21_lc_trk_g2_6
T_16_21_input_2_2
T_16_21_wire_logic_cluster/lc_2/in_2

T_16_21_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g0_7
T_16_20_wire_logic_cluster/lc_4/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_7/in_0

End 

Net : acadc_skipCount_6
T_15_21_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g3_7
T_16_22_wire_logic_cluster/lc_3/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_6/in_1

T_15_21_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g2_7
T_15_21_wire_logic_cluster/lc_7/in_0

End 

Net : n7_adj_1588
T_21_14_wire_logic_cluster/lc_6/out
T_21_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_14_16_sp4_h_l_0
T_15_16_lc_trk_g3_0
T_15_16_wire_logic_cluster/lc_4/in_3

End 

Net : n11882
T_15_16_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_40
T_12_19_sp4_h_l_5
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_13_16_sp4_h_l_5
T_12_16_lc_trk_g0_5
T_12_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_3/in_3

End 

Net : n12080
T_19_17_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g0_2
T_19_18_wire_logic_cluster/lc_3/cen

T_19_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_19_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_19_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_19_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_19_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_19_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_19_17_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

End 

Net : n13443
T_15_22_wire_logic_cluster/lc_0/out
T_12_22_sp12_h_l_0
T_19_22_lc_trk_g1_0
T_19_22_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_23_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_23_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_23_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_23_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_23_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_23_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_23_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_23_19_sp4_v_t_42
T_20_19_sp4_h_l_7
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_19_23_sp4_v_t_42
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_6/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_7
T_19_23_sp4_v_t_42
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_6/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_11
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_11
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_11
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_11
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_11
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_11
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_11
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_40
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_11
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_36
T_17_18_sp4_h_l_6
T_21_18_sp4_h_l_2
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_36
T_17_18_sp4_h_l_6
T_21_18_sp4_h_l_2
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_36
T_17_18_sp4_h_l_6
T_21_18_sp4_h_l_2
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_36
T_17_18_sp4_h_l_6
T_21_18_sp4_h_l_2
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_36
T_17_18_sp4_h_l_6
T_21_18_sp4_h_l_2
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_36
T_17_18_sp4_h_l_6
T_21_18_sp4_h_l_2
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_36
T_17_18_sp4_h_l_6
T_21_18_sp4_h_l_2
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

T_15_22_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_36
T_17_18_sp4_h_l_6
T_21_18_sp4_h_l_2
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

End 

Net : n14632
T_19_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_8
T_23_18_sp4_v_t_45
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_8
T_23_18_sp4_v_t_45
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_8
T_23_18_sp4_v_t_45
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_8
T_23_18_sp4_v_t_45
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_8
T_23_18_sp4_v_t_45
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_8
T_23_18_sp4_v_t_45
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_8
T_23_18_sp4_v_t_45
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_8
T_23_18_sp4_v_t_45
T_22_19_lc_trk_g3_5
T_22_19_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_8
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_8
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_8
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_8
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_8
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_8
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_8
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_18_sp4_v_t_45
T_20_18_sp4_h_l_8
T_22_18_lc_trk_g3_5
T_22_18_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_14_sp12_v_t_23
T_19_24_lc_trk_g2_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_14_sp12_v_t_23
T_19_24_lc_trk_g2_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_19_22_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_5/s_r

End 

Net : acadc_rst
T_15_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_0/in_3

T_15_22_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g2_5
T_16_23_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_16_23_lc_trk_g3_5
T_16_23_input_2_4
T_16_23_wire_logic_cluster/lc_4/in_2

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_15_15_sp12_v_t_22
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_5/out
T_15_15_sp12_v_t_22
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_5/out
T_15_15_sp12_v_t_22
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_15_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_15_15_sp12_v_t_22
T_15_16_sp4_v_t_44
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_0/in_3

T_15_22_wire_logic_cluster/lc_5/out
T_16_21_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_wire_logic_cluster/lc_5/in_1

T_15_22_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_39
T_12_24_sp4_h_l_7
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_4/in_0

End 

Net : n19293
T_19_23_wire_logic_cluster/lc_6/cout
T_19_23_wire_logic_cluster/lc_7/in_3

Net : IAC_FLT1
T_14_24_wire_logic_cluster/lc_1/out
T_14_20_sp4_v_t_39
T_13_22_lc_trk_g0_2
T_13_22_wire_logic_cluster/lc_6/in_0

T_14_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g2_1
T_14_24_input_2_1
T_14_24_wire_logic_cluster/lc_1/in_2

T_14_24_wire_logic_cluster/lc_1/out
T_13_24_sp4_h_l_10
T_12_24_sp4_v_t_41
T_12_28_sp4_v_t_37
T_12_32_sp4_v_t_37
T_8_33_span4_horz_r_2
T_8_33_lc_trk_g1_2
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n19316
T_17_23_wire_logic_cluster/lc_4/cout
T_17_23_wire_logic_cluster/lc_5/in_3

Net : comm_cmd_7
T_16_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_4
T_21_16_sp4_h_l_7
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_4
T_21_16_sp4_h_l_7
T_20_16_lc_trk_g1_7
T_20_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_4
T_21_16_sp4_h_l_7
T_24_16_sp4_v_t_37
T_23_17_lc_trk_g2_5
T_23_17_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_2/in_3

End 

Net : n19302
T_22_18_wire_logic_cluster/lc_6/cout
T_22_18_wire_logic_cluster/lc_7/in_3

Net : n17357
T_15_23_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g1_2
T_15_24_wire_logic_cluster/lc_6/in_1

End 

Net : n11_adj_1620_cascade_
T_15_24_wire_logic_cluster/lc_6/ltout
T_15_24_wire_logic_cluster/lc_7/in_2

End 

Net : n11730
T_15_24_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_43
T_15_18_sp4_v_t_43
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_15_24_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_43
T_15_18_sp4_v_t_43
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

T_15_24_wire_logic_cluster/lc_7/out
T_15_22_sp4_v_t_43
T_15_18_sp4_v_t_43
T_15_19_lc_trk_g3_3
T_15_19_wire_logic_cluster/lc_7/cen

End 

Net : comm_spi.n22629_cascade_
T_17_9_wire_logic_cluster/lc_0/ltout
T_17_9_wire_logic_cluster/lc_1/in_2

End 

Net : comm_rx_buf_0
T_17_9_wire_logic_cluster/lc_1/out
T_18_9_sp4_h_l_2
T_17_9_sp4_v_t_45
T_14_13_sp4_h_l_8
T_13_13_sp4_v_t_39
T_13_17_sp4_v_t_40
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_16_9_sp4_h_l_10
T_15_9_sp4_v_t_41
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_37
T_15_18_lc_trk_g2_5
T_15_18_wire_logic_cluster/lc_2/in_1

T_17_9_wire_logic_cluster/lc_1/out
T_16_9_sp4_h_l_10
T_19_9_sp4_v_t_38
T_19_13_sp4_v_t_46
T_19_17_sp4_v_t_42
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_6/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_16_9_sp4_h_l_10
T_19_9_sp4_v_t_38
T_19_13_sp4_v_t_46
T_16_17_sp4_h_l_11
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_18_9_sp4_h_l_2
T_17_9_sp4_v_t_45
T_14_13_sp4_h_l_8
T_13_13_sp4_v_t_39
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_1/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_16_9_sp4_h_l_10
T_19_9_sp4_v_t_38
T_19_13_sp4_v_t_46
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_16_9_sp4_h_l_10
T_15_9_sp4_v_t_41
T_15_13_sp4_v_t_37
T_14_15_lc_trk_g1_0
T_14_15_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_16_9_sp4_h_l_10
T_19_9_sp4_v_t_38
T_19_13_sp4_v_t_46
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_16_9_sp4_h_l_10
T_19_9_sp4_v_t_38
T_19_13_sp4_v_t_46
T_18_15_lc_trk_g2_3
T_18_15_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.n22632
T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g1_4
T_18_9_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g1_4
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n22629
T_17_9_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g0_0
T_17_9_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.imosi
T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_0/in_1

T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_7/in_0

End 

Net : comm_clear
T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_2
T_19_13_sp4_h_l_10
T_18_9_sp4_v_t_38
T_15_9_sp4_h_l_3
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_4/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_2
T_19_13_sp4_h_l_10
T_18_13_lc_trk_g1_2
T_18_13_wire_logic_cluster/lc_7/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_2
T_19_13_sp4_h_l_10
T_18_13_lc_trk_g1_2
T_18_13_wire_logic_cluster/lc_6/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_19_12_sp4_h_l_7
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_2/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_2
T_19_13_sp4_h_l_10
T_18_9_sp4_v_t_38
T_15_9_sp4_h_l_3
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_0/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_22_15_lc_trk_g1_5
T_22_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_19_12_sp4_h_l_7
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_6/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_11_sp4_v_t_37
T_23_11_sp4_h_l_0
T_23_11_lc_trk_g1_5
T_23_11_wire_logic_cluster/lc_3/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_11_sp4_v_t_37
T_23_11_sp4_h_l_0
T_24_11_lc_trk_g3_0
T_24_11_wire_logic_cluster/lc_0/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_19_12_sp4_h_l_7
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_5/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_25_15_sp4_v_t_46
T_24_16_lc_trk_g3_6
T_24_16_wire_logic_cluster/lc_6/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_25_15_sp4_v_t_46
T_24_16_lc_trk_g3_6
T_24_16_wire_logic_cluster/lc_3/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_25_15_sp4_v_t_46
T_24_16_lc_trk_g3_6
T_24_16_wire_logic_cluster/lc_2/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_25_15_sp4_v_t_46
T_24_16_lc_trk_g3_6
T_24_16_wire_logic_cluster/lc_0/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_16_sp4_h_l_5
T_23_16_lc_trk_g1_0
T_23_16_wire_logic_cluster/lc_0/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_24_12_lc_trk_g3_3
T_24_12_wire_logic_cluster/lc_2/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_24_12_lc_trk_g3_3
T_24_12_wire_logic_cluster/lc_6/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_1/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g3_0
T_19_15_wire_logic_cluster/lc_2/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_11_sp4_v_t_37
T_23_11_sp4_h_l_0
T_23_11_lc_trk_g1_5
T_23_11_wire_logic_cluster/lc_7/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_4
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_4
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_4
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_4
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_19_12_sp4_h_l_7
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_1/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_19_12_sp4_h_l_7
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_7/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_19_12_sp4_h_l_7
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_3/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_22_8_sp4_v_t_41
T_21_10_lc_trk_g0_4
T_21_10_wire_logic_cluster/lc_3/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_12_sp4_v_t_40
T_23_12_sp4_h_l_11
T_19_12_sp4_h_l_7
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_4/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_4
T_17_11_sp4_v_t_44
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_6/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_4
T_17_11_sp4_v_t_44
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_7/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_6/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_15_sp4_h_l_5
T_22_15_sp4_h_l_8
T_18_15_sp4_h_l_8
T_17_15_sp4_v_t_45
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_7/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_2
T_19_13_sp4_h_l_10
T_18_9_sp4_v_t_38
T_19_9_sp4_h_l_3
T_20_9_lc_trk_g2_3
T_20_9_wire_logic_cluster/lc_4/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_2
T_19_13_sp4_h_l_10
T_18_9_sp4_v_t_38
T_17_11_lc_trk_g0_3
T_17_11_wire_logic_cluster/lc_3/in_0

T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_2
T_19_13_sp4_h_l_10
T_18_9_sp4_v_t_38
T_15_9_sp4_h_l_3
T_17_9_lc_trk_g3_6
T_17_9_wire_logic_cluster/lc_6/in_3

T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_2
T_19_13_sp4_h_l_10
T_18_9_sp4_v_t_38
T_15_9_sp4_h_l_3
T_17_9_lc_trk_g3_6
T_17_9_input_2_7
T_17_9_wire_logic_cluster/lc_7/in_2

T_26_15_wire_logic_cluster/lc_0/out
T_26_13_sp4_v_t_45
T_23_13_sp4_h_l_2
T_19_13_sp4_h_l_10
T_18_9_sp4_v_t_38
T_15_9_sp4_h_l_3
T_14_9_sp4_v_t_38
T_13_10_lc_trk_g2_6
T_13_10_wire_logic_cluster/lc_5/in_3

End 

Net : comm_spi.n22632_cascade_
T_17_9_wire_logic_cluster/lc_4/ltout
T_17_9_wire_logic_cluster/lc_5/in_2

End 

Net : n19292
T_19_23_wire_logic_cluster/lc_5/cout
T_19_23_wire_logic_cluster/lc_6/in_3

Net : n8_adj_1541_cascade_
T_19_22_wire_logic_cluster/lc_6/ltout
T_19_22_wire_logic_cluster/lc_7/in_2

End 

Net : n19315
T_17_23_wire_logic_cluster/lc_3/cout
T_17_23_wire_logic_cluster/lc_4/in_3

Net : comm_state_3
T_22_14_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_43
T_20_15_sp4_h_l_11
T_20_15_lc_trk_g1_6
T_20_15_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_0/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_19_sp4_v_t_40
T_16_21_lc_trk_g0_5
T_16_21_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_43
T_20_15_sp4_h_l_11
T_19_15_sp4_v_t_40
T_19_19_sp4_v_t_40
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_21_sp4_v_t_38
T_14_25_sp4_h_l_3
T_10_25_sp4_h_l_3
T_9_25_lc_trk_g0_3
T_9_25_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_20_sp4_v_t_36
T_19_24_sp4_h_l_6
T_20_24_lc_trk_g2_6
T_20_24_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_41
T_20_22_lc_trk_g1_4
T_20_22_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_19_sp4_v_t_40
T_16_21_lc_trk_g1_5
T_16_21_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_20_22_sp4_v_t_47
T_20_25_lc_trk_g1_7
T_20_25_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_20_22_sp4_v_t_47
T_20_25_lc_trk_g1_7
T_20_25_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_20_sp4_v_t_36
T_21_21_lc_trk_g2_4
T_21_21_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_14_19_sp4_h_l_2
T_13_15_sp4_v_t_39
T_12_16_lc_trk_g2_7
T_12_16_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g2_1
T_23_13_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g2_1
T_21_14_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_19_16_lc_trk_g1_4
T_19_16_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_19_22_lc_trk_g1_7
T_19_22_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_19_16_lc_trk_g1_4
T_19_16_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_5
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_20_sp4_v_t_36
T_21_22_lc_trk_g0_1
T_21_22_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_16_sp4_v_t_40
T_21_20_lc_trk_g1_5
T_21_20_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_43
T_20_15_sp4_h_l_11
T_19_15_sp4_v_t_40
T_16_15_sp4_h_l_5
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_24_14_sp4_v_t_47
T_24_18_lc_trk_g1_2
T_24_18_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_15_16_sp4_h_l_2
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_14_19_sp4_h_l_2
T_13_15_sp4_v_t_39
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_5/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_22_lc_trk_g0_7
T_13_22_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_21_sp4_v_t_38
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_1/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_19_22_lc_trk_g1_7
T_19_22_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_43
T_20_15_sp4_h_l_11
T_19_15_sp4_v_t_40
T_19_19_sp4_v_t_36
T_18_23_lc_trk_g1_1
T_18_23_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_47
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g1_1
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_43
T_20_15_sp4_h_l_11
T_19_15_sp4_v_t_40
T_16_15_sp4_h_l_5
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_16_sp4_v_t_40
T_19_16_sp4_h_l_11
T_15_16_sp4_h_l_2
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_3/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_43
T_20_15_sp4_h_l_11
T_19_15_sp4_v_t_40
T_16_15_sp4_h_l_5
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_20_sp4_v_t_36
T_21_21_lc_trk_g2_4
T_21_21_input_2_2
T_21_21_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_16_lc_trk_g1_1
T_15_16_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_19_21_lc_trk_g3_2
T_19_21_wire_logic_cluster/lc_2/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_47
T_20_18_sp4_v_t_47
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g1_1
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_19_16_lc_trk_g1_4
T_19_16_wire_logic_cluster/lc_2/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_16_18_lc_trk_g0_1
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_47
T_20_18_lc_trk_g0_2
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_16_sp4_v_t_40
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_input_2_1
T_16_19_wire_logic_cluster/lc_1/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_3/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_12_21_lc_trk_g0_2
T_12_21_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_3/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_14_19_sp4_h_l_2
T_13_19_sp4_v_t_39
T_13_23_lc_trk_g0_2
T_13_23_wire_logic_cluster/lc_1/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_input_2_5
T_16_19_wire_logic_cluster/lc_5/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_lc_trk_g1_2
T_20_14_wire_logic_cluster/lc_4/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_17_22_sp4_h_l_0
T_13_22_sp4_h_l_8
T_12_22_lc_trk_g0_0
T_12_22_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g2_1
T_21_13_wire_logic_cluster/lc_6/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_23_12_sp4_v_t_46
T_24_16_sp4_h_l_5
T_26_16_lc_trk_g2_0
T_26_16_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_16_sp4_v_t_40
T_19_20_sp4_h_l_5
T_15_20_sp4_h_l_1
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_15_sp4_v_t_44
T_16_19_lc_trk_g2_1
T_16_19_wire_logic_cluster/lc_7/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_20_22_sp4_v_t_47
T_20_24_lc_trk_g3_2
T_20_24_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g2_1
T_23_13_wire_logic_cluster/lc_3/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_18_14_sp12_h_l_1
T_17_14_sp12_v_t_22
T_17_19_sp4_v_t_40
T_16_21_lc_trk_g0_5
T_16_21_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_17_22_sp4_h_l_0
T_19_22_lc_trk_g2_5
T_19_22_wire_logic_cluster/lc_1/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_20_22_sp4_v_t_47
T_20_23_lc_trk_g2_7
T_20_23_wire_logic_cluster/lc_2/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_43
T_20_15_sp4_h_l_11
T_19_15_sp4_v_t_40
T_19_19_sp4_v_t_40
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_16_sp4_v_t_40
T_22_12_sp4_v_t_40
T_21_14_lc_trk_g1_5
T_21_14_wire_logic_cluster/lc_5/s_r

T_22_14_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g2_1
T_23_13_input_2_1
T_23_13_wire_logic_cluster/lc_1/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_17_22_sp4_h_l_0
T_16_22_lc_trk_g1_0
T_16_22_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_41
T_20_22_lc_trk_g1_4
T_20_22_wire_logic_cluster/lc_5/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_20_14_sp4_v_t_41
T_20_18_sp4_v_t_42
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_2/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_43
T_20_15_sp4_h_l_11
T_24_15_sp4_h_l_11
T_26_15_lc_trk_g2_6
T_26_15_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp12_v_t_22
T_22_20_sp4_v_t_36
T_21_21_lc_trk_g2_4
T_21_21_input_2_0
T_21_21_wire_logic_cluster/lc_0/in_2

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_17_14_sp4_h_l_1
T_16_14_sp4_v_t_36
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_7/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_14_sp4_h_l_10
T_24_14_sp4_v_t_47
T_23_17_lc_trk_g3_7
T_23_17_wire_logic_cluster/lc_3/in_3

T_22_14_wire_logic_cluster/lc_1/out
T_21_13_lc_trk_g3_1
T_21_13_wire_logic_cluster/lc_0/in_0

T_22_14_wire_logic_cluster/lc_1/out
T_23_13_lc_trk_g2_1
T_23_13_wire_logic_cluster/lc_0/in_1

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_lc_trk_g3_1
T_22_14_wire_logic_cluster/lc_1/in_3

End 

Net : n12220
T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_20_15_lc_trk_g3_5
T_20_15_wire_logic_cluster/lc_6/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_20_18_sp4_v_t_37
T_21_22_sp4_h_l_6
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_19_16_lc_trk_g0_0
T_19_16_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_19_16_lc_trk_g0_0
T_19_16_wire_logic_cluster/lc_1/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_15_14_sp12_h_l_0
T_14_14_sp12_v_t_23
T_14_16_sp4_v_t_43
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_5/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_17_14_sp4_h_l_3
T_16_14_sp4_v_t_38
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_7/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_17_14_sp4_h_l_3
T_16_14_sp4_v_t_38
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_4/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_20_14_sp4_v_t_37
T_19_16_lc_trk_g0_0
T_19_16_input_2_2
T_19_16_wire_logic_cluster/lc_2/in_2

T_22_14_wire_logic_cluster/lc_4/out
T_15_14_sp12_h_l_0
T_20_14_lc_trk_g0_4
T_20_14_wire_logic_cluster/lc_4/in_0

T_22_14_wire_logic_cluster/lc_4/out
T_21_14_sp4_h_l_0
T_17_14_sp4_h_l_3
T_16_14_sp4_v_t_38
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_23_13_lc_trk_g2_4
T_23_13_wire_logic_cluster/lc_3/in_1

T_22_14_wire_logic_cluster/lc_4/out
T_23_13_lc_trk_g2_4
T_23_13_wire_logic_cluster/lc_1/in_3

End 

Net : n20556
T_20_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_36
T_21_16_sp4_h_l_1
T_20_16_sp4_v_t_42
T_19_19_lc_trk_g3_2
T_19_19_wire_logic_cluster/lc_7/in_0

T_20_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_36
T_21_16_sp4_h_l_1
T_20_16_sp4_v_t_42
T_17_16_sp4_h_l_7
T_13_16_sp4_h_l_10
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_6/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_36
T_21_16_sp4_h_l_1
T_20_16_sp4_v_t_42
T_17_16_sp4_h_l_7
T_13_16_sp4_h_l_10
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_2/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_36
T_21_16_sp4_h_l_1
T_23_16_lc_trk_g3_4
T_23_16_wire_logic_cluster/lc_4/in_3

T_20_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_36
T_21_16_sp4_h_l_1
T_20_16_sp4_v_t_42
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_36
T_21_16_sp4_h_l_1
T_20_16_sp4_v_t_42
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_5/in_0

End 

Net : n20672_cascade_
T_22_15_wire_logic_cluster/lc_1/ltout
T_22_15_wire_logic_cluster/lc_2/in_2

End 

Net : n19301
T_22_18_wire_logic_cluster/lc_5/cout
T_22_18_wire_logic_cluster/lc_6/in_3

Net : buf_adcdata_iac_19
T_12_22_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g1_1
T_13_22_input_2_6
T_13_22_wire_logic_cluster/lc_6/in_2

T_12_22_wire_logic_cluster/lc_1/out
T_12_19_sp4_v_t_42
T_12_15_sp4_v_t_42
T_9_15_sp4_h_l_7
T_8_15_lc_trk_g0_7
T_8_15_wire_bram/ram/WDATA_13

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_iac_19
T_8_15_wire_bram/ram/RDATA_13
T_3_15_sp12_h_l_0
T_15_15_sp12_h_l_0
T_18_15_sp4_h_l_5
T_21_15_sp4_v_t_40
T_21_19_lc_trk_g1_5
T_21_19_wire_logic_cluster/lc_3/in_1

End 

Net : n20950
T_21_19_wire_logic_cluster/lc_3/out
T_21_19_lc_trk_g0_3
T_21_19_wire_logic_cluster/lc_0/in_1

End 

Net : n30_adj_1624
T_18_23_wire_logic_cluster/lc_4/out
T_18_24_lc_trk_g1_4
T_18_24_wire_logic_cluster/lc_0/in_3

End 

Net : n19291
T_19_23_wire_logic_cluster/lc_4/cout
T_19_23_wire_logic_cluster/lc_5/in_3

Net : n21952_cascade_
T_18_23_wire_logic_cluster/lc_3/ltout
T_18_23_wire_logic_cluster/lc_4/in_2

End 

Net : n21949_cascade_
T_18_23_wire_logic_cluster/lc_2/ltout
T_18_23_wire_logic_cluster/lc_3/in_2

End 

Net : n26_adj_1623
T_18_22_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g1_2
T_18_23_wire_logic_cluster/lc_2/in_3

End 

Net : data_cntvec_7
T_22_18_wire_logic_cluster/lc_7/out
T_20_18_sp4_h_l_11
T_19_18_sp4_v_t_40
T_18_22_lc_trk_g1_5
T_18_22_wire_logic_cluster/lc_2/in_0

T_22_18_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_38
T_19_19_sp4_h_l_8
T_20_19_lc_trk_g3_0
T_20_19_wire_logic_cluster/lc_6/in_1

T_22_18_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_7/in_1

End 

Net : n21071
T_14_17_wire_logic_cluster/lc_7/out
T_12_17_sp12_h_l_1
T_20_17_lc_trk_g1_2
T_20_17_input_2_3
T_20_17_wire_logic_cluster/lc_3/in_2

End 

Net : n19314
T_17_23_wire_logic_cluster/lc_2/cout
T_17_23_wire_logic_cluster/lc_3/in_3

Net : n20626
T_18_22_wire_logic_cluster/lc_6/out
T_17_22_sp12_h_l_0
T_21_22_lc_trk_g0_3
T_21_22_wire_logic_cluster/lc_4/in_3

T_18_22_wire_logic_cluster/lc_6/out
T_18_20_sp4_v_t_41
T_15_20_sp4_h_l_10
T_14_20_lc_trk_g1_2
T_14_20_wire_logic_cluster/lc_4/in_3

End 

Net : n16708
T_21_21_wire_logic_cluster/lc_2/out
T_16_21_sp12_h_l_0
T_15_21_sp4_h_l_1
T_14_21_sp4_v_t_36
T_14_22_lc_trk_g2_4
T_14_22_wire_logic_cluster/lc_7/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_16_21_sp12_h_l_0
T_15_21_sp4_h_l_1
T_14_21_sp4_v_t_36
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_1/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_1
T_17_20_sp4_v_t_42
T_16_23_lc_trk_g3_2
T_16_23_wire_logic_cluster/lc_7/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_1
T_14_20_sp4_h_l_1
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_1
T_14_20_sp4_h_l_1
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_2/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_1
T_14_20_sp4_h_l_1
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_6/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_16_21_sp12_h_l_0
T_15_21_sp4_h_l_1
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_0/in_0

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_1
T_17_20_sp4_v_t_42
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_2/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_1
T_14_20_sp4_h_l_1
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_1
T_14_20_sp4_h_l_1
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_1/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_16_21_sp12_h_l_0
T_15_21_sp4_h_l_1
T_15_21_lc_trk_g0_4
T_15_21_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_18_20_sp4_h_l_1
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_4/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_36
T_20_23_lc_trk_g2_4
T_20_23_wire_logic_cluster/lc_4/in_0

End 

Net : n11805
T_21_22_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_2/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_40
T_18_21_sp4_h_l_11
T_17_17_sp4_v_t_41
T_14_17_sp4_h_l_10
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_6/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_20_22_sp4_h_l_0
T_16_22_sp4_h_l_8
T_15_22_sp4_v_t_45
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_1/in_1

T_21_22_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_40
T_18_21_sp4_h_l_11
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_3/in_1

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_0
T_14_20_sp4_h_l_8
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_3/in_1

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_0
T_14_20_sp4_h_l_8
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_1/in_1

T_21_22_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_40
T_18_21_sp4_h_l_11
T_14_21_sp4_h_l_2
T_15_21_lc_trk_g2_2
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_0
T_14_20_sp4_h_l_8
T_14_20_lc_trk_g1_5
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_0
T_14_20_sp4_h_l_8
T_14_20_lc_trk_g1_5
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_0
T_14_20_sp4_h_l_8
T_14_20_lc_trk_g1_5
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_21_22_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_40
T_18_21_sp4_h_l_11
T_17_21_sp4_v_t_40
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_7/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_21_18_sp4_v_t_45
T_18_18_sp4_h_l_2
T_14_18_sp4_h_l_2
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/in_3

T_21_22_wire_logic_cluster/lc_4/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_0
T_18_20_lc_trk_g0_5
T_18_20_wire_logic_cluster/lc_4/in_1

T_21_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_16_22_lc_trk_g1_7
T_16_22_wire_logic_cluster/lc_6/in_0

T_21_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_16_22_lc_trk_g1_7
T_16_22_wire_logic_cluster/lc_2/in_0

T_21_22_wire_logic_cluster/lc_4/out
T_14_22_sp12_h_l_0
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_7/in_0

T_21_22_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g1_4
T_20_23_wire_logic_cluster/lc_4/in_3

End 

Net : n20622
T_16_16_wire_logic_cluster/lc_4/out
T_16_14_sp4_v_t_37
T_16_18_sp4_v_t_37
T_17_22_sp4_h_l_6
T_18_22_lc_trk_g2_6
T_18_22_input_2_6
T_18_22_wire_logic_cluster/lc_6/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_13_19_sp4_h_l_10
T_13_19_lc_trk_g1_7
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_17_20_sp12_h_l_0
T_21_20_lc_trk_g0_3
T_21_20_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_14_sp4_v_t_37
T_16_18_sp4_v_t_37
T_17_22_sp4_h_l_6
T_19_22_lc_trk_g2_3
T_19_22_wire_logic_cluster/lc_0/in_3

End 

Net : n19300
T_22_18_wire_logic_cluster/lc_4/cout
T_22_18_wire_logic_cluster/lc_5/in_3

Net : acadc_skipCount_3
T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g1_6
T_17_21_wire_logic_cluster/lc_2/in_3

T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g3_6
T_16_21_wire_logic_cluster/lc_6/in_3

End 

Net : n21087
T_22_15_wire_logic_cluster/lc_7/out
T_22_12_sp4_v_t_38
T_21_13_lc_trk_g2_6
T_21_13_wire_logic_cluster/lc_6/in_0

End 

Net : n14_adj_1497
T_21_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_9
T_22_9_sp4_v_t_38
T_21_13_lc_trk_g1_3
T_21_13_wire_logic_cluster/lc_0/cen

End 

Net : n19290
T_19_23_wire_logic_cluster/lc_3/cout
T_19_23_wire_logic_cluster/lc_4/in_3

Net : n12116
T_14_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g0_2
T_14_15_wire_logic_cluster/lc_7/cen

End 

Net : n2342
T_21_14_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g0_0
T_21_13_wire_logic_cluster/lc_5/in_1

T_21_14_wire_logic_cluster/lc_0/out
T_21_11_sp4_v_t_40
T_22_15_sp4_h_l_5
T_23_15_lc_trk_g2_5
T_23_15_wire_logic_cluster/lc_2/in_3

End 

Net : n21088_cascade_
T_21_13_wire_logic_cluster/lc_5/ltout
T_21_13_wire_logic_cluster/lc_6/in_2

End 

Net : n19313
T_17_23_wire_logic_cluster/lc_1/cout
T_17_23_wire_logic_cluster/lc_2/in_3

Net : eis_start
T_13_23_wire_logic_cluster/lc_5/out
T_12_23_sp4_h_l_2
T_15_23_sp4_v_t_39
T_15_24_lc_trk_g3_7
T_15_24_wire_logic_cluster/lc_6/in_0

T_13_23_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_47
T_14_19_sp4_h_l_10
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_5/in_1

T_13_23_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_47
T_14_19_sp4_h_l_10
T_15_19_lc_trk_g2_2
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

T_13_23_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_47
T_13_15_sp4_v_t_47
T_12_17_lc_trk_g0_1
T_12_17_input_2_5
T_12_17_wire_logic_cluster/lc_5/in_2

T_13_23_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g1_5
T_13_23_wire_logic_cluster/lc_5/in_3

End 

Net : comm_state_3_N_428_2
T_15_16_wire_logic_cluster/lc_3/out
T_9_16_sp12_h_l_1
T_20_16_sp12_v_t_22
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_9_16_sp12_h_l_1
T_19_16_lc_trk_g1_6
T_19_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_3/out
T_9_16_sp12_h_l_1
T_20_16_sp12_v_t_22
T_20_4_sp12_v_t_22
T_20_14_lc_trk_g3_5
T_20_14_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_9_16_sp12_h_l_1
T_19_16_sp4_h_l_10
T_22_12_sp4_v_t_41
T_21_14_lc_trk_g0_4
T_21_14_wire_logic_cluster/lc_1/in_3

End 

Net : n19299
T_22_18_wire_logic_cluster/lc_3/cout
T_22_18_wire_logic_cluster/lc_4/in_3

Net : n12214_cascade_
T_15_17_wire_logic_cluster/lc_3/ltout
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : data_index_7
T_12_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_44
T_13_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_21_21_sp4_h_l_10
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_12_21_sp4_v_t_44
T_13_21_sp4_h_l_2
T_17_21_sp4_h_l_10
T_21_21_sp4_h_l_10
T_20_21_lc_trk_g1_2
T_20_21_wire_logic_cluster/lc_7/in_0

T_12_22_wire_logic_cluster/lc_6/out
T_11_22_sp12_h_l_0
T_15_22_lc_trk_g1_3
T_15_22_wire_logic_cluster/lc_1/in_1

End 

Net : n14639
T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_16_20_sp4_v_t_45
T_17_24_sp4_h_l_8
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_22_wire_logic_cluster/lc_0/out
T_17_20_sp4_v_t_44
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_5/s_r

End 

Net : n11538
T_16_23_wire_logic_cluster/lc_4/out
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_0/in_0

T_16_23_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_41
T_14_22_sp4_h_l_10
T_17_22_sp4_v_t_47
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_41
T_14_22_sp4_h_l_10
T_17_22_sp4_v_t_47
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_41
T_14_22_sp4_h_l_10
T_17_22_sp4_v_t_47
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_41
T_14_22_sp4_h_l_10
T_17_22_sp4_v_t_47
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_41
T_14_22_sp4_h_l_10
T_17_22_sp4_v_t_47
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_41
T_14_22_sp4_h_l_10
T_17_22_sp4_v_t_47
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_41
T_14_22_sp4_h_l_10
T_17_22_sp4_v_t_47
T_17_24_lc_trk_g2_2
T_17_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_22_sp4_v_t_41
T_14_22_sp4_h_l_10
T_18_22_sp4_h_l_10
T_17_22_lc_trk_g0_2
T_17_22_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_4/out
T_17_23_sp12_h_l_0
T_17_23_lc_trk_g1_3
T_17_23_wire_logic_cluster/lc_2/cen

End 

Net : n11824
T_22_15_wire_logic_cluster/lc_5/out
T_22_14_lc_trk_g0_5
T_22_14_wire_logic_cluster/lc_7/in_0

End 

Net : n4_adj_1596
T_23_14_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g1_2
T_22_15_wire_logic_cluster/lc_2/in_1

End 

Net : n22072
T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_6/in_3

End 

Net : n26_adj_1509_cascade_
T_18_18_wire_logic_cluster/lc_4/ltout
T_18_18_wire_logic_cluster/lc_5/in_2

End 

Net : data_cntvec_1
T_22_18_wire_logic_cluster/lc_1/out
T_18_18_sp12_h_l_1
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_4/in_3

T_22_18_wire_logic_cluster/lc_1/out
T_22_16_sp4_v_t_47
T_19_20_sp4_h_l_10
T_19_20_lc_trk_g1_7
T_19_20_wire_logic_cluster/lc_3/in_1

T_22_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g3_1
T_22_18_wire_logic_cluster/lc_1/in_1

End 

Net : n20825
T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_wire_logic_cluster/lc_2/in_3

End 

Net : n22069_cascade_
T_18_18_wire_logic_cluster/lc_2/ltout
T_18_18_wire_logic_cluster/lc_3/in_2

End 

Net : comm_index_0
T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_5/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_6/in_1

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_21_15_sp4_v_t_47
T_21_18_lc_trk_g1_7
T_21_18_wire_logic_cluster/lc_5/in_1

T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_43
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_23_17_lc_trk_g0_2
T_23_17_input_2_6
T_23_17_wire_logic_cluster/lc_6/in_2

T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_16_17_sp4_h_l_1
T_15_13_sp4_v_t_43
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_1/in_1

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_3/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g0_1
T_23_16_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_2/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_19_15_sp12_h_l_1
T_18_3_sp12_v_t_22
T_18_13_lc_trk_g2_5
T_18_13_wire_logic_cluster/lc_2/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_21_15_sp4_v_t_47
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_6/in_1

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_4/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_11_sp4_v_t_38
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_3/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_19_15_sp12_h_l_1
T_18_3_sp12_v_t_22
T_18_13_lc_trk_g2_5
T_18_13_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_6/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_7/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_0/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_2/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_19_15_sp12_h_l_1
T_18_3_sp12_v_t_22
T_18_13_lc_trk_g2_5
T_18_13_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_2/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_2/in_1

T_23_15_wire_logic_cluster/lc_1/out
T_22_15_sp4_h_l_10
T_18_15_sp4_h_l_10
T_17_15_sp4_v_t_47
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_7/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_22_17_lc_trk_g2_7
T_22_17_wire_logic_cluster/lc_3/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_7/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_23_13_sp4_v_t_47
T_20_17_sp4_h_l_10
T_19_13_sp4_v_t_38
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g3_1
T_23_15_wire_logic_cluster/lc_2/in_0

T_23_15_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g3_1
T_23_15_wire_logic_cluster/lc_1/in_1

T_23_15_wire_logic_cluster/lc_1/out
T_23_15_lc_trk_g3_1
T_23_15_input_2_0
T_23_15_wire_logic_cluster/lc_0/in_2

End 

Net : n19289
T_19_23_wire_logic_cluster/lc_2/cout
T_19_23_wire_logic_cluster/lc_3/in_3

Net : n20627
T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_19_16_sp4_v_t_45
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_20_16_sp4_h_l_3
T_24_16_sp4_h_l_6
T_23_16_lc_trk_g1_6
T_23_16_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_19_16_sp4_v_t_45
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_12_16_sp4_h_l_6
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_3
T_19_16_sp4_v_t_45
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_5/in_1

End 

Net : data_index_3
T_16_21_wire_logic_cluster/lc_0/out
T_17_21_sp4_h_l_0
T_21_21_sp4_h_l_3
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_3/in_1

T_16_21_wire_logic_cluster/lc_0/out
T_17_21_sp4_h_l_0
T_21_21_sp4_h_l_3
T_20_21_lc_trk_g0_3
T_20_21_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_0/out
T_16_21_sp4_h_l_5
T_19_17_sp4_v_t_40
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_2/in_0

End 

Net : n22060
T_12_20_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_44
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_0/in_3

End 

Net : n22057_cascade_
T_12_20_wire_logic_cluster/lc_3/ltout
T_12_20_wire_logic_cluster/lc_4/in_2

End 

Net : n20834_cascade_
T_12_20_wire_logic_cluster/lc_2/ltout
T_12_20_wire_logic_cluster/lc_3/in_2

End 

Net : n26_adj_1511_cascade_
T_12_20_wire_logic_cluster/lc_1/ltout
T_12_20_wire_logic_cluster/lc_2/in_2

End 

Net : eis_end
T_15_24_wire_logic_cluster/lc_5/out
T_15_20_sp4_v_t_47
T_12_20_sp4_h_l_4
T_12_20_lc_trk_g1_1
T_12_20_wire_logic_cluster/lc_1/in_3

T_15_24_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g0_5
T_15_24_input_2_5
T_15_24_wire_logic_cluster/lc_5/in_2

End 

Net : data_index_2
T_18_21_wire_logic_cluster/lc_4/out
T_19_21_sp12_h_l_0
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_19_21_sp12_h_l_0
T_20_21_lc_trk_g0_4
T_20_21_wire_logic_cluster/lc_2/in_0

T_18_21_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g1_4
T_18_22_wire_logic_cluster/lc_4/in_1

End 

Net : comm_index_1
T_23_15_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_9
T_22_17_lc_trk_g2_1
T_22_17_input_2_5
T_22_17_wire_logic_cluster/lc_5/in_2

T_23_15_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g0_0
T_23_16_input_2_2
T_23_16_wire_logic_cluster/lc_2/in_2

T_23_15_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_6/in_3

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_16_16_sp4_h_l_8
T_12_16_sp4_h_l_8
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_5/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_16_16_sp4_h_l_8
T_12_16_sp4_h_l_8
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_16_16_sp4_h_l_8
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_3/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_40
T_19_17_lc_trk_g2_0
T_19_17_wire_logic_cluster/lc_7/in_3

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_16_16_sp4_h_l_8
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_4/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_40
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_4/in_3

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_40
T_19_18_lc_trk_g2_5
T_19_18_wire_logic_cluster/lc_5/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_40
T_19_17_lc_trk_g2_0
T_19_17_wire_logic_cluster/lc_4/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_22_11_sp4_v_t_40
T_21_14_lc_trk_g3_0
T_21_14_wire_logic_cluster/lc_4/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_19_15_sp4_h_l_8
T_18_15_sp4_v_t_45
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_19_15_sp4_h_l_8
T_18_15_sp4_v_t_39
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_5/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_19_16_sp4_v_t_40
T_19_12_sp4_v_t_36
T_18_14_lc_trk_g1_1
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_19_15_sp4_h_l_8
T_18_15_sp4_v_t_45
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_1/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_19_15_sp4_h_l_8
T_18_11_sp4_v_t_36
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_7/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_23_12_sp4_v_t_40
T_20_16_sp4_h_l_5
T_19_12_sp4_v_t_40
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_4/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_45
T_23_17_lc_trk_g0_0
T_23_17_wire_logic_cluster/lc_0/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_19_15_sp4_h_l_8
T_18_11_sp4_v_t_36
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_1/in_0

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_19_15_sp4_h_l_8
T_18_11_sp4_v_t_36
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_4/in_3

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_19_15_sp4_h_l_8
T_18_15_sp4_v_t_39
T_17_17_lc_trk_g0_2
T_17_17_wire_logic_cluster/lc_3/in_3

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_19_15_sp4_h_l_8
T_18_15_sp4_v_t_45
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_6/in_3

T_23_15_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_44
T_21_17_sp4_h_l_9
T_22_17_lc_trk_g3_1
T_22_17_wire_logic_cluster/lc_3/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_23_15_lc_trk_g0_0
T_23_15_input_2_2
T_23_15_wire_logic_cluster/lc_2/in_2

T_23_15_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_0/in_1

T_23_15_wire_logic_cluster/lc_0/out
T_23_15_sp4_h_l_5
T_23_15_lc_trk_g1_0
T_23_15_wire_logic_cluster/lc_0/in_3

End 

Net : data_index_1
T_20_24_wire_logic_cluster/lc_1/out
T_20_20_sp4_v_t_39
T_20_21_lc_trk_g3_7
T_20_21_wire_logic_cluster/lc_1/in_1

T_20_24_wire_logic_cluster/lc_1/out
T_20_20_sp4_v_t_39
T_20_21_lc_trk_g2_7
T_20_21_wire_logic_cluster/lc_1/in_0

T_20_24_wire_logic_cluster/lc_1/out
T_20_24_lc_trk_g2_1
T_20_24_wire_logic_cluster/lc_4/in_1

End 

Net : n19312
T_17_23_wire_logic_cluster/lc_0/cout
T_17_23_wire_logic_cluster/lc_1/in_3

Net : ADC_IAC.n20670
T_12_25_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_44
T_12_25_lc_trk_g0_2
T_12_25_wire_logic_cluster/lc_0/cen

End 

Net : acadc_trig
T_15_24_wire_logic_cluster/lc_1/out
T_14_24_sp4_h_l_10
T_13_24_sp4_v_t_47
T_12_25_lc_trk_g3_7
T_12_25_wire_logic_cluster/lc_1/in_3

T_15_24_wire_logic_cluster/lc_1/out
T_15_22_sp4_v_t_47
T_12_22_sp4_h_l_4
T_11_22_lc_trk_g0_4
T_11_22_wire_logic_cluster/lc_1/in_3

T_15_24_wire_logic_cluster/lc_1/out
T_14_24_sp4_h_l_10
T_13_24_sp4_v_t_47
T_12_25_lc_trk_g3_7
T_12_25_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_1/out
T_15_22_sp4_v_t_47
T_12_22_sp4_h_l_4
T_11_22_lc_trk_g0_4
T_11_22_wire_logic_cluster/lc_6/in_0

T_15_24_wire_logic_cluster/lc_1/out
T_14_24_sp4_h_l_10
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_IAC.n20669
T_12_25_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g2_1
T_12_25_wire_logic_cluster/lc_0/in_3

End 

Net : n19298
T_22_18_wire_logic_cluster/lc_2/cout
T_22_18_wire_logic_cluster/lc_3/in_3

Net : acadc_skipCount_8
T_15_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_3/in_1

T_15_21_wire_logic_cluster/lc_4/out
T_15_17_sp4_v_t_45
T_12_17_sp4_h_l_2
T_12_17_lc_trk_g0_7
T_12_17_wire_logic_cluster/lc_6/in_3

T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g1_4
T_15_21_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VAC.n20668
T_11_22_wire_logic_cluster/lc_0/out
T_12_20_sp4_v_t_44
T_11_22_lc_trk_g0_2
T_11_22_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VAC.n20667
T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g2_1
T_11_22_wire_logic_cluster/lc_0/in_3

End 

Net : n19288
T_19_23_wire_logic_cluster/lc_1/cout
T_19_23_wire_logic_cluster/lc_2/in_3

Net : comm_spi.data_tx_7__N_766
T_18_13_wire_logic_cluster/lc_7/out
T_18_13_sp4_h_l_3
T_21_9_sp4_v_t_44
T_21_12_lc_trk_g0_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_7/out
T_17_13_sp4_h_l_6
T_20_9_sp4_v_t_37
T_20_12_lc_trk_g1_5
T_20_12_wire_logic_cluster/lc_5/s_r

T_18_13_wire_logic_cluster/lc_7/out
T_19_11_sp4_v_t_42
T_20_11_sp4_h_l_0
T_20_11_lc_trk_g1_5
T_20_11_wire_logic_cluster/lc_5/s_r

End 

Net : cmd_rdadctmp_2_adj_1470
T_14_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_44
T_13_11_lc_trk_g2_1
T_13_11_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g0_2
T_14_11_input_2_0
T_14_11_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g3_2
T_14_12_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19397
T_13_15_wire_logic_cluster/lc_1/cout
T_13_15_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.cmd_rdadcbuf_35_N_1130_34
T_13_15_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_40
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_3/in_1

End 

Net : data_index_0
T_20_22_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g0_5
T_20_21_wire_logic_cluster/lc_0/in_1

T_20_22_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_3/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_lc_trk_g1_5
T_20_21_wire_logic_cluster/lc_0/in_0

End 

Net : n12353
T_16_23_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_42
T_17_24_sp4_h_l_7
T_20_20_sp4_v_t_36
T_20_22_lc_trk_g3_1
T_20_22_wire_logic_cluster/lc_6/in_0

T_16_23_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_42
T_17_24_sp4_h_l_7
T_20_20_sp4_v_t_36
T_20_24_lc_trk_g0_1
T_20_24_wire_logic_cluster/lc_7/in_0

T_16_23_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_42
T_17_24_sp4_h_l_7
T_20_20_sp4_v_t_36
T_20_24_lc_trk_g0_1
T_20_24_wire_logic_cluster/lc_3/in_0

T_16_23_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_42
T_17_24_sp4_h_l_7
T_20_20_sp4_v_t_36
T_20_24_lc_trk_g0_1
T_20_24_wire_logic_cluster/lc_6/in_1

T_16_23_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_42
T_17_24_sp4_h_l_7
T_20_20_sp4_v_t_36
T_19_22_lc_trk_g1_1
T_19_22_wire_logic_cluster/lc_5/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_0/in_0

T_16_23_wire_logic_cluster/lc_1/out
T_15_23_sp4_h_l_10
T_14_19_sp4_v_t_47
T_14_22_lc_trk_g1_7
T_14_22_wire_logic_cluster/lc_1/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_12_23_sp12_h_l_1
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_3/in_0

T_16_23_wire_logic_cluster/lc_1/out
T_16_20_sp4_v_t_42
T_13_24_sp4_h_l_0
T_14_24_lc_trk_g2_0
T_14_24_wire_logic_cluster/lc_3/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_12_23_sp12_h_l_1
T_21_23_lc_trk_g1_5
T_21_23_wire_logic_cluster/lc_1/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_12_23_sp12_h_l_1
T_20_23_lc_trk_g1_2
T_20_23_wire_logic_cluster/lc_0/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_16_19_sp4_v_t_39
T_15_21_lc_trk_g1_2
T_15_21_wire_logic_cluster/lc_2/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_15_23_sp4_h_l_10
T_14_23_lc_trk_g1_2
T_14_23_wire_logic_cluster/lc_6/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_6/in_3

T_16_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_4/in_3

End 

Net : comm_spi.n14588
T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_19_12_sp4_h_l_9
T_21_12_lc_trk_g3_4
T_21_12_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g0_6
T_18_13_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_19_12_sp4_h_l_9
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_44
T_19_12_sp4_h_l_9
T_22_8_sp4_v_t_38
T_21_10_lc_trk_g1_3
T_21_10_wire_logic_cluster/lc_6/in_0

End 

Net : n20624
T_13_19_wire_logic_cluster/lc_4/out
T_13_11_sp12_v_t_23
T_14_23_sp12_h_l_0
T_16_23_lc_trk_g0_7
T_16_23_wire_logic_cluster/lc_1/in_0

End 

Net : comm_index_2
T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_5/in_1

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_16_14_sp4_h_l_1
T_15_14_sp4_v_t_36
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_4/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_16_lc_trk_g0_2
T_23_16_wire_logic_cluster/lc_2/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_16_14_sp4_h_l_1
T_15_14_sp4_v_t_36
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_0/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_19_14_sp4_v_t_36
T_19_16_lc_trk_g3_1
T_19_16_wire_logic_cluster/lc_7/in_1

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_18_sp4_h_l_1
T_21_18_lc_trk_g2_1
T_21_18_input_2_5
T_21_18_wire_logic_cluster/lc_5/in_2

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_19_14_sp4_v_t_36
T_16_18_sp4_h_l_6
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_3/in_1

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_19_14_sp4_v_t_36
T_19_17_lc_trk_g1_4
T_19_17_wire_logic_cluster/lc_7/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_19_14_sp4_v_t_36
T_19_18_lc_trk_g0_1
T_19_18_wire_logic_cluster/lc_4/in_1

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_19_14_sp4_v_t_36
T_16_18_sp4_h_l_6
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_19_14_sp4_v_t_36
T_19_10_sp4_v_t_44
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_4/in_3

T_23_15_wire_logic_cluster/lc_2/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_5/in_3

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_16_14_sp4_h_l_1
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_3/in_3

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_19_14_sp4_v_t_36
T_19_10_sp4_v_t_44
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_1/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_6/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_16_14_sp4_h_l_1
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_4/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_19_14_sp4_v_t_36
T_16_18_sp4_h_l_6
T_17_18_lc_trk_g2_6
T_17_18_wire_logic_cluster/lc_1/in_3

T_23_15_wire_logic_cluster/lc_2/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_4/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_16_14_sp4_h_l_1
T_18_14_lc_trk_g2_4
T_18_14_wire_logic_cluster/lc_2/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_22_17_lc_trk_g2_4
T_22_17_wire_logic_cluster/lc_4/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g1_2
T_22_16_wire_logic_cluster/lc_0/in_3

T_23_15_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g1_2
T_22_16_wire_logic_cluster/lc_1/in_0

T_23_15_wire_logic_cluster/lc_2/out
T_23_15_lc_trk_g3_2
T_23_15_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_13_17_0_
T_17_23_wire_logic_cluster/carry_in_mux/cout
T_17_23_wire_logic_cluster/lc_0/in_3

Net : n9273
T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_16_21_lc_trk_g3_0
T_16_21_input_2_1
T_16_21_wire_logic_cluster/lc_1/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_9
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_11_21_sp4_h_l_4
T_10_21_sp4_v_t_41
T_9_25_lc_trk_g1_4
T_9_25_input_2_5
T_9_25_wire_logic_cluster/lc_5/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_20_25_lc_trk_g3_1
T_20_25_input_2_4
T_20_25_wire_logic_cluster/lc_4/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_20_25_lc_trk_g3_1
T_20_25_input_2_0
T_20_25_wire_logic_cluster/lc_0/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_lc_trk_g1_0
T_20_24_wire_logic_cluster/lc_5/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_input_2_0
T_18_21_wire_logic_cluster/lc_0/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_16_21_lc_trk_g3_0
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_11_21_sp4_h_l_4
T_12_21_lc_trk_g2_4
T_12_21_input_2_6
T_12_21_wire_logic_cluster/lc_6/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_19_22_lc_trk_g0_3
T_19_22_wire_logic_cluster/lc_7/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_41
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_1/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_10
T_15_21_sp4_h_l_6
T_18_21_sp4_v_t_43
T_18_23_lc_trk_g3_6
T_18_23_input_2_1
T_18_23_wire_logic_cluster/lc_1/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_11_21_sp4_h_l_4
T_14_17_sp4_v_t_47
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_5/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_19_22_lc_trk_g2_0
T_19_22_input_2_0
T_19_22_wire_logic_cluster/lc_0/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g3_0
T_21_20_wire_logic_cluster/lc_2/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_16_sp4_v_t_41
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_0/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_16_sp4_v_t_41
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_5/in_3

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_2/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_10
T_13_16_sp4_h_l_1
T_12_12_sp4_v_t_36
T_11_15_lc_trk_g2_4
T_11_15_wire_logic_cluster/lc_5/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_41
T_15_23_lc_trk_g3_1
T_15_23_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_41
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_6/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_41
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_2/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_41
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_6/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_10
T_13_16_sp4_h_l_1
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_10
T_13_16_sp4_h_l_1
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_2/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_41
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_7/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_10
T_15_21_sp4_h_l_6
T_18_21_sp4_v_t_43
T_15_25_sp4_h_l_6
T_14_25_lc_trk_g0_6
T_14_25_wire_logic_cluster/lc_6/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_11_21_sp4_h_l_4
T_14_17_sp4_v_t_47
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_41
T_15_21_lc_trk_g3_1
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_41
T_16_21_lc_trk_g3_1
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_16_sp4_v_t_41
T_17_16_sp4_h_l_10
T_13_16_sp4_h_l_1
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_3/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_17_24_sp4_h_l_4
T_16_20_sp4_v_t_41
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_7/in_3

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_39
T_14_24_lc_trk_g0_7
T_14_24_wire_logic_cluster/lc_1/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_39
T_13_23_lc_trk_g1_2
T_13_23_wire_logic_cluster/lc_1/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_39
T_14_23_lc_trk_g2_2
T_14_23_wire_logic_cluster/lc_6/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_39
T_14_24_lc_trk_g0_7
T_14_24_wire_logic_cluster/lc_2/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_39
T_14_24_lc_trk_g0_7
T_14_24_wire_logic_cluster/lc_4/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_10
T_15_21_sp4_h_l_6
T_18_21_sp4_v_t_43
T_18_23_lc_trk_g3_6
T_18_23_input_2_5
T_18_23_wire_logic_cluster/lc_5/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_10
T_15_21_sp4_h_l_6
T_18_21_sp4_v_t_43
T_18_23_lc_trk_g3_6
T_18_23_input_2_7
T_18_23_wire_logic_cluster/lc_7/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_9
T_16_22_sp4_h_l_0
T_12_22_sp4_h_l_0
T_12_22_lc_trk_g1_5
T_12_22_input_2_6
T_12_22_wire_logic_cluster/lc_6/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_9
T_16_22_sp4_h_l_0
T_12_22_sp4_h_l_0
T_14_22_lc_trk_g3_5
T_14_22_input_2_2
T_14_22_wire_logic_cluster/lc_2/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_9
T_16_22_sp4_h_l_0
T_12_22_sp4_h_l_0
T_14_22_lc_trk_g3_5
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_15_21_sp4_h_l_8
T_11_21_sp4_h_l_4
T_12_21_lc_trk_g2_4
T_12_21_input_2_4
T_12_21_wire_logic_cluster/lc_4/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_10
T_15_21_sp4_h_l_6
T_18_21_sp4_v_t_43
T_18_23_lc_trk_g3_6
T_18_23_wire_logic_cluster/lc_0/in_3

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_20_25_lc_trk_g2_1
T_20_25_wire_logic_cluster/lc_3/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_sp4_v_t_41
T_20_25_lc_trk_g2_1
T_20_25_wire_logic_cluster/lc_5/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_16_sp4_v_t_41
T_20_18_lc_trk_g3_4
T_20_18_wire_logic_cluster/lc_4/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_16_sp4_v_t_41
T_19_19_lc_trk_g3_1
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_16_sp4_v_t_41
T_20_19_lc_trk_g0_1
T_20_19_input_2_1
T_20_19_wire_logic_cluster/lc_1/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_22_13_sp4_v_t_36
T_19_13_sp4_h_l_7
T_21_13_lc_trk_g2_2
T_21_13_input_2_0
T_21_13_wire_logic_cluster/lc_0/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_6/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_0/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_19_22_lc_trk_g0_3
T_19_22_wire_logic_cluster/lc_5/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_2/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_22_13_sp4_v_t_45
T_22_14_lc_trk_g2_5
T_22_14_wire_logic_cluster/lc_1/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_3/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_7/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_5
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_7/in_0

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_22_lc_trk_g3_0
T_20_22_wire_logic_cluster/lc_6/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_3/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_lc_trk_g0_0
T_20_24_wire_logic_cluster/lc_7/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_lc_trk_g1_0
T_20_24_input_2_3
T_20_24_wire_logic_cluster/lc_3/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_22_lc_trk_g3_0
T_20_22_input_2_5
T_20_22_wire_logic_cluster/lc_5/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_19_22_lc_trk_g0_3
T_19_22_input_2_1
T_19_22_wire_logic_cluster/lc_1/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_lc_trk_g1_0
T_20_24_input_2_1
T_20_24_wire_logic_cluster/lc_1/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_40
T_19_21_sp4_h_l_10
T_18_21_lc_trk_g0_2
T_18_21_input_2_4
T_18_21_wire_logic_cluster/lc_4/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_23_18_sp4_v_t_44
T_20_22_sp4_h_l_9
T_20_22_lc_trk_g0_4
T_20_22_input_2_2
T_20_22_wire_logic_cluster/lc_2/in_2

T_22_20_wire_logic_cluster/lc_0/out
T_21_20_sp4_h_l_8
T_20_20_sp4_v_t_45
T_20_24_lc_trk_g1_0
T_20_24_wire_logic_cluster/lc_6/in_3

T_22_20_wire_logic_cluster/lc_0/out
T_23_16_sp4_v_t_36
T_23_17_lc_trk_g2_4
T_23_17_wire_logic_cluster/lc_3/in_1

T_22_20_wire_logic_cluster/lc_0/out
T_21_21_lc_trk_g1_0
T_21_21_wire_logic_cluster/lc_0/in_1

End 

Net : buf_dds0_11
T_20_24_wire_logic_cluster/lc_6/out
T_20_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_15_18_lc_trk_g1_7
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_20_24_wire_logic_cluster/lc_6/out
T_21_23_sp4_v_t_45
T_18_27_sp4_h_l_1
T_17_23_sp4_v_t_43
T_16_25_lc_trk_g1_6
T_16_25_input_2_1
T_16_25_wire_logic_cluster/lc_1/in_2

T_20_24_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g0_6
T_20_24_input_2_6
T_20_24_wire_logic_cluster/lc_6/in_2

End 

Net : n19297
T_22_18_wire_logic_cluster/lc_1/cout
T_22_18_wire_logic_cluster/lc_2/in_3

Net : n19287
T_19_23_wire_logic_cluster/lc_0/cout
T_19_23_wire_logic_cluster/lc_1/in_3

Net : n22021_cascade_
T_18_19_wire_logic_cluster/lc_2/ltout
T_18_19_wire_logic_cluster/lc_3/in_2

End 

Net : n22024
T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_5/in_0

End 

Net : n26_cascade_
T_18_19_wire_logic_cluster/lc_1/ltout
T_18_19_wire_logic_cluster/lc_2/in_2

End 

Net : n30_adj_1478_cascade_
T_18_19_wire_logic_cluster/lc_5/ltout
T_18_19_wire_logic_cluster/lc_6/in_2

End 

Net : data_cntvec_0
T_22_18_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_40
T_19_19_sp4_h_l_10
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_1/in_3

T_22_18_wire_logic_cluster/lc_0/out
T_22_15_sp4_v_t_40
T_19_19_sp4_h_l_10
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_3/in_0

T_22_18_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g3_0
T_22_18_wire_logic_cluster/lc_0/in_1

End 

Net : n20653
T_17_16_wire_logic_cluster/lc_0/out
T_14_16_sp12_h_l_0
T_23_16_sp4_h_l_11
T_22_12_sp4_v_t_46
T_22_14_lc_trk_g2_3
T_22_14_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_0/out
T_14_16_sp12_h_l_0
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_5/in_1

End 

Net : n12254
T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/cen

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/cen

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/cen

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/cen

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/cen

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/cen

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/cen

T_19_19_wire_logic_cluster/lc_5/out
T_20_19_sp4_h_l_10
T_16_19_sp4_h_l_6
T_16_19_lc_trk_g1_3
T_16_19_wire_logic_cluster/lc_4/cen

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

T_19_19_wire_logic_cluster/lc_5/out
T_19_18_sp4_v_t_42
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_0/cen

End 

Net : n11810_cascade_
T_22_15_wire_logic_cluster/lc_0/ltout
T_22_15_wire_logic_cluster/lc_1/in_2

End 

Net : n19296
T_22_18_wire_logic_cluster/lc_0/cout
T_22_18_wire_logic_cluster/lc_1/in_3

Net : n22027_cascade_
T_13_20_wire_logic_cluster/lc_3/ltout
T_13_20_wire_logic_cluster/lc_4/in_2

End 

Net : n30_adj_1608
T_24_19_wire_logic_cluster/lc_2/out
T_19_19_sp12_h_l_0
T_18_7_sp12_v_t_23
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_3/in_3

End 

Net : n20810
T_15_15_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_44
T_15_16_sp4_v_t_37
T_12_20_sp4_h_l_0
T_13_20_lc_trk_g3_0
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

End 

Net : n22030
T_13_20_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_45
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_2/in_3

End 

Net : buf_data_iac_20
T_8_10_wire_bram/ram/RDATA_5
T_8_9_sp4_v_t_36
T_9_13_sp4_h_l_1
T_13_13_sp4_h_l_1
T_16_13_sp4_v_t_36
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_2/in_1

End 

Net : n22_adj_1606
T_21_18_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_45
T_23_19_sp4_h_l_2
T_24_19_lc_trk_g3_2
T_24_19_wire_logic_cluster/lc_2/in_3

End 

Net : n19_adj_1605
T_23_19_wire_logic_cluster/lc_3/out
T_23_18_sp12_v_t_22
T_12_18_sp12_h_l_1
T_21_18_lc_trk_g0_5
T_21_18_wire_logic_cluster/lc_2/in_1

End 

Net : n11846
T_19_16_wire_logic_cluster/lc_1/out
T_19_14_sp4_v_t_47
T_20_18_sp4_h_l_10
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_3/in_3

T_19_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_7
T_15_16_sp4_h_l_3
T_19_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_19_16_wire_logic_cluster/lc_1/out
T_19_16_sp4_h_l_7
T_15_16_sp4_h_l_3
T_19_16_sp4_h_l_6
T_22_16_sp4_v_t_43
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_0/cen

T_19_16_wire_logic_cluster/lc_1/out
T_19_14_sp4_v_t_47
T_20_18_sp4_h_l_10
T_21_18_lc_trk_g3_2
T_21_18_wire_logic_cluster/lc_6/in_3

End 

Net : n14652
T_21_18_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_5/s_r

T_21_18_wire_logic_cluster/lc_3/out
T_21_17_sp12_v_t_22
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_5/s_r

End 

Net : n10508
T_15_16_wire_logic_cluster/lc_0/out
T_12_16_sp12_h_l_0
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_6/in_3

End 

Net : n11839_cascade_
T_19_16_wire_logic_cluster/lc_0/ltout
T_19_16_wire_logic_cluster/lc_1/in_2

End 

Net : data_index_6
T_20_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_44
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_44
T_20_21_lc_trk_g2_4
T_20_21_wire_logic_cluster/lc_6/in_0

T_20_23_wire_logic_cluster/lc_2/out
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_1/in_1

End 

Net : data_index_8
T_12_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_8
T_17_21_sp4_h_l_8
T_20_21_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_0/in_0

T_12_21_wire_logic_cluster/lc_4/out
T_13_21_sp4_h_l_8
T_17_21_sp4_h_l_8
T_20_21_sp4_v_t_36
T_20_22_lc_trk_g3_4
T_20_22_wire_logic_cluster/lc_0/in_1

T_12_21_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g0_4
T_12_22_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_0_adj_1472
T_14_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g3_3
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

T_14_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g1_3
T_14_11_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_3/out
T_14_11_lc_trk_g0_3
T_14_11_wire_logic_cluster/lc_2/in_1

End 

Net : data_index_4
T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_4/in_1

T_19_22_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_3_adj_1469
T_14_11_wire_logic_cluster/lc_0/out
T_14_11_sp4_h_l_5
T_13_11_lc_trk_g0_5
T_13_11_input_2_3
T_13_11_wire_logic_cluster/lc_3/in_2

T_14_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_5/in_0

T_14_11_wire_logic_cluster/lc_0/out
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_0/in_3

End 

Net : n30_adj_1514_cascade_
T_14_18_wire_logic_cluster/lc_6/ltout
T_14_18_wire_logic_cluster/lc_7/in_2

End 

Net : n20937
T_9_17_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_36
T_10_18_sp4_h_l_1
T_14_18_sp4_h_l_9
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_1/in_0

End 

Net : n21907_cascade_
T_14_18_wire_logic_cluster/lc_1/ltout
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : n21910
T_14_18_wire_logic_cluster/lc_2/out
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_6/in_1

End 

Net : buf_data_iac_21
T_8_9_wire_bram/ram/RDATA_13
T_6_9_sp4_h_l_1
T_9_9_sp4_v_t_36
T_9_13_sp4_v_t_41
T_9_17_lc_trk_g1_4
T_9_17_wire_logic_cluster/lc_6/in_1

End 

Net : n23_adj_1517
T_21_18_wire_logic_cluster/lc_1/out
T_21_18_sp4_h_l_7
T_24_14_sp4_v_t_36
T_24_17_lc_trk_g1_4
T_24_17_input_2_7
T_24_17_wire_logic_cluster/lc_7/in_2

End 

Net : n20809
T_24_17_wire_logic_cluster/lc_7/out
T_14_17_sp12_h_l_1
T_13_17_sp12_v_t_22
T_13_20_lc_trk_g3_2
T_13_20_wire_logic_cluster/lc_3/in_0

End 

Net : n12205
T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_17_14_sp4_h_l_8
T_21_14_sp4_h_l_4
T_22_14_lc_trk_g3_4
T_22_14_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_16_sp4_h_l_0
T_19_16_lc_trk_g2_5
T_19_16_wire_logic_cluster/lc_1/in_0

End 

Net : n21916
T_21_13_wire_logic_cluster/lc_2/out
T_21_13_lc_trk_g3_2
T_21_13_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_1_adj_1471
T_14_11_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g3_2
T_13_11_input_2_1
T_13_11_wire_logic_cluster/lc_1/in_2

T_14_11_wire_logic_cluster/lc_2/out
T_14_11_lc_trk_g3_2
T_14_11_wire_logic_cluster/lc_2/in_3

T_14_11_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_2/in_3

End 

Net : n2
T_21_13_wire_logic_cluster/lc_4/out
T_21_13_lc_trk_g1_4
T_21_13_wire_logic_cluster/lc_2/in_3

End 

Net : n1252_cascade_
T_21_13_wire_logic_cluster/lc_3/ltout
T_21_13_wire_logic_cluster/lc_4/in_2

End 

Net : data_index_5
T_21_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g2_0
T_20_21_wire_logic_cluster/lc_5/in_1

T_21_21_wire_logic_cluster/lc_0/out
T_20_21_lc_trk_g3_0
T_20_21_wire_logic_cluster/lc_5/in_0

T_21_21_wire_logic_cluster/lc_0/out
T_21_18_sp4_v_t_40
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_3/in_1

End 

Net : buf_dds1_11
T_14_20_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_47
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_1/in_0

End 

Net : comm_spi.data_tx_7__N_758
T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_5/s_r

T_19_12_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_45
T_17_13_sp4_h_l_8
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/s_r

T_19_12_wire_logic_cluster/lc_2/out
T_20_9_sp4_v_t_45
T_20_10_lc_trk_g3_5
T_20_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_buf_0_1
T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_21_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_20_22_lc_trk_g0_3
T_20_22_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_19_18_sp4_h_l_9
T_18_14_sp4_v_t_44
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_21_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_21_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_17_22_sp4_h_l_4
T_20_22_sp4_v_t_41
T_20_25_lc_trk_g0_1
T_20_25_input_2_3
T_20_25_wire_logic_cluster/lc_3/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_19_18_sp4_h_l_9
T_18_18_sp4_v_t_38
T_15_22_sp4_h_l_3
T_14_22_sp4_v_t_38
T_14_23_lc_trk_g2_6
T_14_23_input_2_6
T_14_23_wire_logic_cluster/lc_6/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_19_18_sp4_h_l_9
T_18_18_sp4_v_t_38
T_15_22_sp4_h_l_3
T_14_22_sp4_v_t_38
T_14_24_lc_trk_g3_3
T_14_24_input_2_2
T_14_24_wire_logic_cluster/lc_2/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_11_18_sp12_v_t_23
T_11_18_sp4_v_t_45
T_11_14_sp4_v_t_41
T_11_15_lc_trk_g2_1
T_11_15_input_2_5
T_11_15_wire_logic_cluster/lc_5/in_2

T_13_18_wire_logic_cluster/lc_6/out
T_12_18_sp12_h_l_0
T_19_18_sp4_h_l_9
T_18_18_sp4_v_t_38
T_18_22_sp4_v_t_38
T_18_23_lc_trk_g2_6
T_18_23_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_45
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_7/in_0

T_13_18_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_45
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_6/in_1

End 

Net : data_cntvec_2
T_22_18_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_44
T_19_19_sp4_h_l_2
T_20_19_lc_trk_g2_2
T_20_19_wire_logic_cluster/lc_6/in_0

T_22_18_wire_logic_cluster/lc_2/out
T_22_15_sp4_v_t_44
T_19_19_sp4_h_l_2
T_15_19_sp4_h_l_5
T_17_19_lc_trk_g3_0
T_17_19_wire_logic_cluster/lc_0/in_3

T_22_18_wire_logic_cluster/lc_2/out
T_22_18_lc_trk_g1_2
T_22_18_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_7_adj_1465
T_12_11_wire_logic_cluster/lc_2/out
T_13_11_sp4_h_l_4
T_13_11_lc_trk_g0_1
T_13_11_input_2_7
T_13_11_wire_logic_cluster/lc_7/in_2

T_12_11_wire_logic_cluster/lc_2/out
T_13_11_sp4_h_l_4
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_0
T_13_11_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g3_0
T_13_11_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_5_adj_1467
T_12_11_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g1_6
T_13_11_input_2_5
T_13_11_wire_logic_cluster/lc_5/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_4/in_3

End 

Net : comm_buf_1_0
T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_4
T_20_19_sp4_v_t_41
T_19_22_lc_trk_g3_1
T_19_22_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_4
T_13_19_sp4_h_l_0
T_12_15_sp4_v_t_37
T_9_15_sp4_h_l_6
T_11_15_lc_trk_g2_3
T_11_15_wire_logic_cluster/lc_7/in_0

T_18_19_wire_logic_cluster/lc_6/out
T_19_16_sp4_v_t_37
T_19_12_sp4_v_t_37
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp12_h_l_0
T_16_19_sp12_v_t_23
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_19_sp4_h_l_4
T_20_15_sp4_v_t_47
T_20_18_lc_trk_g1_7
T_20_18_input_2_4
T_20_18_wire_logic_cluster/lc_4/in_2

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_15_22_sp4_h_l_2
T_14_22_lc_trk_g1_2
T_14_22_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_44
T_15_22_sp4_h_l_2
T_14_22_lc_trk_g1_2
T_14_22_input_2_7
T_14_22_wire_logic_cluster/lc_7/in_2

End 

Net : n20794_cascade_
T_14_17_wire_logic_cluster/lc_2/ltout
T_14_17_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_10
T_22_19_wire_logic_cluster/lc_2/out
T_22_17_sp12_v_t_23
T_11_17_sp12_h_l_0
T_14_17_lc_trk_g1_0
T_14_17_wire_logic_cluster/lc_2/in_3

T_22_19_wire_logic_cluster/lc_2/out
T_22_19_sp4_h_l_9
T_21_19_sp4_v_t_38
T_20_20_lc_trk_g2_6
T_20_20_input_2_2
T_20_20_wire_logic_cluster/lc_2/in_2

T_22_19_wire_logic_cluster/lc_2/out
T_22_19_lc_trk_g1_2
T_22_19_wire_logic_cluster/lc_2/in_1

End 

Net : n22213_cascade_
T_14_17_wire_logic_cluster/lc_4/ltout
T_14_17_wire_logic_cluster/lc_5/in_2

End 

Net : n20796_cascade_
T_14_17_wire_logic_cluster/lc_3/ltout
T_14_17_wire_logic_cluster/lc_4/in_2

End 

Net : n22216_cascade_
T_14_17_wire_logic_cluster/lc_5/ltout
T_14_17_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_IAC.n17_cascade_
T_12_25_wire_logic_cluster/lc_6/ltout
T_12_25_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_IAC.n12
T_12_25_wire_logic_cluster/lc_7/out
T_12_23_sp4_v_t_43
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_1/cen

T_12_25_wire_logic_cluster/lc_7/out
T_12_23_sp4_v_t_43
T_11_24_lc_trk_g3_3
T_11_24_wire_logic_cluster/lc_1/cen

End 

Net : buf_data_iac_8
T_8_26_wire_bram/ram/RDATA_5
T_9_22_sp4_v_t_40
T_9_23_lc_trk_g2_0
T_9_23_wire_logic_cluster/lc_5/in_3

End 

Net : n21001
T_9_23_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_47
T_10_19_sp4_h_l_3
T_14_19_sp4_h_l_11
T_18_19_sp4_h_l_2
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_2/in_0

End 

Net : VDC_RNG0
T_18_22_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_37
T_19_18_sp4_h_l_5
T_21_18_lc_trk_g3_0
T_21_18_wire_logic_cluster/lc_1/in_0

T_18_22_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g0_0
T_18_22_wire_logic_cluster/lc_0/in_0

T_18_22_wire_logic_cluster/lc_0/out
T_15_22_sp12_h_l_0
T_3_22_sp12_h_l_0
T_2_10_sp12_v_t_23
T_2_10_sp4_v_t_45
T_0_14_span4_horz_25
T_0_10_span4_vert_t_12
T_0_11_lc_trk_g1_4
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADC_VDC.cmd_rdadcbuf_1
T_13_11_wire_logic_cluster/lc_1/out
T_13_11_lc_trk_g3_1
T_13_11_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VAC.n17_cascade_
T_11_22_wire_logic_cluster/lc_6/ltout
T_11_22_wire_logic_cluster/lc_7/in_2

End 

Net : ADC_VAC.n12
T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_0/cen

T_11_22_wire_logic_cluster/lc_7/out
T_11_20_sp4_v_t_43
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_0/cen

End 

Net : cmd_rdadctmp_6_adj_1466
T_12_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g0_4
T_13_11_input_2_6
T_13_11_wire_logic_cluster/lc_6/in_2

T_12_11_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_4/in_1

T_12_11_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_2/in_3

End 

Net : data_cntvec_5
T_22_18_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_39
T_19_20_sp4_h_l_7
T_15_20_sp4_h_l_7
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_2/in_3

T_22_18_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_39
T_19_20_sp4_h_l_7
T_19_20_lc_trk_g1_2
T_19_20_wire_logic_cluster/lc_2/in_1

T_22_18_wire_logic_cluster/lc_5/out
T_22_18_lc_trk_g1_5
T_22_18_wire_logic_cluster/lc_5/in_1

End 

Net : n26_adj_1486_cascade_
T_16_20_wire_logic_cluster/lc_2/ltout
T_16_20_wire_logic_cluster/lc_3/in_2

End 

Net : data_cntvec_4
T_22_18_wire_logic_cluster/lc_4/out
T_22_16_sp4_v_t_37
T_19_20_sp4_h_l_0
T_15_20_sp4_h_l_3
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_2/in_3

T_22_18_wire_logic_cluster/lc_4/out
T_22_16_sp4_v_t_37
T_19_20_sp4_h_l_0
T_19_20_lc_trk_g0_5
T_19_20_wire_logic_cluster/lc_3/in_0

T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g3_4
T_22_18_wire_logic_cluster/lc_4/in_1

End 

Net : n26_adj_1502_cascade_
T_17_21_wire_logic_cluster/lc_0/ltout
T_17_21_wire_logic_cluster/lc_1/in_2

End 

Net : data_cntvec_3
T_22_18_wire_logic_cluster/lc_3/out
T_22_17_sp4_v_t_38
T_19_21_sp4_h_l_8
T_15_21_sp4_h_l_4
T_17_21_lc_trk_g2_1
T_17_21_wire_logic_cluster/lc_0/in_3

T_22_18_wire_logic_cluster/lc_3/out
T_20_18_sp4_h_l_3
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_19_20_lc_trk_g2_4
T_19_20_wire_logic_cluster/lc_2/in_0

T_22_18_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_3/in_1

End 

Net : n26_adj_1484_cascade_
T_17_20_wire_logic_cluster/lc_2/ltout
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : n22180_cascade_
T_16_20_wire_logic_cluster/lc_4/ltout
T_16_20_wire_logic_cluster/lc_5/in_2

End 

Net : n22198_cascade_
T_17_21_wire_logic_cluster/lc_2/ltout
T_17_21_wire_logic_cluster/lc_3/in_2

End 

Net : n22162_cascade_
T_17_20_wire_logic_cluster/lc_4/ltout
T_17_20_wire_logic_cluster/lc_5/in_2

End 

Net : n26_adj_1506_cascade_
T_17_19_wire_logic_cluster/lc_0/ltout
T_17_19_wire_logic_cluster/lc_1/in_2

End 

Net : n22087_cascade_
T_17_19_wire_logic_cluster/lc_2/ltout
T_17_19_wire_logic_cluster/lc_3/in_2

End 

Net : n20816_cascade_
T_17_19_wire_logic_cluster/lc_1/ltout
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : n22159_cascade_
T_17_20_wire_logic_cluster/lc_3/ltout
T_17_20_wire_logic_cluster/lc_4/in_2

End 

Net : n22195_cascade_
T_17_21_wire_logic_cluster/lc_1/ltout
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : n30_adj_1503_cascade_
T_17_21_wire_logic_cluster/lc_3/ltout
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : n30_adj_1493_cascade_
T_17_20_wire_logic_cluster/lc_5/ltout
T_17_20_wire_logic_cluster/lc_6/in_2

End 

Net : n30_adj_1485_cascade_
T_16_20_wire_logic_cluster/lc_5/ltout
T_16_20_wire_logic_cluster/lc_6/in_2

End 

Net : n22177_cascade_
T_16_20_wire_logic_cluster/lc_3/ltout
T_16_20_wire_logic_cluster/lc_4/in_2

End 

Net : n22090_cascade_
T_17_19_wire_logic_cluster/lc_3/ltout
T_17_19_wire_logic_cluster/lc_4/in_2

End 

Net : n8_adj_1555
T_21_13_wire_logic_cluster/lc_7/out
T_21_13_lc_trk_g2_7
T_21_13_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_4_adj_1468
T_14_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g3_5
T_13_11_input_2_4
T_13_11_wire_logic_cluster/lc_4/in_2

T_14_11_wire_logic_cluster/lc_5/out
T_14_11_lc_trk_g3_5
T_14_11_wire_logic_cluster/lc_5/in_1

T_14_11_wire_logic_cluster/lc_5/out
T_13_11_sp4_h_l_2
T_12_11_lc_trk_g1_2
T_12_11_wire_logic_cluster/lc_6/in_3

End 

Net : n1252
T_21_13_wire_logic_cluster/lc_3/out
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_7/in_3

End 

Net : n12381
T_21_20_wire_logic_cluster/lc_2/out
T_21_18_sp12_v_t_23
T_10_18_sp12_h_l_0
T_9_18_sp4_h_l_1
T_12_14_sp4_v_t_42
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_5/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_41
T_18_16_sp4_h_l_10
T_14_16_sp4_h_l_1
T_10_16_sp4_h_l_4
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_3/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_41
T_18_16_sp4_h_l_10
T_14_16_sp4_h_l_1
T_13_16_sp4_v_t_36
T_12_19_lc_trk_g2_4
T_12_19_wire_logic_cluster/lc_1/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_41
T_18_16_sp4_h_l_10
T_14_16_sp4_h_l_1
T_10_16_sp4_h_l_4
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_4/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_41
T_18_16_sp4_h_l_10
T_14_16_sp4_h_l_1
T_10_16_sp4_h_l_4
T_12_16_lc_trk_g2_1
T_12_16_wire_logic_cluster/lc_2/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_16_20_sp12_h_l_0
T_15_8_sp12_v_t_23
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_1/in_1

T_21_20_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_41
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_2/in_0

T_21_20_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_4/in_1

End 

Net : comm_buf_1_6
T_15_20_wire_logic_cluster/lc_6/out
T_16_19_sp4_v_t_45
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_20_23_lc_trk_g0_3
T_20_23_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_16_19_sp4_v_t_45
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_24_19_sp4_v_t_40
T_24_15_sp4_v_t_45
T_23_18_lc_trk_g3_5
T_23_18_wire_logic_cluster/lc_5/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_15_18_sp4_v_t_41
T_16_18_sp4_h_l_9
T_17_18_lc_trk_g2_1
T_17_18_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_16_19_sp4_v_t_45
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_20_23_lc_trk_g0_3
T_20_23_input_2_3
T_20_23_wire_logic_cluster/lc_3/in_2

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_sp12_h_l_0
T_18_20_lc_trk_g1_3
T_18_20_input_2_4
T_18_20_wire_logic_cluster/lc_4/in_2

T_15_20_wire_logic_cluster/lc_6/out
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g0_1
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

End 

Net : n20734
T_23_20_wire_logic_cluster/lc_1/out
T_23_18_sp4_v_t_47
T_20_22_sp4_h_l_10
T_21_22_lc_trk_g2_2
T_21_22_input_2_4
T_21_22_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_2
T_13_11_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g0_2
T_13_11_input_2_2
T_13_11_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n19396
T_13_15_wire_logic_cluster/lc_0/cout
T_13_15_wire_logic_cluster/lc_1/in_3

Net : n3
T_21_21_wire_logic_cluster/lc_4/out
T_22_17_sp4_v_t_44
T_22_13_sp4_v_t_44
T_22_14_lc_trk_g2_4
T_22_14_wire_logic_cluster/lc_6/in_0

T_21_21_wire_logic_cluster/lc_4/out
T_22_17_sp4_v_t_44
T_22_13_sp4_v_t_44
T_22_14_lc_trk_g2_4
T_22_14_wire_logic_cluster/lc_7/in_3

End 

Net : comm_state_3_N_412_3
T_20_14_wire_logic_cluster/lc_0/out
T_21_13_lc_trk_g2_0
T_21_13_wire_logic_cluster/lc_7/in_1

End 

Net : n30
T_13_18_wire_logic_cluster/lc_7/out
T_13_18_sp4_h_l_3
T_17_18_sp4_h_l_3
T_20_14_sp4_v_t_38
T_21_14_sp4_h_l_3
T_20_14_lc_trk_g1_3
T_20_14_input_2_0
T_20_14_wire_logic_cluster/lc_0/in_2

End 

Net : n12367
T_19_22_wire_logic_cluster/lc_0/out
T_16_22_sp12_h_l_0
T_15_22_sp4_h_l_1
T_14_22_sp4_v_t_42
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_2/in_0

T_19_22_wire_logic_cluster/lc_0/out
T_16_22_sp12_h_l_0
T_15_22_sp4_h_l_1
T_14_22_sp4_v_t_42
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_4/in_0

T_19_22_wire_logic_cluster/lc_0/out
T_16_22_sp12_h_l_0
T_15_22_sp4_h_l_1
T_14_22_sp4_v_t_42
T_13_24_lc_trk_g1_7
T_13_24_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_0/out
T_16_22_sp12_h_l_0
T_15_22_sp4_h_l_1
T_14_22_sp4_v_t_42
T_14_24_lc_trk_g3_7
T_14_24_wire_logic_cluster/lc_1/in_1

T_19_22_wire_logic_cluster/lc_0/out
T_16_22_sp12_h_l_0
T_15_22_sp4_h_l_1
T_14_22_sp4_v_t_42
T_14_25_lc_trk_g1_2
T_14_25_wire_logic_cluster/lc_6/in_1

T_19_22_wire_logic_cluster/lc_0/out
T_16_22_sp12_h_l_0
T_15_22_sp4_h_l_1
T_11_22_sp4_h_l_4
T_13_22_lc_trk_g3_1
T_13_22_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_0/out
T_16_22_sp12_h_l_0
T_15_22_sp4_h_l_1
T_14_22_lc_trk_g1_1
T_14_22_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_0/out
T_16_22_sp12_h_l_0
T_15_22_lc_trk_g0_0
T_15_22_wire_logic_cluster/lc_7/in_1

End 

Net : n9
T_21_23_wire_logic_cluster/lc_4/out
T_22_22_sp4_v_t_41
T_19_22_sp4_h_l_4
T_19_22_lc_trk_g0_1
T_19_22_wire_logic_cluster/lc_0/in_1

T_21_23_wire_logic_cluster/lc_4/out
T_21_21_sp4_v_t_37
T_21_17_sp4_v_t_38
T_20_18_lc_trk_g2_6
T_20_18_wire_logic_cluster/lc_0/in_0

End 

Net : n12391
T_18_23_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_46
T_16_25_sp4_h_l_11
T_15_21_sp4_v_t_41
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_46
T_16_25_sp4_h_l_11
T_15_21_sp4_v_t_41
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_46
T_16_21_sp4_h_l_11
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_4/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_46
T_20_21_sp4_h_l_4
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_7/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_46
T_16_21_sp4_h_l_11
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_6/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_46
T_16_21_sp4_h_l_11
T_16_21_lc_trk_g1_6
T_16_21_input_2_7
T_16_21_wire_logic_cluster/lc_7/in_2

T_18_23_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_46
T_20_21_sp4_h_l_4
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_3/in_3

T_18_23_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_46
T_20_21_sp4_h_l_4
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_5/in_3

T_18_23_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_46
T_16_21_sp4_h_l_11
T_15_21_lc_trk_g1_3
T_15_21_wire_logic_cluster/lc_7/in_3

T_18_23_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_42
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_42
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_7/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g0_1
T_18_23_wire_logic_cluster/lc_5/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g0_1
T_18_23_wire_logic_cluster/lc_7/in_0

T_18_23_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_3/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_1/in_1

T_18_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g0_1
T_18_23_wire_logic_cluster/lc_0/in_1

End 

Net : n9_adj_1407
T_15_25_wire_logic_cluster/lc_7/out
T_16_23_sp4_v_t_42
T_17_23_sp4_h_l_0
T_18_23_lc_trk_g3_0
T_18_23_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_1_7
T_18_24_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_45
T_15_22_sp4_h_l_8
T_15_22_lc_trk_g0_5
T_15_22_wire_logic_cluster/lc_1/in_0

T_18_24_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_45
T_15_22_sp4_h_l_8
T_14_18_sp4_v_t_45
T_14_14_sp4_v_t_46
T_13_16_lc_trk_g0_0
T_13_16_wire_logic_cluster/lc_6/in_0

T_18_24_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_40
T_18_17_sp4_v_t_45
T_18_13_sp4_v_t_45
T_15_13_sp4_h_l_2
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_3/in_1

T_18_24_wire_logic_cluster/lc_0/out
T_18_24_sp4_h_l_5
T_22_24_sp4_h_l_1
T_21_20_sp4_v_t_43
T_20_23_lc_trk_g3_3
T_20_23_input_2_4
T_20_23_wire_logic_cluster/lc_4/in_2

T_18_24_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_40
T_18_17_sp4_v_t_45
T_18_21_lc_trk_g1_0
T_18_21_input_2_7
T_18_21_wire_logic_cluster/lc_7/in_2

T_18_24_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_45
T_19_22_sp4_h_l_8
T_19_22_lc_trk_g0_5
T_19_22_input_2_5
T_19_22_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_3
T_13_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_9_9_0_
T_13_15_wire_logic_cluster/carry_in_mux/cout
T_13_15_wire_logic_cluster/lc_0/in_3

Net : comm_spi.n14585
T_19_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_45
T_16_9_sp4_h_l_2
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_5/in_3

T_19_11_wire_logic_cluster/lc_0/out
T_19_9_sp4_v_t_45
T_16_9_sp4_h_l_2
T_18_9_lc_trk_g3_7
T_18_9_wire_logic_cluster/lc_0/in_0

T_19_11_wire_logic_cluster/lc_0/out
T_19_11_sp4_h_l_5
T_18_7_sp4_v_t_47
T_17_10_lc_trk_g3_7
T_17_10_wire_logic_cluster/lc_0/in_0

End 

Net : buf_dds0_1
T_16_23_wire_logic_cluster/lc_2/out
T_14_23_sp4_h_l_1
T_13_19_sp4_v_t_36
T_12_21_lc_trk_g1_1
T_12_21_wire_logic_cluster/lc_3/in_1

T_16_23_wire_logic_cluster/lc_2/out
T_16_22_sp4_v_t_36
T_16_25_lc_trk_g0_4
T_16_25_wire_logic_cluster/lc_5/in_3

T_16_23_wire_logic_cluster/lc_2/out
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_2/in_3

End 

Net : n16_adj_1507
T_12_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_11
T_11_17_sp4_v_t_41
T_10_19_lc_trk_g0_4
T_10_19_wire_logic_cluster/lc_1/in_1

End 

Net : buf_dds1_1
T_16_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_36
T_13_21_sp4_h_l_7
T_12_21_lc_trk_g0_7
T_12_21_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_36
T_13_21_sp4_h_l_7
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_1/in_3

T_16_22_wire_logic_cluster/lc_2/out
T_16_22_lc_trk_g0_2
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

End 

Net : n20836
T_10_19_wire_logic_cluster/lc_1/out
T_11_19_sp4_h_l_2
T_15_19_sp4_h_l_2
T_19_19_sp4_h_l_5
T_18_15_sp4_v_t_47
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_15
T_8_19_wire_bram/ram/RDATA_13
T_9_19_sp4_h_l_4
T_13_19_sp4_h_l_7
T_16_19_sp4_v_t_42
T_16_23_lc_trk_g1_7
T_16_23_wire_logic_cluster/lc_5/in_3

End 

Net : n20949
T_16_23_wire_logic_cluster/lc_5/out
T_17_23_sp4_h_l_10
T_18_23_lc_trk_g2_2
T_18_23_input_2_2
T_18_23_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata_vac_4
T_22_20_wire_logic_cluster/lc_4/out
T_23_19_lc_trk_g2_4
T_23_19_wire_logic_cluster/lc_3/in_1

T_22_20_wire_logic_cluster/lc_4/out
T_23_20_sp4_h_l_8
T_25_20_lc_trk_g2_5
T_25_20_wire_bram/ram/WDATA_1

T_22_20_wire_logic_cluster/lc_4/out
T_22_20_lc_trk_g3_4
T_22_20_wire_logic_cluster/lc_4/in_3

End 

Net : buf_data_iac_14
T_8_20_wire_bram/ram/RDATA_5
T_8_17_sp4_v_t_44
T_9_21_sp4_h_l_3
T_10_21_lc_trk_g3_3
T_10_21_wire_logic_cluster/lc_5/in_1

End 

Net : n21109
T_10_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_10
T_15_21_sp4_h_l_10
T_15_21_lc_trk_g0_7
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

End 

Net : n8_adj_1547
T_20_24_wire_logic_cluster/lc_4/out
T_20_24_lc_trk_g0_4
T_20_24_wire_logic_cluster/lc_1/in_1

End 

Net : n21961
T_9_17_wire_logic_cluster/lc_1/out
T_5_17_sp12_h_l_1
T_16_17_sp12_v_t_22
T_16_24_lc_trk_g3_2
T_16_24_wire_logic_cluster/lc_6/in_1

End 

Net : n21964
T_16_24_wire_logic_cluster/lc_6/out
T_16_23_sp4_v_t_44
T_17_23_sp4_h_l_2
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_4/in_1

End 

Net : n19_adj_1622_cascade_
T_9_17_wire_logic_cluster/lc_0/ltout
T_9_17_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_4
T_13_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : n12322
T_19_16_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g1_4
T_20_16_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_19_16_sp4_h_l_1
T_15_16_sp4_h_l_1
T_18_16_sp4_v_t_43
T_18_12_sp4_v_t_39
T_18_16_sp4_v_t_47
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_6/cen

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_19_16_sp4_h_l_1
T_15_16_sp4_h_l_1
T_18_16_sp4_v_t_43
T_18_12_sp4_v_t_39
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_3/cen

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_19_16_sp4_h_l_1
T_15_16_sp4_h_l_1
T_18_16_sp4_v_t_43
T_18_12_sp4_v_t_39
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_3/cen

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_19_16_sp4_h_l_1
T_15_16_sp4_h_l_1
T_18_16_sp4_v_t_43
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_2/cen

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_19_16_sp4_h_l_1
T_15_16_sp4_h_l_1
T_18_16_sp4_v_t_43
T_17_17_lc_trk_g3_3
T_17_17_wire_logic_cluster/lc_2/cen

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_19_16_sp4_h_l_1
T_23_16_sp4_h_l_1
T_22_16_sp4_v_t_42
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_19_16_sp4_h_l_1
T_18_12_sp4_v_t_43
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_7/cen

T_19_16_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_44
T_21_16_sp4_h_l_3
T_22_16_lc_trk_g3_3
T_22_16_wire_logic_cluster/lc_5/cen

End 

Net : n14784
T_20_16_wire_logic_cluster/lc_3/out
T_21_12_sp4_v_t_42
T_22_16_sp4_h_l_1
T_21_12_sp4_v_t_43
T_18_16_sp4_h_l_11
T_17_16_sp4_v_t_40
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_46
T_21_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_46
T_21_17_sp4_h_l_5
T_17_17_sp4_h_l_8
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_3/out
T_20_16_sp4_h_l_11
T_19_12_sp4_v_t_41
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_3/out
T_20_16_sp4_h_l_11
T_19_12_sp4_v_t_41
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_3/out
T_21_12_sp4_v_t_42
T_22_16_sp4_h_l_1
T_22_16_lc_trk_g0_4
T_22_16_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_46
T_21_17_sp4_h_l_5
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_46
T_17_13_sp4_h_l_5
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n19394
T_13_14_wire_logic_cluster/lc_6/cout
T_13_14_wire_logic_cluster/lc_7/in_3

Net : n21162
T_20_14_wire_logic_cluster/lc_1/out
T_20_14_sp4_h_l_7
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_1/in_1

End 

Net : comm_state_3_N_412_3_cascade_
T_20_14_wire_logic_cluster/lc_0/ltout
T_20_14_wire_logic_cluster/lc_1/in_2

End 

Net : n11882_cascade_
T_15_16_wire_logic_cluster/lc_4/ltout
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : n10553
T_20_17_wire_logic_cluster/lc_5/out
T_21_16_sp4_v_t_43
T_21_20_lc_trk_g0_6
T_21_20_input_2_2
T_21_20_wire_logic_cluster/lc_2/in_2

End 

Net : n21079_cascade_
T_19_16_wire_logic_cluster/lc_6/ltout
T_19_16_wire_logic_cluster/lc_7/in_2

End 

Net : n24_adj_1579_cascade_
T_19_16_wire_logic_cluster/lc_5/ltout
T_19_16_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.cmd_rdadcbuf_5
T_13_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g1_5
T_13_11_wire_logic_cluster/lc_5/in_1

End 

Net : n22120
T_13_22_wire_logic_cluster/lc_2/out
T_13_22_sp4_h_l_9
T_16_18_sp4_v_t_38
T_16_20_lc_trk_g3_3
T_16_20_wire_logic_cluster/lc_5/in_1

End 

Net : n19_adj_1487
T_10_20_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g3_2
T_9_20_wire_logic_cluster/lc_5/in_0

End 

Net : n22117
T_9_20_wire_logic_cluster/lc_5/out
T_10_18_sp4_v_t_38
T_11_22_sp4_h_l_9
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19393
T_13_14_wire_logic_cluster/lc_5/cout
T_13_14_wire_logic_cluster/lc_6/in_3

Net : cmd_rdadctmp_12_adj_1460
T_14_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_38
T_13_12_lc_trk_g2_6
T_13_12_input_2_4
T_13_12_wire_logic_cluster/lc_4/in_2

T_14_12_wire_logic_cluster/lc_3/out
T_12_12_sp4_h_l_3
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_7/in_1

T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g0_3
T_14_12_input_2_3
T_14_12_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata_iac_23
T_13_24_wire_logic_cluster/lc_3/out
T_13_15_sp12_v_t_22
T_13_14_sp4_v_t_46
T_10_14_sp4_h_l_11
T_9_10_sp4_v_t_46
T_9_6_sp4_v_t_42
T_8_7_lc_trk_g3_2
T_8_7_wire_bram/ram/WDATA_13

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g1_3
T_13_24_input_2_2
T_13_24_wire_logic_cluster/lc_2/in_2

T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g1_3
T_13_24_wire_logic_cluster/lc_3/in_3

End 

Net : data_cntvec_15
T_22_19_wire_logic_cluster/lc_7/out
T_21_19_sp4_h_l_6
T_20_19_lc_trk_g0_6
T_20_19_wire_logic_cluster/lc_4/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_22_19_lc_trk_g1_7
T_22_19_wire_logic_cluster/lc_7/in_1

End 

Net : n20843
T_11_15_wire_logic_cluster/lc_3/out
T_12_14_sp4_v_t_39
T_12_18_lc_trk_g0_2
T_12_18_input_2_2
T_12_18_wire_logic_cluster/lc_2/in_2

End 

Net : buf_data_iac_22
T_8_8_wire_bram/ram/RDATA_5
T_8_7_sp4_v_t_36
T_8_11_sp4_v_t_44
T_9_15_sp4_h_l_9
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_3/in_0

End 

Net : n22051_cascade_
T_12_18_wire_logic_cluster/lc_2/ltout
T_12_18_wire_logic_cluster/lc_3/in_2

End 

Net : n22054
T_12_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_1/in_1

End 

Net : comm_spi.n14586
T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_17_9_lc_trk_g3_0
T_17_9_wire_logic_cluster/lc_5/in_0

T_18_11_wire_logic_cluster/lc_0/out
T_18_8_sp4_v_t_40
T_18_9_lc_trk_g3_0
T_18_9_wire_logic_cluster/lc_0/in_1

T_18_11_wire_logic_cluster/lc_0/out
T_17_10_lc_trk_g3_0
T_17_10_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_9_adj_1463
T_12_11_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_3/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_0/in_1

End 

Net : n22048
T_14_22_wire_logic_cluster/lc_4/out
T_14_20_sp4_v_t_37
T_11_20_sp4_h_l_0
T_12_20_lc_trk_g2_0
T_12_20_wire_logic_cluster/lc_4/in_0

End 

Net : n22045
T_13_24_wire_logic_cluster/lc_2/out
T_14_21_sp4_v_t_45
T_14_22_lc_trk_g2_5
T_14_22_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_iac_9
T_8_25_wire_bram/ram/RDATA_13
T_8_22_sp4_v_t_44
T_9_22_sp4_h_l_2
T_13_22_sp4_h_l_10
T_16_18_sp4_v_t_41
T_17_18_sp4_h_l_4
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_5/in_3

End 

Net : n20643
T_23_13_wire_logic_cluster/lc_7/out
T_24_11_sp4_v_t_42
T_21_15_sp4_h_l_0
T_22_15_lc_trk_g3_0
T_22_15_input_2_5
T_22_15_wire_logic_cluster/lc_5/in_2

T_23_13_wire_logic_cluster/lc_7/out
T_24_11_sp4_v_t_42
T_21_15_sp4_h_l_0
T_22_15_lc_trk_g3_0
T_22_15_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_1_3
T_17_21_wire_logic_cluster/lc_4/out
T_16_21_sp4_h_l_0
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_2/in_1

T_17_21_wire_logic_cluster/lc_4/out
T_18_21_sp12_h_l_0
T_17_9_sp12_v_t_23
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_6/in_0

T_17_21_wire_logic_cluster/lc_4/out
T_18_21_sp12_h_l_0
T_17_9_sp12_v_t_23
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_1/in_3

T_17_21_wire_logic_cluster/lc_4/out
T_16_21_sp4_h_l_0
T_12_21_sp4_h_l_0
T_15_21_sp4_v_t_40
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_0/in_1

T_17_21_wire_logic_cluster/lc_4/out
T_10_21_sp12_h_l_0
T_16_21_lc_trk_g1_7
T_16_21_input_2_6
T_16_21_wire_logic_cluster/lc_6/in_2

End 

Net : acadc_skipcnt_14
T_17_24_wire_logic_cluster/lc_5/out
T_16_24_sp4_h_l_2
T_19_20_sp4_v_t_39
T_18_21_lc_trk_g2_7
T_18_21_wire_logic_cluster/lc_1/in_0

T_17_24_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g3_5
T_17_24_wire_logic_cluster/lc_5/in_1

End 

Net : n20757
T_15_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_42
T_17_22_sp4_h_l_1
T_17_22_lc_trk_g0_4
T_17_22_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.cmd_rdadcbuf_6
T_13_11_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g3_6
T_13_11_wire_logic_cluster/lc_6/in_1

End 

Net : n17338
T_20_22_wire_logic_cluster/lc_3/out
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_0/in_0

End 

Net : n11417
T_13_19_wire_logic_cluster/lc_5/out
T_13_12_sp12_v_t_22
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_1_5
T_16_20_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_36
T_17_21_sp4_h_l_1
T_20_21_sp4_v_t_43
T_20_22_lc_trk_g2_3
T_20_22_wire_logic_cluster/lc_3/in_0

T_16_20_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_36
T_17_21_sp4_h_l_1
T_21_21_sp4_h_l_4
T_24_17_sp4_v_t_47
T_24_13_sp4_v_t_43
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_1/in_1

T_16_20_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_37
T_18_17_sp4_h_l_0
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_5/in_1

T_16_20_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_36
T_17_21_sp4_h_l_1
T_20_21_sp4_v_t_43
T_20_24_lc_trk_g0_3
T_20_24_input_2_7
T_20_24_wire_logic_cluster/lc_7/in_2

T_16_20_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_36
T_17_21_sp4_h_l_1
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_8
T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19392
T_13_14_wire_logic_cluster/lc_4/cout
T_13_14_wire_logic_cluster/lc_5/in_3

Net : n12415
T_20_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_45
T_20_20_sp4_v_t_41
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_6/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_45
T_17_20_sp4_h_l_8
T_19_20_lc_trk_g3_5
T_19_20_wire_logic_cluster/lc_6/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_45
T_17_20_sp4_h_l_8
T_19_20_lc_trk_g3_5
T_19_20_wire_logic_cluster/lc_1/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_45
T_17_20_sp4_h_l_8
T_19_20_lc_trk_g3_5
T_19_20_input_2_0
T_19_20_wire_logic_cluster/lc_0/in_2

T_20_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_45
T_20_20_lc_trk_g0_0
T_20_20_wire_logic_cluster/lc_5/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_45
T_20_20_lc_trk_g0_0
T_20_20_wire_logic_cluster/lc_1/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_6/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_6/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_4/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_20_19_lc_trk_g1_0
T_20_19_wire_logic_cluster/lc_1/in_0

T_20_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_3/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_5/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_20_19_lc_trk_g1_0
T_20_19_wire_logic_cluster/lc_2/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_1/in_1

T_20_18_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_3/in_1

End 

Net : n8_adj_1541
T_19_22_wire_logic_cluster/lc_6/out
T_19_22_lc_trk_g0_6
T_19_22_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_10_adj_1462
T_12_11_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g3_3
T_13_12_input_2_2
T_13_12_wire_logic_cluster/lc_2/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_8_sp4_v_t_46
T_13_12_sp4_h_l_5
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_4/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g2_3
T_12_11_input_2_3
T_12_11_wire_logic_cluster/lc_3/in_2

End 

Net : acadc_skipcnt_12
T_17_24_wire_logic_cluster/lc_3/out
T_18_21_sp4_v_t_47
T_19_21_sp4_h_l_3
T_19_21_lc_trk_g0_6
T_19_21_wire_logic_cluster/lc_0/in_0

T_17_24_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g1_3
T_17_24_wire_logic_cluster/lc_3/in_1

End 

Net : data_cntvec_13
T_22_19_wire_logic_cluster/lc_5/out
T_21_19_sp4_h_l_2
T_20_19_sp4_v_t_39
T_20_20_lc_trk_g3_7
T_20_20_wire_logic_cluster/lc_6/in_0

T_22_19_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g1_5
T_22_19_wire_logic_cluster/lc_5/in_1

End 

Net : comm_buf_1_1
T_18_18_wire_logic_cluster/lc_6/out
T_18_18_sp4_h_l_1
T_21_18_sp4_v_t_36
T_21_22_sp4_v_t_36
T_20_24_lc_trk_g1_1
T_20_24_wire_logic_cluster/lc_4/in_0

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_sp4_h_l_1
T_21_18_sp4_v_t_36
T_18_18_sp4_h_l_7
T_17_14_sp4_v_t_42
T_17_16_lc_trk_g2_7
T_17_16_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_sp4_h_l_1
T_21_18_sp4_v_t_36
T_18_18_sp4_h_l_7
T_17_14_sp4_v_t_42
T_17_18_sp4_v_t_38
T_17_22_sp4_v_t_46
T_16_23_lc_trk_g3_6
T_16_23_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_sp4_h_l_1
T_17_18_sp4_v_t_36
T_14_22_sp4_h_l_1
T_16_22_lc_trk_g3_4
T_16_22_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_19_17_sp4_v_t_45
T_19_21_sp4_v_t_45
T_18_23_lc_trk_g2_0
T_18_23_wire_logic_cluster/lc_0/in_0

End 

Net : buf_data_iac_23
T_8_7_wire_bram/ram/RDATA_13
T_8_5_sp12_v_t_23
T_8_13_sp4_v_t_37
T_9_17_sp4_h_l_6
T_12_17_sp4_v_t_46
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_1_2
T_17_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_41
T_18_22_lc_trk_g0_4
T_18_22_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_41
T_18_14_sp4_v_t_37
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_1/in_1

T_17_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_41
T_18_14_sp4_v_t_37
T_19_14_sp4_h_l_5
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_1/in_3

T_17_19_wire_logic_cluster/lc_4/out
T_18_19_sp12_h_l_0
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_36
T_16_23_lc_trk_g0_1
T_16_23_input_2_7
T_16_23_wire_logic_cluster/lc_7/in_2

T_17_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_41
T_18_22_sp4_v_t_42
T_19_22_sp4_h_l_7
T_20_22_lc_trk_g3_7
T_20_22_input_2_6
T_20_22_wire_logic_cluster/lc_6/in_2

T_17_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_41
T_18_21_lc_trk_g0_1
T_18_21_input_2_3
T_18_21_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_11_adj_1461
T_14_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g3_4
T_13_12_input_2_3
T_13_12_wire_logic_cluster/lc_3/in_2

T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_3/in_0

T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadctmp_8_adj_1464
T_14_11_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g1_7
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

T_14_11_wire_logic_cluster/lc_7/out
T_14_11_lc_trk_g2_7
T_14_11_wire_logic_cluster/lc_7/in_0

T_14_11_wire_logic_cluster/lc_7/out
T_13_11_sp4_h_l_6
T_12_11_lc_trk_g1_6
T_12_11_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.cmd_rdadcbuf_7
T_13_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_7/in_1

End 

Net : acadc_skipcnt_10
T_17_24_wire_logic_cluster/lc_1/out
T_17_21_sp4_v_t_42
T_18_21_sp4_h_l_0
T_19_21_lc_trk_g3_0
T_19_21_wire_logic_cluster/lc_0/in_1

T_17_24_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_1/in_1

End 

Net : n22099_cascade_
T_10_16_wire_logic_cluster/lc_4/ltout
T_10_16_wire_logic_cluster/lc_5/in_2

End 

Net : n22102_cascade_
T_10_16_wire_logic_cluster/lc_5/ltout
T_10_16_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n19391
T_13_14_wire_logic_cluster/lc_3/cout
T_13_14_wire_logic_cluster/lc_4/in_3

Net : data_cntvec_12
T_22_19_wire_logic_cluster/lc_4/out
T_21_19_sp4_h_l_0
T_20_19_sp4_v_t_37
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_4/out
T_22_19_lc_trk_g3_4
T_22_19_wire_logic_cluster/lc_4/in_1

End 

Net : n10503
T_13_22_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_43
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_7/in_1

T_13_22_wire_logic_cluster/lc_1/out
T_13_22_sp4_h_l_7
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_5/in_3

T_13_22_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g1_1
T_13_23_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.cmd_rdadcbuf_9
T_13_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g2_1
T_13_12_input_2_1
T_13_12_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_0_0
T_13_16_wire_logic_cluster/lc_1/out
T_13_13_sp12_v_t_22
T_13_20_sp4_v_t_38
T_12_22_lc_trk_g0_3
T_12_22_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_43
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_2
T_19_17_lc_trk_g1_7
T_19_17_input_2_4
T_19_17_wire_logic_cluster/lc_4/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g3_1
T_13_16_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_13_13_sp12_v_t_22
T_14_25_sp12_h_l_1
T_22_25_sp4_h_l_8
T_21_21_sp4_v_t_36
T_20_24_lc_trk_g2_4
T_20_24_wire_logic_cluster/lc_3/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_13_sp12_v_t_22
T_14_25_sp12_h_l_1
T_22_25_sp4_h_l_8
T_21_21_sp4_v_t_36
T_20_23_lc_trk_g1_1
T_20_23_input_2_6
T_20_23_wire_logic_cluster/lc_6/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_43
T_15_17_sp4_h_l_6
T_14_17_sp4_v_t_37
T_14_21_sp4_v_t_38
T_14_23_lc_trk_g2_3
T_14_23_input_2_1
T_14_23_wire_logic_cluster/lc_1/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_43
T_15_17_sp4_h_l_6
T_14_17_sp4_v_t_37
T_14_21_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_input_2_6
T_14_25_wire_logic_cluster/lc_6/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_42
T_13_17_sp4_v_t_38
T_14_21_sp4_h_l_3
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_13_sp12_v_t_22
T_13_23_lc_trk_g2_5
T_13_23_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_sp4_h_l_7
T_12_16_lc_trk_g1_7
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : data_cntvec_14
T_22_19_wire_logic_cluster/lc_6/out
T_21_20_lc_trk_g1_6
T_21_20_wire_logic_cluster/lc_3/in_0

T_22_19_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g1_6
T_22_19_wire_logic_cluster/lc_6/in_1

End 

Net : n19_adj_1593
T_20_17_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g1_2
T_20_16_wire_logic_cluster/lc_4/in_1

End 

Net : n30_adj_1595
T_17_13_wire_logic_cluster/lc_4/out
T_18_12_sp4_v_t_41
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_2/in_1

End 

Net : n12353_cascade_
T_16_23_wire_logic_cluster/lc_1/ltout
T_16_23_wire_logic_cluster/lc_2/in_2

End 

Net : n22_adj_1594
T_20_16_wire_logic_cluster/lc_4/out
T_19_16_sp4_h_l_0
T_18_12_sp4_v_t_37
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_4/in_1

End 

Net : n17_adj_1601_cascade_
T_15_19_wire_logic_cluster/lc_3/ltout
T_15_19_wire_logic_cluster/lc_4/in_2

End 

Net : iac_raw_buf_N_728_cascade_
T_16_22_wire_logic_cluster/lc_4/ltout
T_16_22_wire_logic_cluster/lc_5/in_2

End 

Net : n21997
T_16_22_wire_logic_cluster/lc_5/out
T_16_18_sp4_v_t_47
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n19390
T_13_14_wire_logic_cluster/lc_2/cout
T_13_14_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.cmd_rdadcbuf_10
T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_2/in_1

End 

Net : n21261
T_12_20_wire_logic_cluster/lc_5/out
T_13_20_sp4_h_l_10
T_17_20_sp4_h_l_6
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_12
T_8_22_wire_bram/ram/RDATA_5
T_9_22_sp4_h_l_4
T_12_18_sp4_v_t_47
T_12_20_lc_trk_g2_2
T_12_20_wire_logic_cluster/lc_5/in_1

End 

Net : n23_adj_1518
T_21_19_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g0_5
T_21_19_wire_logic_cluster/lc_1/in_0

End 

Net : SELIRNG1
T_20_25_wire_logic_cluster/lc_5/out
T_20_23_sp4_v_t_39
T_20_19_sp4_v_t_40
T_21_19_sp4_h_l_10
T_21_19_lc_trk_g0_7
T_21_19_wire_logic_cluster/lc_5/in_0

T_20_25_wire_logic_cluster/lc_5/out
T_20_25_lc_trk_g1_5
T_20_25_wire_logic_cluster/lc_5/in_3

T_20_25_wire_logic_cluster/lc_5/out
T_20_23_sp4_v_t_39
T_20_27_sp4_v_t_39
T_20_31_sp4_v_t_47
T_20_33_lc_trk_g1_2
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : comm_tx_buf_7
T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g0_1
T_18_13_input_2_7
T_18_13_wire_logic_cluster/lc_7/in_2

T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g0_1
T_18_13_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_2/in_1

End 

Net : n20833
T_15_15_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_46
T_13_17_sp4_h_l_4
T_12_17_sp4_v_t_47
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_3/in_1

End 

Net : n23_adj_1510_cascade_
T_15_15_wire_logic_cluster/lc_0/ltout
T_15_15_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_iac_20
T_14_24_wire_logic_cluster/lc_0/out
T_11_24_sp12_h_l_0
T_10_12_sp12_v_t_23
T_10_10_sp4_v_t_47
T_7_10_sp4_h_l_10
T_8_10_lc_trk_g3_2
T_8_10_wire_bram/ram/WDATA_5

T_14_24_wire_logic_cluster/lc_0/out
T_14_22_sp4_v_t_45
T_14_18_sp4_v_t_41
T_13_19_lc_trk_g3_1
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g1_0
T_14_24_wire_logic_cluster/lc_0/in_3

End 

Net : buf_data_iac_11
T_8_23_wire_bram/ram/RDATA_13
T_8_23_sp4_h_l_9
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_7/in_1

End 

Net : n21285
T_10_23_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_43
T_11_21_sp4_h_l_6
T_15_21_sp4_h_l_9
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_1/in_0

End 

Net : n21_adj_1573_cascade_
T_23_16_wire_logic_cluster/lc_5/ltout
T_23_16_wire_logic_cluster/lc_6/in_2

End 

Net : n18
T_23_16_wire_logic_cluster/lc_6/out
T_23_14_sp4_v_t_41
T_20_14_sp4_h_l_10
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_4/cen

End 

Net : data_index_9
T_20_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g3_2
T_20_22_wire_logic_cluster/lc_1/in_0

T_20_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g2_2
T_20_22_wire_logic_cluster/lc_1/in_1

T_20_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g2_2
T_20_22_wire_logic_cluster/lc_7/in_1

End 

Net : buf_cfgRTD_3
T_12_16_wire_logic_cluster/lc_3/out
T_10_16_sp4_h_l_3
T_10_16_lc_trk_g0_6
T_10_16_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_3/in_3

T_12_16_wire_logic_cluster/lc_3/out
T_10_16_sp4_h_l_3
T_10_16_lc_trk_g1_6
T_10_16_input_2_1
T_10_16_wire_logic_cluster/lc_1/in_2

T_12_16_wire_logic_cluster/lc_3/out
T_10_16_sp4_h_l_3
T_10_16_lc_trk_g0_6
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

T_12_16_wire_logic_cluster/lc_3/out
T_12_15_sp12_v_t_22
T_12_14_sp4_v_t_46
T_9_14_sp4_h_l_11
T_10_14_lc_trk_g3_3
T_10_14_input_2_2
T_10_14_wire_logic_cluster/lc_2/in_2

End 

Net : acadc_skipcnt_11
T_17_24_wire_logic_cluster/lc_2/out
T_18_20_sp4_v_t_40
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_1/in_1

T_17_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19389
T_13_14_wire_logic_cluster/lc_1/cout
T_13_14_wire_logic_cluster/lc_2/in_3

Net : buf_adcdata_iac_22
T_12_23_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_47
T_9_19_sp4_h_l_10
T_8_15_sp4_v_t_38
T_8_11_sp4_v_t_46
T_8_7_sp4_v_t_39
T_8_8_lc_trk_g2_7
T_8_8_wire_bram/ram/WDATA_5

T_12_23_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_47
T_9_19_sp4_h_l_10
T_9_19_lc_trk_g0_7
T_9_19_wire_logic_cluster/lc_0/in_1

T_12_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g1_5
T_12_23_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vac_15
T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_0/in_1

T_9_17_wire_logic_cluster/lc_2/out
T_9_17_sp4_h_l_9
T_8_17_sp4_v_t_38
T_8_19_lc_trk_g2_3
T_8_19_wire_bram/ram/WDATA_9

T_9_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadcbuf_11
T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g3_3
T_12_12_wire_logic_cluster/lc_1/in_3

End 

Net : n9222
T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g3_3
T_19_16_wire_logic_cluster/lc_1/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g2_3
T_19_16_wire_logic_cluster/lc_2/in_1

End 

Net : n21024
T_21_19_wire_logic_cluster/lc_2/out
T_21_19_lc_trk_g2_2
T_21_19_wire_logic_cluster/lc_1/in_3

End 

Net : n35
T_15_23_wire_logic_cluster/lc_3/out
T_16_22_sp4_v_t_39
T_16_23_lc_trk_g2_7
T_16_23_input_2_3
T_16_23_wire_logic_cluster/lc_3/in_2

End 

Net : eis_state_1
T_15_19_wire_logic_cluster/lc_4/out
T_15_11_sp12_v_t_23
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_3
T_16_19_sp4_v_t_38
T_15_22_lc_trk_g2_6
T_15_22_input_2_0
T_15_22_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_3
T_16_19_sp4_v_t_38
T_16_23_lc_trk_g0_3
T_16_23_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_3
T_16_19_sp4_v_t_38
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_3
T_20_19_sp4_v_t_38
T_19_22_lc_trk_g2_6
T_19_22_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_3
T_16_19_sp4_v_t_38
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_37
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_3
T_16_19_sp4_v_t_38
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_15_11_sp12_v_t_23
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_44
T_17_19_sp4_h_l_3
T_16_19_sp4_v_t_38
T_16_23_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g3_4
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_7/in_0

End 

Net : eis_state_0
T_15_19_wire_logic_cluster/lc_1/out
T_15_16_sp12_v_t_22
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_15_16_sp12_v_t_22
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_0/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_46
T_16_21_sp4_v_t_46
T_16_23_lc_trk_g2_3
T_16_23_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_15_16_sp12_v_t_22
T_15_24_lc_trk_g3_1
T_15_24_input_2_6
T_15_24_wire_logic_cluster/lc_6/in_2

T_15_19_wire_logic_cluster/lc_1/out
T_16_15_sp4_v_t_38
T_17_15_sp4_h_l_3
T_19_15_lc_trk_g2_6
T_19_15_wire_logic_cluster/lc_5/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_46
T_16_21_sp4_v_t_46
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_16_sp12_v_t_22
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_16_17_sp4_v_t_46
T_16_21_sp4_v_t_46
T_15_24_lc_trk_g3_6
T_15_24_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_3/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_4/in_1

End 

Net : buf_dds1_5
T_15_18_wire_logic_cluster/lc_1/out
T_15_18_sp4_h_l_7
T_14_18_sp4_v_t_36
T_14_22_sp4_v_t_44
T_14_25_lc_trk_g0_4
T_14_25_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_sp4_h_l_7
T_14_18_sp4_v_t_36
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_1/in_0

End 

Net : n16_adj_1489
T_14_25_wire_logic_cluster/lc_0/out
T_14_22_sp4_v_t_40
T_11_22_sp4_h_l_5
T_13_22_lc_trk_g2_0
T_13_22_wire_logic_cluster/lc_2/in_0

End 

Net : n11901
T_19_21_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_37
T_20_24_sp4_v_t_38
T_20_25_lc_trk_g2_6
T_20_25_wire_logic_cluster/lc_3/in_1

T_19_21_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_37
T_20_24_sp4_v_t_38
T_20_25_lc_trk_g2_6
T_20_25_wire_logic_cluster/lc_5/in_1

T_19_21_wire_logic_cluster/lc_2/out
T_19_18_sp4_v_t_44
T_16_22_sp4_h_l_9
T_15_22_lc_trk_g0_1
T_15_22_wire_logic_cluster/lc_2/in_1

T_19_21_wire_logic_cluster/lc_2/out
T_19_18_sp4_v_t_44
T_19_19_lc_trk_g2_4
T_19_19_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_37
T_20_23_lc_trk_g0_5
T_20_23_wire_logic_cluster/lc_6/in_1

T_19_21_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_0/in_1

T_19_21_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g0_2
T_18_22_wire_logic_cluster/lc_5/in_3

End 

Net : acadc_skipcnt_9
T_17_24_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_41
T_18_22_lc_trk_g2_1
T_18_22_wire_logic_cluster/lc_7/in_0

T_17_24_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g3_0
T_17_24_wire_logic_cluster/lc_0/in_1

End 

Net : n9222_cascade_
T_19_16_wire_logic_cluster/lc_3/ltout
T_19_16_wire_logic_cluster/lc_4/in_2

End 

Net : data_idxvec_11
T_16_19_wire_logic_cluster/lc_3/out
T_16_19_sp4_h_l_11
T_20_19_sp4_h_l_2
T_21_19_lc_trk_g3_2
T_21_19_wire_logic_cluster/lc_4/in_1

T_16_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_3/in_1

End 

Net : n13162
T_9_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g1_6
T_10_15_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_6/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_2/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_3/in_3

T_9_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g0_6
T_9_16_wire_logic_cluster/lc_7/in_3

T_9_15_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_3/in_3

T_9_15_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_1/in_1

T_9_15_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_2/in_3

End 

Net : RTD.n11
T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_6/in_3

T_9_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_6/in_0

End 

Net : RTD.n11_adj_1396
T_10_16_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.adress_7_N_1331_7_cascade_
T_9_15_wire_logic_cluster/lc_2/ltout
T_9_15_wire_logic_cluster/lc_3/in_2

End 

Net : n18586
T_10_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_7/in_0

T_10_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_6/in_3

T_10_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_2/in_3

T_10_15_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_4/in_3

T_10_15_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_2/in_0

T_10_15_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.cfg_buf_3
T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g2_1
T_10_16_wire_logic_cluster/lc_0/in_3

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g2_1
T_10_16_wire_logic_cluster/lc_1/in_0

End 

Net : n23_adj_1574
T_21_20_wire_logic_cluster/lc_7/out
T_20_20_sp4_h_l_6
T_23_16_sp4_v_t_43
T_24_16_sp4_h_l_11
T_23_16_lc_trk_g1_3
T_23_16_wire_logic_cluster/lc_6/in_0

End 

Net : RTD.n9
T_10_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata_vac_13
T_10_21_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_2/in_0

T_10_21_wire_logic_cluster/lc_3/out
T_8_21_sp4_h_l_3
T_8_21_lc_trk_g1_6
T_8_21_wire_bram/ram/WDATA_9

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g0_3
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata_vac_6
T_19_21_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_36
T_20_15_sp4_v_t_41
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_2/in_1

T_19_21_wire_logic_cluster/lc_4/out
T_20_21_sp12_h_l_0
T_23_21_sp4_h_l_5
T_26_17_sp4_v_t_40
T_25_18_lc_trk_g3_0
T_25_18_wire_bram/ram/WDATA_1

T_19_21_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g3_4
T_19_21_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.cfg_buf_6
T_10_16_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_4/in_1

T_10_16_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g3_2
T_10_16_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n19388
T_13_14_wire_logic_cluster/lc_0/cout
T_13_14_wire_logic_cluster/lc_1/in_3

Net : acadc_skipcnt_15
T_17_24_wire_logic_cluster/lc_6/out
T_18_21_sp4_v_t_37
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_7/in_1

T_17_24_wire_logic_cluster/lc_6/out
T_17_24_lc_trk_g3_6
T_17_24_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadcbuf_12
T_13_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_vac_21
T_9_18_wire_logic_cluster/lc_2/out
T_9_16_sp12_v_t_23
T_9_16_sp4_v_t_45
T_9_12_sp4_v_t_45
T_9_8_sp4_v_t_46
T_8_9_lc_trk_g3_6
T_8_9_wire_bram/ram/WDATA_9

T_9_18_wire_logic_cluster/lc_2/out
T_9_16_sp12_v_t_23
T_9_16_sp4_v_t_45
T_10_16_sp4_h_l_8
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_1/in_0

T_9_18_wire_logic_cluster/lc_2/out
T_9_18_lc_trk_g3_2
T_9_18_wire_logic_cluster/lc_2/in_3

End 

Net : buf_data_iac_17
T_8_17_wire_bram/ram/RDATA_13
T_8_14_sp4_v_t_44
T_9_18_sp4_h_l_9
T_13_18_sp4_h_l_5
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_4/in_0

End 

Net : n14490
T_12_16_wire_logic_cluster/lc_5/out
T_4_16_sp12_h_l_1
T_15_4_sp12_v_t_22
T_15_13_sp4_v_t_36
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_0/in_0

T_12_16_wire_logic_cluster/lc_5/out
T_4_16_sp12_h_l_1
T_15_4_sp12_v_t_22
T_15_13_sp4_v_t_36
T_15_17_lc_trk_g1_1
T_15_17_wire_logic_cluster/lc_1/in_1

T_12_16_wire_logic_cluster/lc_5/out
T_10_16_sp4_h_l_7
T_14_16_sp4_h_l_3
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_5/in_1

T_12_16_wire_logic_cluster/lc_5/out
T_10_16_sp4_h_l_7
T_14_16_sp4_h_l_3
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_7/in_1

T_12_16_wire_logic_cluster/lc_5/out
T_10_16_sp4_h_l_7
T_14_16_sp4_h_l_3
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_5/out
T_10_16_sp4_h_l_7
T_14_16_sp4_h_l_3
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_5/out
T_13_15_sp4_v_t_43
T_13_19_lc_trk_g1_6
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : n20845
T_13_21_wire_logic_cluster/lc_3/out
T_11_21_sp4_h_l_3
T_15_21_sp4_h_l_3
T_18_17_sp4_v_t_44
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_3/in_1

End 

Net : n16_adj_1504
T_16_22_wire_logic_cluster/lc_1/out
T_15_22_sp4_h_l_10
T_14_18_sp4_v_t_47
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_3/in_1

End 

Net : n16_adj_1480
T_14_22_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_40
T_12_20_sp4_h_l_11
T_11_20_lc_trk_g0_3
T_11_20_wire_logic_cluster/lc_1/in_0

End 

Net : n21976
T_11_20_wire_logic_cluster/lc_1/out
T_7_20_sp12_h_l_1
T_18_8_sp12_v_t_22
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : buf_dds0_2
T_20_22_wire_logic_cluster/lc_6/out
T_18_22_sp4_h_l_9
T_14_22_sp4_h_l_0
T_16_22_lc_trk_g3_5
T_16_22_wire_logic_cluster/lc_1/in_1

T_20_22_wire_logic_cluster/lc_6/out
T_18_22_sp4_h_l_9
T_17_22_sp4_v_t_44
T_17_25_lc_trk_g0_4
T_17_25_wire_logic_cluster/lc_3/in_3

T_20_22_wire_logic_cluster/lc_6/out
T_20_22_lc_trk_g3_6
T_20_22_wire_logic_cluster/lc_6/in_3

End 

Net : buf_dds0_5
T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_25_sp4_h_l_3
T_13_25_sp4_h_l_6
T_14_25_lc_trk_g3_6
T_14_25_wire_logic_cluster/lc_0/in_1

T_20_24_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_38
T_17_25_sp4_h_l_3
T_18_25_lc_trk_g2_3
T_18_25_wire_logic_cluster/lc_6/in_3

T_20_24_wire_logic_cluster/lc_7/out
T_20_24_lc_trk_g1_7
T_20_24_wire_logic_cluster/lc_7/in_3

End 

Net : buf_dds0_0
T_16_23_wire_logic_cluster/lc_6/out
T_16_22_sp4_v_t_44
T_13_22_sp4_h_l_3
T_14_22_lc_trk_g2_3
T_14_22_wire_logic_cluster/lc_6/in_1

T_16_23_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_41
T_17_25_sp4_h_l_4
T_19_25_lc_trk_g3_1
T_19_25_wire_logic_cluster/lc_7/in_3

T_16_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g2_6
T_16_23_input_2_6
T_16_23_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n7_adj_1403
T_15_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g1_3
T_16_12_wire_logic_cluster/lc_7/in_3

T_15_12_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g2_3
T_16_11_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n47
T_15_11_wire_logic_cluster/lc_5/out
T_15_7_sp4_v_t_47
T_15_11_sp4_v_t_43
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_6/cen

End 

Net : ADC_VDC.n20712
T_16_12_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_7/in_3

T_16_12_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_5/in_3

T_16_12_wire_logic_cluster/lc_7/out
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.adc_state_1
T_14_10_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_36
T_15_12_lc_trk_g1_1
T_15_12_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_36
T_16_12_sp4_h_l_7
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_2/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_8
T_18_10_sp4_v_t_36
T_17_11_lc_trk_g2_4
T_17_11_wire_logic_cluster/lc_7/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_36
T_16_12_sp4_h_l_7
T_15_12_lc_trk_g0_7
T_15_12_wire_logic_cluster/lc_4/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_8
T_18_10_sp4_v_t_36
T_17_11_lc_trk_g2_4
T_17_11_wire_logic_cluster/lc_5/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_4/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_6/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_15_10_sp4_h_l_8
T_18_10_sp4_v_t_36
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_5/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_13_10_sp4_h_l_0
T_16_10_sp4_v_t_40
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_4/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g2_4
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_14_10_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_6/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_1/in_0

T_14_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g0_4
T_14_10_input_2_0
T_14_10_wire_logic_cluster/lc_0/in_2

T_14_10_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_5/in_0

T_14_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_40
T_15_13_sp4_h_l_5
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g0_4
T_14_9_wire_logic_cluster/lc_1/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_14_2_sp12_v_t_23
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_1/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g3_4
T_14_10_wire_logic_cluster/lc_2/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_13_10_sp4_h_l_0
T_16_10_sp4_v_t_40
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_6/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g3_4
T_13_10_wire_logic_cluster/lc_2/in_1

T_14_10_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g3_4
T_15_11_wire_logic_cluster/lc_1/in_0

T_14_10_wire_logic_cluster/lc_4/out
T_14_2_sp12_v_t_23
T_14_14_lc_trk_g2_0
T_14_14_wire_logic_cluster/lc_3/in_3

T_14_10_wire_logic_cluster/lc_4/out
T_14_9_sp4_v_t_40
T_14_12_lc_trk_g1_0
T_14_12_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.n72
T_16_11_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g3_7
T_15_11_wire_logic_cluster/lc_5/in_1

End 

Net : n22153
T_11_17_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g0_0
T_11_16_wire_logic_cluster/lc_1/in_1

End 

Net : n22156
T_11_16_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_47
T_12_18_sp4_h_l_4
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_5/in_3

End 

Net : buf_cfgRTD_5
T_20_18_wire_logic_cluster/lc_2/out
T_20_17_sp4_v_t_36
T_17_17_sp4_h_l_7
T_13_17_sp4_h_l_3
T_9_17_sp4_h_l_3
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_0/in_0

T_20_18_wire_logic_cluster/lc_2/out
T_20_18_lc_trk_g3_2
T_20_18_wire_logic_cluster/lc_2/in_3

T_20_18_wire_logic_cluster/lc_2/out
T_15_18_sp12_h_l_0
T_16_18_sp4_h_l_3
T_12_18_sp4_h_l_3
T_11_14_sp4_v_t_38
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_0/in_0

T_20_18_wire_logic_cluster/lc_2/out
T_15_18_sp12_h_l_0
T_14_18_sp4_h_l_1
T_10_18_sp4_h_l_9
T_9_14_sp4_v_t_44
T_9_16_lc_trk_g2_1
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_20_18_wire_logic_cluster/lc_2/out
T_15_18_sp12_h_l_0
T_16_18_sp4_h_l_3
T_12_18_sp4_h_l_3
T_11_14_sp4_v_t_38
T_11_10_sp4_v_t_38
T_10_14_lc_trk_g1_3
T_10_14_input_2_4
T_10_14_wire_logic_cluster/lc_4/in_2

End 

Net : n20823_cascade_
T_14_18_wire_logic_cluster/lc_5/ltout
T_14_18_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_9_8_0_
T_13_14_wire_logic_cluster/carry_in_mux/cout
T_13_14_wire_logic_cluster/lc_0/in_3

Net : cmd_rdadcbuf_13
T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_5/in_1

T_13_12_wire_logic_cluster/lc_5/out
T_13_10_sp4_v_t_39
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_5/in_0

End 

Net : n30_adj_1475
T_16_16_wire_logic_cluster/lc_6/out
T_15_16_sp12_h_l_0
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_0/in_0

End 

Net : n22_adj_1476
T_12_15_wire_logic_cluster/lc_5/out
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_6/in_1

End 

Net : n19_adj_1477_cascade_
T_12_15_wire_logic_cluster/lc_4/ltout
T_12_15_wire_logic_cluster/lc_5/in_2

End 

Net : n21036
T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g3_7
T_16_20_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_13
T_8_21_wire_bram/ram/RDATA_13
T_9_20_sp4_v_t_37
T_10_20_sp4_h_l_5
T_14_20_sp4_h_l_5
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_15_adj_1457
T_12_11_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_input_2_7
T_13_12_wire_logic_cluster/lc_7/in_2

T_12_11_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_38
T_13_12_sp4_h_l_3
T_14_12_lc_trk_g2_3
T_14_12_input_2_1
T_14_12_wire_logic_cluster/lc_1/in_2

T_12_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_7/in_0

End 

Net : ADC_VDC.adc_state_0
T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_3/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_16_12_sp4_h_l_2
T_18_12_lc_trk_g2_7
T_18_12_wire_logic_cluster/lc_4/in_3

T_15_12_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g2_1
T_14_11_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_input_2_2
T_15_12_wire_logic_cluster/lc_2/in_2

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_18_8_sp4_v_t_42
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_6/in_3

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_14_8_sp4_v_t_37
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_0/in_0

T_15_12_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_6/in_0

T_15_12_wire_logic_cluster/lc_1/out
T_16_12_sp4_h_l_2
T_16_12_lc_trk_g1_7
T_16_12_input_2_6
T_16_12_wire_logic_cluster/lc_6/in_2

T_15_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g2_1
T_14_11_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_14_8_sp4_v_t_37
T_14_9_lc_trk_g3_5
T_14_9_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g3_1
T_16_11_wire_logic_cluster/lc_4/in_0

T_15_12_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g2_1
T_14_11_input_2_1
T_14_11_wire_logic_cluster/lc_1/in_2

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_14_8_sp4_v_t_37
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_2/in_0

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_14_12_sp4_v_t_42
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_14_8_sp4_v_t_37
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_3/in_3

T_15_12_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_0/in_0

T_15_12_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g3_1
T_16_11_wire_logic_cluster/lc_6/in_0

T_15_12_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_1/in_3

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_1/in_3

End 

Net : n20769
T_14_24_wire_logic_cluster/lc_6/out
T_14_23_sp4_v_t_44
T_14_19_sp4_v_t_40
T_14_15_sp4_v_t_36
T_13_16_lc_trk_g2_4
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

End 

Net : n22189_cascade_
T_14_24_wire_logic_cluster/lc_5/ltout
T_14_24_wire_logic_cluster/lc_6/in_2

End 

Net : n20624_cascade_
T_13_19_wire_logic_cluster/lc_4/ltout
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : n11905
T_15_15_wire_logic_cluster/lc_7/out
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_11
T_13_15_sp4_h_l_7
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_4/cen

End 

Net : n11333
T_20_14_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_36
T_17_15_sp4_h_l_6
T_13_15_sp4_h_l_6
T_15_15_lc_trk_g2_3
T_15_15_input_2_7
T_15_15_wire_logic_cluster/lc_7/in_2

End 

Net : n20650
T_21_14_wire_logic_cluster/lc_7/out
T_19_14_sp4_h_l_11
T_15_14_sp4_h_l_2
T_14_14_sp4_v_t_45
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_6/in_0

T_21_14_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g3_7
T_22_15_wire_logic_cluster/lc_2/in_0

End 

Net : buf_adcdata_iac_21
T_12_21_wire_logic_cluster/lc_1/out
T_8_21_sp12_h_l_1
T_7_9_sp12_v_t_22
T_8_9_sp12_h_l_1
T_8_9_lc_trk_g1_2
T_8_9_wire_bram/ram/WDATA_13

T_12_21_wire_logic_cluster/lc_1/out
T_12_18_sp4_v_t_42
T_13_18_sp4_h_l_0
T_14_18_lc_trk_g3_0
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

T_12_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_1/in_3

End 

Net : n8_adj_1538_cascade_
T_20_23_wire_logic_cluster/lc_1/ltout
T_20_23_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadcbuf_14
T_13_12_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g1_6
T_13_12_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_1/in_3

End 

Net : acadc_skipcnt_13
T_17_24_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_40
T_14_23_sp4_h_l_5
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_5/in_1

T_17_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_4/in_1

End 

Net : buf_dds1_2
T_16_23_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_38
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_1/in_0

T_16_23_wire_logic_cluster/lc_7/out
T_16_23_sp4_h_l_3
T_15_19_sp4_v_t_45
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_2/in_3

T_16_23_wire_logic_cluster/lc_7/out
T_16_23_sp4_h_l_3
T_16_23_lc_trk_g0_6
T_16_23_wire_logic_cluster/lc_7/in_1

End 

Net : RTD.cfg_buf_4
T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_1/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.n10
T_9_16_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.cfg_buf_5
T_9_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_0/in_1

T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g1_7
T_9_16_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.n18381
T_17_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_37
T_15_12_sp4_h_l_0
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_37
T_15_12_sp4_h_l_0
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_37
T_15_12_sp4_h_l_0
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_37
T_15_12_sp4_h_l_0
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_37
T_15_12_sp4_h_l_0
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_37
T_15_12_sp4_h_l_0
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_37
T_15_12_sp4_h_l_0
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/s_r

T_17_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_37
T_15_12_sp4_h_l_0
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.n62
T_18_12_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g3_4
T_17_11_wire_logic_cluster/lc_5/in_0

End 

Net : ADC_VDC.n11_cascade_
T_17_11_wire_logic_cluster/lc_5/ltout
T_17_11_wire_logic_cluster/lc_6/in_2

End 

Net : n20842
T_10_20_wire_logic_cluster/lc_7/out
T_10_18_sp4_v_t_43
T_11_18_sp4_h_l_11
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.n13198_cascade_
T_10_15_wire_logic_cluster/lc_6/ltout
T_10_15_wire_logic_cluster/lc_7/in_2

End 

Net : RTD.n14984
T_10_15_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_46
T_11_14_sp4_h_l_4
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_46
T_11_14_sp4_h_l_4
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_46
T_11_14_sp4_h_l_4
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_46
T_11_14_sp4_h_l_4
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_46
T_11_14_sp4_h_l_4
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_46
T_11_14_sp4_h_l_4
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_46
T_11_14_sp4_h_l_4
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_10_15_wire_logic_cluster/lc_7/out
T_10_14_sp4_v_t_46
T_11_14_sp4_h_l_4
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_5/s_r

End 

Net : n23_adj_1512_cascade_
T_10_20_wire_logic_cluster/lc_6/ltout
T_10_20_wire_logic_cluster/lc_7/in_2

End 

Net : n20831
T_12_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g3_6
T_12_20_wire_logic_cluster/lc_4/in_1

End 

Net : n19_adj_1479_cascade_
T_10_20_wire_logic_cluster/lc_3/ltout
T_10_20_wire_logic_cluster/lc_4/in_2

End 

Net : n22135
T_11_17_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_43
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_6/in_0

End 

Net : n21973
T_10_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g0_4
T_11_20_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_1_4
T_17_20_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_40
T_19_22_sp4_h_l_5
T_19_22_lc_trk_g0_0
T_19_22_wire_logic_cluster/lc_6/in_0

T_17_20_wire_logic_cluster/lc_6/out
T_17_14_sp12_v_t_23
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_7/in_1

T_17_20_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_40
T_19_18_sp4_h_l_10
T_22_14_sp4_v_t_41
T_22_16_lc_trk_g2_4
T_22_16_wire_logic_cluster/lc_3/in_3

T_17_20_wire_logic_cluster/lc_6/out
T_17_20_sp4_h_l_1
T_13_20_sp4_h_l_9
T_16_20_sp4_v_t_44
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_0/in_1

T_17_20_wire_logic_cluster/lc_6/out
T_18_19_sp4_v_t_45
T_19_23_sp4_h_l_8
T_20_23_lc_trk_g2_0
T_20_23_input_2_0
T_20_23_wire_logic_cluster/lc_0/in_2

T_17_20_wire_logic_cluster/lc_6/out
T_18_19_sp4_v_t_45
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_5/in_1

End 

Net : RTD.n12
T_9_16_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g1_5
T_9_15_input_2_2
T_9_15_wire_logic_cluster/lc_2/in_2

End 

Net : cfg_buf_0
T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_4/in_3

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g0_3
T_10_15_wire_logic_cluster/lc_3/in_0

End 

Net : cmd_rdadcbuf_15
T_13_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g3_7
T_13_12_wire_logic_cluster/lc_7/in_1

T_13_12_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g3_7
T_14_13_input_2_2
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.cfg_buf_7
T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_5/in_1

T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_4/in_0

End 

Net : n30_adj_1612
T_9_17_wire_logic_cluster/lc_3/out
T_9_16_sp12_v_t_22
T_10_16_sp12_h_l_1
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_iac_3
T_8_11_wire_bram/ram/RDATA_13
T_9_10_sp4_v_t_37
T_9_14_sp4_v_t_38
T_9_17_lc_trk_g1_6
T_9_17_wire_logic_cluster/lc_3/in_0

End 

Net : buf_control_6
T_18_22_wire_logic_cluster/lc_5/out
T_18_20_sp4_v_t_39
T_15_20_sp4_h_l_8
T_11_20_sp4_h_l_8
T_10_20_lc_trk_g0_0
T_10_20_wire_logic_cluster/lc_6/in_0

T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g2_5
T_18_22_wire_logic_cluster/lc_5/in_0

T_18_22_wire_logic_cluster/lc_5/out
T_18_20_sp4_v_t_39
T_15_20_sp4_h_l_8
T_19_20_sp4_h_l_4
T_23_20_sp4_h_l_4
T_24_20_lc_trk_g2_4
T_24_20_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n19386
T_13_13_wire_logic_cluster/lc_6/cout
T_13_13_wire_logic_cluster/lc_7/in_3

Net : buf_data_iac_6
T_25_18_wire_bram/ram/RDATA_5
T_25_15_sp4_v_t_44
T_22_15_sp4_h_l_3
T_18_15_sp4_h_l_11
T_17_11_sp4_v_t_46
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_4/in_0

End 

Net : n22042
T_12_19_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_1
T_8_13_wire_bram/ram/RDATA_13
T_9_13_sp4_h_l_4
T_12_13_sp4_v_t_44
T_12_17_lc_trk_g1_1
T_12_17_wire_logic_cluster/lc_1/in_1

End 

Net : n30_adj_1619
T_12_17_wire_logic_cluster/lc_1/out
T_12_17_sp4_h_l_7
T_16_17_sp4_h_l_7
T_19_13_sp4_v_t_42
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_6/in_1

End 

Net : n22039
T_9_19_wire_logic_cluster/lc_0/out
T_10_19_sp4_h_l_0
T_12_19_lc_trk_g2_5
T_12_19_wire_logic_cluster/lc_0/in_1

End 

Net : RTD.cfg_buf_2
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_1/in_3

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_2/in_0

End 

Net : VAC_FLT1
T_13_24_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_2/in_0

T_13_24_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_5/in_3

T_13_24_wire_logic_cluster/lc_5/out
T_5_24_sp12_h_l_1
T_5_24_sp4_h_l_0
T_4_24_sp4_v_t_37
T_0_28_span4_horz_0
T_0_28_lc_trk_g0_0
T_0_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : cmd_rdadctmp_16_adj_1456
T_14_12_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g1_1
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g0_1
T_14_12_wire_logic_cluster/lc_1/in_0

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g0_1
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : buf_control_7
T_15_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_11
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_13_adj_1459
T_12_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g0_7
T_13_12_input_2_5
T_13_12_wire_logic_cluster/lc_5/in_2

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_0/in_1

End 

Net : cfg_buf_1
T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_5/in_3

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_6/in_0

End 

Net : n20931
T_16_16_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_42
T_17_13_sp4_h_l_7
T_21_13_sp4_h_l_3
T_21_13_lc_trk_g0_6
T_21_13_wire_logic_cluster/lc_1/in_1

End 

Net : n21913_cascade_
T_21_13_wire_logic_cluster/lc_1/ltout
T_21_13_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata_iac_4
T_22_22_wire_logic_cluster/lc_1/out
T_22_18_sp4_v_t_39
T_19_18_sp4_h_l_8
T_21_18_lc_trk_g3_5
T_21_18_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_1/out
T_22_20_sp4_v_t_47
T_23_20_sp4_h_l_10
T_25_20_lc_trk_g2_7
T_25_20_wire_bram/ram/WDATA_5

T_22_22_wire_logic_cluster/lc_1/out
T_22_22_lc_trk_g3_1
T_22_22_wire_logic_cluster/lc_1/in_3

End 

Net : VAC_FLT0
T_14_22_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_42
T_11_21_sp4_h_l_7
T_10_17_sp4_v_t_37
T_9_19_lc_trk_g1_0
T_9_19_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_5/out
T_14_15_sp12_v_t_22
T_3_27_sp12_h_l_1
T_2_27_sp12_v_t_22
T_2_28_sp4_v_t_44
T_0_28_span4_horz_27
T_0_28_lc_trk_g0_3
T_0_28_wire_io_cluster/io_1/D_OUT_0

End 

Net : n14_adj_1548
T_20_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_41
T_18_19_sp4_v_t_41
T_15_23_sp4_h_l_9
T_14_19_sp4_v_t_39
T_14_22_lc_trk_g0_7
T_14_22_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_41
T_18_19_sp4_v_t_41
T_15_23_sp4_h_l_9
T_14_19_sp4_v_t_39
T_14_22_lc_trk_g0_7
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

T_20_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_41
T_18_19_sp4_v_t_41
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_3/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_2
T_20_15_sp4_v_t_45
T_17_19_sp4_h_l_8
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_6/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_2
T_17_15_sp4_h_l_5
T_16_15_sp4_v_t_46
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_1/in_0

T_20_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_10
T_18_15_sp4_v_t_41
T_18_19_sp4_v_t_41
T_18_22_lc_trk_g0_1
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

T_20_15_wire_logic_cluster/lc_1/out
T_20_12_sp12_v_t_22
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_0_6
T_13_17_wire_logic_cluster/lc_1/out
T_9_17_sp12_h_l_1
T_20_5_sp12_v_t_22
T_20_12_sp4_v_t_38
T_20_15_lc_trk_g0_6
T_20_15_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_1/out
T_9_17_sp12_h_l_1
T_19_17_sp4_h_l_10
T_18_17_sp4_v_t_41
T_17_18_lc_trk_g3_1
T_17_18_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_1/out
T_9_17_sp12_h_l_1
T_11_17_sp4_h_l_2
T_14_17_sp4_v_t_39
T_14_20_lc_trk_g0_7
T_14_20_wire_logic_cluster/lc_0/in_1

End 

Net : acadc_skipcnt_4
T_17_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_11
T_13_23_sp4_h_l_7
T_15_23_lc_trk_g2_2
T_15_23_input_2_6
T_15_23_wire_logic_cluster/lc_6/in_2

T_17_23_wire_logic_cluster/lc_3/out
T_17_23_sp4_h_l_11
T_17_23_lc_trk_g0_6
T_17_23_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_iac_0
T_8_14_wire_bram/ram/RDATA_5
T_9_14_sp4_h_l_4
T_13_14_sp4_h_l_4
T_16_14_sp4_v_t_41
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_6/in_0

End 

Net : buf_adcdata_vac_23
T_11_18_wire_logic_cluster/lc_5/out
T_10_18_sp4_h_l_2
T_9_14_sp4_v_t_39
T_9_10_sp4_v_t_39
T_9_6_sp4_v_t_40
T_8_7_lc_trk_g3_0
T_8_7_wire_bram/ram/WDATA_9

T_11_18_wire_logic_cluster/lc_5/out
T_10_18_sp4_h_l_2
T_13_18_sp4_v_t_39
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_6/in_1

T_11_18_wire_logic_cluster/lc_5/out
T_11_18_lc_trk_g0_5
T_11_18_input_2_5
T_11_18_wire_logic_cluster/lc_5/in_2

End 

Net : RTD.adress_7_N_1331_7
T_9_15_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_44
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g0_2
T_9_14_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_44
T_9_16_lc_trk_g0_1
T_9_16_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_2/out
T_9_12_sp4_v_t_44
T_9_15_lc_trk_g1_4
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

T_9_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_0/in_0

End 

Net : RTD.n16614_cascade_
T_9_13_wire_logic_cluster/lc_1/ltout
T_9_13_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.n11712
T_9_13_wire_logic_cluster/lc_2/out
T_9_11_sp12_v_t_23
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/cen

T_9_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g0_2
T_10_13_wire_logic_cluster/lc_0/cen

T_9_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g0_2
T_10_13_wire_logic_cluster/lc_0/cen

T_9_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g0_2
T_10_13_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.n19385
T_13_13_wire_logic_cluster/lc_5/cout
T_13_13_wire_logic_cluster/lc_6/in_3

Net : acadc_skipcnt_2
T_17_23_wire_logic_cluster/lc_1/out
T_18_20_sp4_v_t_43
T_18_21_lc_trk_g2_3
T_18_21_wire_logic_cluster/lc_5/in_0

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g3_1
T_17_23_wire_logic_cluster/lc_1/in_1

End 

Net : acadc_skipcnt_7
T_17_23_wire_logic_cluster/lc_6/out
T_18_20_sp4_v_t_37
T_18_21_lc_trk_g3_5
T_18_21_wire_logic_cluster/lc_5/in_1

T_17_23_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g1_6
T_17_23_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_17_adj_1455
T_14_12_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_input_2_1
T_13_13_wire_logic_cluster/lc_1/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_11_12_sp12_h_l_0
T_12_12_lc_trk_g0_4
T_12_12_input_2_2
T_12_12_wire_logic_cluster/lc_2/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_0/in_3

End 

Net : data_idxvec_12
T_16_19_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_45
T_13_15_sp4_h_l_2
T_15_15_lc_trk_g3_7
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

T_16_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g2_4
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

End 

Net : n30_adj_1591
T_22_20_wire_logic_cluster/lc_7/out
T_22_19_sp4_v_t_46
T_19_19_sp4_h_l_11
T_18_15_sp4_v_t_46
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_1/in_3

End 

Net : n19_adj_1589_cascade_
T_22_20_wire_logic_cluster/lc_5/ltout
T_22_20_wire_logic_cluster/lc_6/in_2

End 

Net : n22_adj_1590_cascade_
T_22_20_wire_logic_cluster/lc_6/ltout
T_22_20_wire_logic_cluster/lc_7/in_2

End 

Net : n22141
T_12_15_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g1_6
T_11_16_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata_vac_19
T_10_17_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_44
T_8_15_sp4_h_l_3
T_8_15_lc_trk_g1_6
T_8_15_wire_bram/ram/WDATA_9

T_10_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_0/in_3

End 

Net : n20828
T_11_16_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_44
T_12_18_lc_trk_g1_1
T_12_18_wire_logic_cluster/lc_3/in_3

End 

Net : n30_adj_1615
T_11_16_wire_logic_cluster/lc_7/out
T_0_16_span12_horz_1
T_13_16_sp12_h_l_1
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_5/in_3

End 

Net : buf_data_iac_2
T_8_12_wire_bram/ram/RDATA_5
T_9_12_sp4_h_l_4
T_12_12_sp4_v_t_41
T_11_16_lc_trk_g1_4
T_11_16_input_2_7
T_11_16_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_14_adj_1458
T_12_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g0_0
T_13_12_input_2_6
T_13_12_wire_logic_cluster/lc_6/in_2

T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g2_0
T_12_12_input_2_0
T_12_12_wire_logic_cluster/lc_0/in_2

T_12_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_44
T_12_11_lc_trk_g3_4
T_12_11_input_2_7
T_12_11_wire_logic_cluster/lc_7/in_2

End 

Net : buf_data_iac_7
T_25_17_wire_bram/ram/RDATA_13
T_26_16_sp4_v_t_37
T_23_20_sp4_h_l_5
T_22_20_lc_trk_g1_5
T_22_20_wire_logic_cluster/lc_7/in_1

End 

Net : DDS_RNG_0
T_20_25_wire_logic_cluster/lc_3/out
T_20_22_sp4_v_t_46
T_17_22_sp4_h_l_11
T_16_18_sp4_v_t_46
T_13_18_sp4_h_l_11
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_2/in_0

T_20_25_wire_logic_cluster/lc_3/out
T_20_25_lc_trk_g1_3
T_20_25_wire_logic_cluster/lc_3/in_3

T_20_25_wire_logic_cluster/lc_3/out
T_20_25_sp4_h_l_11
T_23_25_sp4_v_t_41
T_23_29_sp4_v_t_42
T_23_33_span4_horz_r_1
T_27_33_span4_horz_r_1
T_29_33_lc_trk_g0_1
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : n20871
T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_iac_18
T_13_24_wire_logic_cluster/lc_6/out
T_13_24_sp4_h_l_1
T_12_20_sp4_v_t_36
T_12_16_sp4_v_t_36
T_9_16_sp4_h_l_7
T_8_16_lc_trk_g0_7
T_8_16_wire_bram/ram/WDATA_5

T_13_24_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g3_6
T_14_23_input_2_3
T_14_23_wire_logic_cluster/lc_3/in_2

T_13_24_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_6/in_3

End 

Net : n14_adj_1516
T_11_15_wire_logic_cluster/lc_7/out
T_11_14_sp4_v_t_46
T_12_18_sp4_h_l_11
T_16_18_sp4_h_l_2
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.n19384
T_13_13_wire_logic_cluster/lc_4/cout
T_13_13_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.n12
T_15_12_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_7/in_0

End 

Net : n14_adj_1523
T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_19_sp4_h_l_4
T_18_19_sp4_h_l_0
T_21_19_sp4_v_t_40
T_21_23_lc_trk_g0_5
T_21_23_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_19_sp4_h_l_4
T_18_19_sp4_h_l_0
T_14_19_sp4_h_l_0
T_16_19_lc_trk_g2_5
T_16_19_input_2_7
T_16_19_wire_logic_cluster/lc_7/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_36
T_13_18_sp4_v_t_36
T_13_22_sp4_v_t_36
T_13_24_lc_trk_g2_1
T_13_24_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_sp4_h_l_5
T_15_18_sp4_v_t_47
T_16_22_sp4_h_l_10
T_18_22_lc_trk_g2_7
T_18_22_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_41
T_14_19_sp4_h_l_4
T_18_19_sp4_h_l_0
T_19_19_lc_trk_g2_0
T_19_19_input_2_6
T_19_19_wire_logic_cluster/lc_6/in_2

T_12_18_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g1_0
T_12_19_wire_logic_cluster/lc_1/in_0

End 

Net : n14_adj_1557
T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_24_18_sp4_h_l_4
T_20_18_sp4_h_l_0
T_19_18_sp4_v_t_43
T_19_19_lc_trk_g2_3
T_19_19_wire_logic_cluster/lc_1/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_24_18_sp4_h_l_4
T_20_18_sp4_h_l_0
T_16_18_sp4_h_l_8
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_5/in_0

T_23_16_wire_logic_cluster/lc_1/out
T_23_14_sp4_v_t_47
T_24_18_sp4_h_l_4
T_20_18_sp4_h_l_0
T_16_18_sp4_h_l_8
T_15_18_lc_trk_g1_0
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : DTRIG_N_910_adj_1444
T_11_21_wire_logic_cluster/lc_1/out
T_7_21_sp12_h_l_1
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_5/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_7/in_3

T_11_21_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g0_1
T_11_22_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g3_1
T_11_21_input_2_4
T_11_21_wire_logic_cluster/lc_4/in_2

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_5/in_3

T_11_21_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g0_1
T_11_22_wire_logic_cluster/lc_6/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_7_21_sp12_h_l_1
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_1/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_sp4_h_l_2
T_15_21_sp4_v_t_39
T_15_22_lc_trk_g3_7
T_15_22_wire_logic_cluster/lc_6/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_7_21_sp12_h_l_1
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_7/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_11_18_sp12_v_t_22
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_5/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_1/in_1

T_11_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g3_1
T_11_21_input_2_2
T_11_21_wire_logic_cluster/lc_2/in_2

End 

Net : n12643
T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_18_20_lc_trk_g0_0
T_18_20_wire_logic_cluster/lc_2/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_15_21_sp4_h_l_5
T_18_17_sp4_v_t_40
T_18_20_lc_trk_g0_0
T_18_20_wire_logic_cluster/lc_1/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_11_17_sp12_v_t_23
T_12_17_sp12_h_l_0
T_19_17_lc_trk_g0_0
T_19_17_wire_logic_cluster/lc_1/in_1

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_40
T_9_19_lc_trk_g0_5
T_9_19_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_40
T_9_20_lc_trk_g3_0
T_9_20_wire_logic_cluster/lc_0/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_4/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_6/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_40
T_9_19_lc_trk_g0_5
T_9_19_wire_logic_cluster/lc_4/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_21_sp4_h_l_5
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g3_0
T_10_18_wire_logic_cluster/lc_2/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_11_14_sp4_v_t_36
T_10_17_lc_trk_g2_4
T_10_17_wire_logic_cluster/lc_5/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_6/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_10_19_lc_trk_g3_0
T_10_19_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_36
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_6/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_17_sp12_v_t_23
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_4/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_3/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_5/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_7/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_10_19_lc_trk_g3_0
T_10_19_wire_logic_cluster/lc_2/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_18_sp4_v_t_40
T_10_19_lc_trk_g3_0
T_10_19_wire_logic_cluster/lc_0/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_36
T_12_18_lc_trk_g2_4
T_12_18_wire_logic_cluster/lc_7/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_5/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_2/in_0

T_11_21_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_0/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_4/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_6/in_3

T_11_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_1/in_3

End 

Net : n20573
T_9_21_wire_logic_cluster/lc_5/out
T_9_21_sp12_h_l_1
T_11_21_lc_trk_g1_6
T_11_21_wire_logic_cluster/lc_0/in_3

End 

Net : n22015_cascade_
T_13_18_wire_logic_cluster/lc_1/ltout
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : secclk_cnt_12
T_21_16_wire_logic_cluster/lc_4/out
T_22_16_sp4_h_l_8
T_25_16_sp4_v_t_45
T_24_17_lc_trk_g3_5
T_24_17_input_2_6
T_24_17_wire_logic_cluster/lc_6/in_2

T_21_16_wire_logic_cluster/lc_4/out
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_4/in_1

End 

Net : n14_adj_1578
T_24_17_wire_logic_cluster/lc_6/out
T_24_16_sp4_v_t_44
T_21_16_sp4_h_l_9
T_20_16_lc_trk_g0_1
T_20_16_wire_logic_cluster/lc_2/in_1

End 

Net : n14700
T_20_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_1
T_21_16_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_21_15_sp4_h_l_1
T_21_15_lc_trk_g0_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_37
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_5/s_r

T_20_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_36
T_20_17_lc_trk_g3_1
T_20_17_wire_logic_cluster/lc_1/in_3

End 

Net : buf_dds1_0
T_14_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_6/in_0

T_14_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_7/in_1

T_14_22_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g0_7
T_14_21_wire_logic_cluster/lc_0/in_3

End 

Net : n20775
T_12_17_wire_logic_cluster/lc_6/out
T_11_17_sp4_h_l_4
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_3/in_0

End 

Net : acadc_skipcnt_1
T_17_23_wire_logic_cluster/lc_0/out
T_16_23_sp4_h_l_8
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_6/in_0

T_17_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g3_0
T_17_23_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n17359
T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g2_7
T_17_11_wire_logic_cluster/lc_6/in_1

End 

Net : n22171_cascade_
T_12_17_wire_logic_cluster/lc_5/ltout
T_12_17_wire_logic_cluster/lc_6/in_2

End 

Net : n20641
T_21_14_wire_logic_cluster/lc_4/out
T_20_14_sp4_h_l_0
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_0/in_0

End 

Net : n17658_cascade_
T_22_14_wire_logic_cluster/lc_0/ltout
T_22_14_wire_logic_cluster/lc_1/in_2

End 

Net : n22_adj_1611
T_10_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g2_2
T_9_17_wire_logic_cluster/lc_3/in_1

End 

Net : n4_adj_1576
T_21_18_wire_logic_cluster/lc_5/out
T_21_17_sp4_v_t_42
T_21_13_sp4_v_t_47
T_21_14_lc_trk_g2_7
T_21_14_wire_logic_cluster/lc_4/in_3

T_21_18_wire_logic_cluster/lc_5/out
T_21_17_sp4_v_t_42
T_22_17_sp4_h_l_0
T_23_17_lc_trk_g3_0
T_23_17_wire_logic_cluster/lc_0/in_3

End 

Net : buf_cfgRTD_6
T_15_16_wire_logic_cluster/lc_1/out
T_14_16_sp4_h_l_10
T_13_12_sp4_v_t_47
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_1/in_3

T_15_16_wire_logic_cluster/lc_1/out
T_11_16_sp12_h_l_1
T_10_16_lc_trk_g1_1
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_11_16_sp12_h_l_1
T_10_4_sp12_v_t_22
T_10_15_lc_trk_g2_2
T_10_15_input_2_4
T_10_15_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_1/out
T_11_16_sp12_h_l_1
T_10_4_sp12_v_t_22
T_10_13_sp4_v_t_36
T_10_14_lc_trk_g3_4
T_10_14_input_2_5
T_10_14_wire_logic_cluster/lc_5/in_2

End 

Net : n19_adj_1610_cascade_
T_10_17_wire_logic_cluster/lc_1/ltout
T_10_17_wire_logic_cluster/lc_2/in_2

End 

Net : n22084
T_17_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_5/in_1

End 

Net : n19
T_12_19_wire_logic_cluster/lc_5/out
T_10_19_sp4_h_l_7
T_14_19_sp4_h_l_3
T_17_19_sp4_v_t_38
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_0/in_0

End 

Net : n22081_cascade_
T_17_20_wire_logic_cluster/lc_0/ltout
T_17_20_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vac_0
T_11_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_43
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_4/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_43
T_9_14_sp4_h_l_0
T_8_14_lc_trk_g1_0
T_8_14_wire_bram/ram/WDATA_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata_iac_0
T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_13_13_sp4_v_t_46
T_12_15_lc_trk_g0_0
T_12_15_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_9_13_sp4_v_t_46
T_8_14_lc_trk_g3_6
T_8_14_wire_bram/ram/WDATA_5

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_3

End 

Net : adc_state_1_adj_1410
T_11_21_wire_logic_cluster/lc_2/out
T_9_21_sp4_h_l_1
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_5/in_3

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_7/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_4/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_45
T_11_22_lc_trk_g2_0
T_11_22_input_2_6
T_11_22_wire_logic_cluster/lc_6/in_2

T_11_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_45
T_11_22_lc_trk_g2_0
T_11_22_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_2/out
T_9_21_sp4_h_l_1
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_1/in_3

T_11_21_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_45
T_13_22_sp4_h_l_2
T_15_22_lc_trk_g2_7
T_15_22_wire_logic_cluster/lc_6/in_1

T_11_21_wire_logic_cluster/lc_2/out
T_12_20_sp4_v_t_37
T_11_22_lc_trk_g1_0
T_11_22_wire_logic_cluster/lc_4/in_3

T_11_21_wire_logic_cluster/lc_2/out
T_12_20_sp4_v_t_37
T_11_22_lc_trk_g1_0
T_11_22_wire_logic_cluster/lc_5/in_0

T_11_21_wire_logic_cluster/lc_2/out
T_9_21_sp4_h_l_1
T_9_21_lc_trk_g0_4
T_9_21_wire_logic_cluster/lc_7/in_3

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g3_2
T_11_21_wire_logic_cluster/lc_2/in_3

End 

Net : buf_cfgRTD_7
T_12_19_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_39
T_11_17_lc_trk_g0_2
T_11_17_wire_logic_cluster/lc_5/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_43
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

T_12_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_43
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g1_0
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_sp4_h_l_7
T_11_15_sp4_v_t_42
T_11_11_sp4_v_t_47
T_10_14_lc_trk_g3_7
T_10_14_input_2_6
T_10_14_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n19383
T_13_13_wire_logic_cluster/lc_3/cout
T_13_13_wire_logic_cluster/lc_4/in_3

Net : buf_control_0
T_20_23_wire_logic_cluster/lc_6/out
T_20_21_sp4_v_t_41
T_20_17_sp4_v_t_41
T_17_17_sp4_h_l_4
T_13_17_sp4_h_l_0
T_12_17_lc_trk_g1_0
T_12_17_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g3_6
T_20_23_wire_logic_cluster/lc_6/in_3

T_20_23_wire_logic_cluster/lc_6/out
T_19_23_sp12_h_l_0
T_23_23_lc_trk_g1_3
T_23_23_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VDC.n20514
T_14_10_wire_logic_cluster/lc_1/out
T_14_10_sp4_h_l_7
T_14_10_lc_trk_g0_2
T_14_10_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.n31_cascade_
T_14_10_wire_logic_cluster/lc_0/ltout
T_14_10_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.n21178
T_16_12_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_39
T_13_10_sp4_h_l_2
T_14_10_lc_trk_g3_2
T_14_10_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n10
T_16_13_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g1_4
T_16_12_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.bit_cnt_0
T_17_12_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g0_0
T_16_13_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_0/out
T_16_12_lc_trk_g2_0
T_16_12_wire_logic_cluster/lc_3/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g0_0
T_16_13_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_10_sp4_v_t_45
T_14_10_sp4_h_l_2
T_14_10_lc_trk_g1_7
T_14_10_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n20523_cascade_
T_16_12_wire_logic_cluster/lc_4/ltout
T_16_12_wire_logic_cluster/lc_5/in_2

End 

Net : RTD.n13198
T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_2
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_2
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_2
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_2
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_2
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_2
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_2
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

T_10_15_wire_logic_cluster/lc_6/out
T_10_14_sp4_v_t_44
T_11_14_sp4_h_l_2
T_10_14_lc_trk_g0_2
T_10_14_wire_logic_cluster/lc_4/cen

End 

Net : n19_adj_1613_cascade_
T_11_17_wire_logic_cluster/lc_2/ltout
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : n22_adj_1614
T_11_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_7/in_0

End 

Net : n22150
T_15_23_wire_logic_cluster/lc_7/out
T_15_20_sp4_v_t_38
T_15_16_sp4_v_t_38
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_5/in_1

End 

Net : n22147
T_14_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_7/in_1

End 

Net : n16
T_18_20_wire_logic_cluster/lc_5/out
T_18_18_sp4_v_t_39
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_1/in_3

End 

Net : buf_dds0_15
T_21_23_wire_logic_cluster/lc_1/out
T_20_23_sp4_h_l_10
T_16_23_sp4_h_l_1
T_15_19_sp4_v_t_43
T_14_22_lc_trk_g3_3
T_14_22_input_2_4
T_14_22_wire_logic_cluster/lc_4/in_2

T_21_23_wire_logic_cluster/lc_1/out
T_20_23_sp4_h_l_10
T_19_23_sp4_v_t_41
T_19_25_lc_trk_g2_4
T_19_25_wire_logic_cluster/lc_1/in_3

T_21_23_wire_logic_cluster/lc_1/out
T_21_23_lc_trk_g3_1
T_21_23_wire_logic_cluster/lc_1/in_1

End 

Net : n14_adj_1549
T_20_15_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_37
T_21_18_sp4_v_t_38
T_18_22_sp4_h_l_8
T_14_22_sp4_h_l_4
T_13_22_lc_trk_g1_4
T_13_22_wire_logic_cluster/lc_5/in_0

T_20_15_wire_logic_cluster/lc_2/out
T_20_15_sp4_h_l_9
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_3
T_19_19_sp4_v_t_45
T_19_21_lc_trk_g2_0
T_19_21_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_2/out
T_20_15_sp4_h_l_9
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_3
T_15_19_sp4_v_t_44
T_15_21_lc_trk_g2_1
T_15_21_wire_logic_cluster/lc_2/in_1

T_20_15_wire_logic_cluster/lc_2/out
T_20_15_sp4_h_l_9
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_3
T_19_19_sp4_v_t_45
T_19_21_lc_trk_g2_0
T_19_21_input_2_6
T_19_21_wire_logic_cluster/lc_6/in_2

T_20_15_wire_logic_cluster/lc_2/out
T_20_15_sp4_h_l_9
T_19_15_sp4_v_t_38
T_16_19_sp4_h_l_3
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_4/in_0

T_20_15_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_37
T_21_18_sp4_v_t_38
T_18_22_sp4_h_l_8
T_18_22_lc_trk_g0_5
T_18_22_wire_logic_cluster/lc_0/in_3

T_20_15_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_37
T_21_18_sp4_v_t_38
T_20_20_lc_trk_g1_3
T_20_20_wire_logic_cluster/lc_4/in_0

End 

Net : secclk_cnt_19
T_21_17_wire_logic_cluster/lc_3/out
T_15_17_sp12_h_l_1
T_24_17_lc_trk_g1_5
T_24_17_wire_logic_cluster/lc_6/in_0

T_21_17_wire_logic_cluster/lc_3/out
T_21_17_lc_trk_g1_3
T_21_17_wire_logic_cluster/lc_3/in_1

End 

Net : n16_adj_1621_cascade_
T_16_24_wire_logic_cluster/lc_5/ltout
T_16_24_wire_logic_cluster/lc_6/in_2

End 

Net : comm_buf_0_4
T_13_17_wire_logic_cluster/lc_2/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_19_15_sp4_h_l_7
T_20_15_lc_trk_g3_7
T_20_15_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_2/out
T_13_15_sp12_v_t_23
T_14_15_sp12_h_l_0
T_19_15_sp4_h_l_7
T_22_15_sp4_v_t_37
T_22_16_lc_trk_g3_5
T_22_16_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_1
T_15_17_sp4_h_l_9
T_14_17_sp4_v_t_44
T_14_20_lc_trk_g1_4
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : buf_dds1_7
T_20_23_wire_logic_cluster/lc_4/out
T_20_22_sp4_v_t_40
T_17_22_sp4_h_l_5
T_16_22_sp4_v_t_40
T_16_24_lc_trk_g2_5
T_16_24_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_4/out
T_19_23_sp4_h_l_0
T_15_23_sp4_h_l_3
T_14_19_sp4_v_t_38
T_14_21_lc_trk_g3_3
T_14_21_wire_logic_cluster/lc_7/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g3_4
T_20_23_wire_logic_cluster/lc_4/in_1

End 

Net : RTD.n1_adj_1393
T_9_13_wire_logic_cluster/lc_7/out
T_9_12_sp4_v_t_46
T_9_15_lc_trk_g0_6
T_9_15_input_2_6
T_9_15_wire_logic_cluster/lc_6/in_2

T_9_13_wire_logic_cluster/lc_7/out
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_7/out
T_9_12_sp4_v_t_46
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.bit_cnt_2
T_17_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_1
T_14_8_sp4_v_t_36
T_14_10_lc_trk_g2_1
T_14_10_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g1_2
T_17_12_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.adc_state_1
T_10_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_7/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_3/out
T_11_12_sp4_v_t_39
T_10_15_lc_trk_g2_7
T_10_15_wire_logic_cluster/lc_5/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_9_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_4/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_9_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_9_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_2/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_6_14_lc_trk_g2_6
T_6_14_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_4/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_9_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_5/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_7/in_1

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_9_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_7/in_3

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_13_sp4_v_t_38
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_7/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g2_3
T_9_12_wire_logic_cluster/lc_3/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_9_sp4_v_t_38
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g2_3
T_9_12_wire_logic_cluster/lc_4/in_1

T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_input_2_0
T_9_15_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_3
T_7_9_sp4_v_t_38
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vac_9
T_11_19_wire_logic_cluster/lc_2/out
T_11_19_sp4_h_l_9
T_15_19_sp4_h_l_9
T_18_15_sp4_v_t_38
T_18_18_lc_trk_g0_6
T_18_18_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_37
T_9_22_sp4_h_l_5
T_8_22_sp4_v_t_46
T_8_25_lc_trk_g1_6
T_8_25_wire_bram/ram/WDATA_9

T_11_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g0_2
T_11_19_input_2_2
T_11_19_wire_logic_cluster/lc_2/in_2

End 

Net : n20837
T_18_18_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g2_0
T_18_18_wire_logic_cluster/lc_3/in_3

End 

Net : n19_adj_1508
T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.bit_cnt_1
T_17_12_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g1_1
T_16_13_input_2_4
T_16_13_wire_logic_cluster/lc_4/in_2

T_17_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_47
T_14_10_sp4_h_l_4
T_14_10_lc_trk_g0_1
T_14_10_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata_vac_22
T_11_18_wire_logic_cluster/lc_0/out
T_11_6_sp12_v_t_23
T_11_8_sp4_v_t_43
T_8_8_sp4_h_l_0
T_8_8_lc_trk_g0_5
T_8_8_wire_bram/ram/WDATA_1

T_11_18_wire_logic_cluster/lc_0/out
T_11_15_sp4_v_t_40
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_0/in_3

End 

Net : secclk_cnt_21
T_21_17_wire_logic_cluster/lc_5/out
T_21_17_sp12_h_l_1
T_24_17_lc_trk_g0_1
T_24_17_wire_logic_cluster/lc_6/in_1

T_21_17_wire_logic_cluster/lc_5/out
T_21_17_lc_trk_g1_5
T_21_17_wire_logic_cluster/lc_5/in_1

End 

Net : n7
T_15_18_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_3/in_0

End 

Net : RTD.adc_state_0
T_10_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_7/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_3/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_6/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_7
T_7_9_sp4_v_t_42
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_3/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_7
T_7_9_sp4_v_t_42
T_7_13_sp4_v_t_47
T_6_14_lc_trk_g3_7
T_6_14_input_2_0
T_6_14_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_7
T_7_9_sp4_v_t_42
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_4/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_7
T_7_9_sp4_v_t_42
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_2/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_7
T_7_9_sp4_v_t_42
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_1/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_4/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_6/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_1/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_7/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_7
T_7_13_lc_trk_g0_7
T_7_13_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_2/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_2/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_7_16_sp4_h_l_0
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_4/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_4/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_6/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g0_5
T_10_12_wire_logic_cluster/lc_4/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_7
T_7_9_sp4_v_t_42
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_1/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_6_13_lc_trk_g1_2
T_6_13_wire_logic_cluster/lc_5/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_2/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_4/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_6/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g1_5
T_10_13_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_0/in_0

T_10_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_7/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g1_5
T_10_14_wire_logic_cluster/lc_5/in_3

End 

Net : RTD.n21_cascade_
T_9_14_wire_logic_cluster/lc_1/ltout
T_9_14_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.n16
T_9_14_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_36
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_0/in_3

End 

Net : n18586_cascade_
T_10_15_wire_logic_cluster/lc_2/ltout
T_10_15_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data_iac_10
T_8_24_wire_bram/ram/RDATA_5
T_9_20_sp4_v_t_40
T_10_20_sp4_h_l_10
T_14_20_sp4_h_l_6
T_17_16_sp4_v_t_37
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_iac_16
T_8_18_wire_bram/ram/RDATA_5
T_9_17_sp4_v_t_37
T_10_17_sp4_h_l_5
T_12_17_lc_trk_g2_0
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n19382
T_13_13_wire_logic_cluster/lc_2/cout
T_13_13_wire_logic_cluster/lc_3/in_3

Net : n20814
T_11_16_wire_logic_cluster/lc_5/out
T_12_15_sp4_v_t_43
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : n22165
T_12_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.n21167
T_16_10_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_2/in_3

T_16_10_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.genclk.t0off_13
T_15_10_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g0_5
T_16_10_wire_logic_cluster/lc_3/in_0

T_15_10_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g0_5
T_15_10_input_2_5
T_15_10_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.genclk.n6
T_17_11_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_1/cen

End 

Net : ADC_VDC.genclk.n26
T_16_10_wire_logic_cluster/lc_3/out
T_16_1_sp12_v_t_22
T_16_6_sp4_v_t_40
T_16_10_lc_trk_g1_5
T_16_10_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.bit_cnt_5
T_17_12_wire_logic_cluster/lc_5/out
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_1/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g1_5
T_17_12_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_20_adj_1452
T_14_12_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_input_2_4
T_13_13_wire_logic_cluster/lc_4/in_2

T_14_12_wire_logic_cluster/lc_7/out
T_12_12_sp12_h_l_1
T_12_12_lc_trk_g0_2
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_14_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_7/in_0

End 

Net : n14_adj_1551
T_13_16_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_40
T_14_19_sp4_h_l_5
T_18_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_5/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_40
T_14_19_sp4_h_l_5
T_16_19_lc_trk_g2_0
T_16_19_wire_logic_cluster/lc_2/in_0

End 

Net : n14_adj_1556
T_21_18_wire_logic_cluster/lc_0/out
T_18_18_sp12_h_l_0
T_17_18_sp12_v_t_23
T_17_24_sp4_v_t_39
T_14_24_sp4_h_l_8
T_14_24_lc_trk_g0_5
T_14_24_wire_logic_cluster/lc_3/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_22_18_sp4_h_l_0
T_21_18_sp4_v_t_43
T_18_22_sp4_h_l_11
T_17_18_sp4_v_t_46
T_16_19_lc_trk_g3_6
T_16_19_wire_logic_cluster/lc_5/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_22_18_sp4_h_l_0
T_21_18_sp4_v_t_43
T_18_22_sp4_h_l_11
T_14_22_sp4_h_l_11
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_3/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_22_18_sp4_h_l_0
T_21_18_sp4_v_t_43
T_18_22_sp4_h_l_11
T_14_22_sp4_h_l_11
T_15_22_lc_trk_g3_3
T_15_22_wire_logic_cluster/lc_2/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_22_18_sp4_h_l_0
T_21_18_sp4_v_t_43
T_18_22_sp4_h_l_11
T_14_22_sp4_h_l_11
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_7/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_21_18_sp4_h_l_5
T_17_18_sp4_h_l_5
T_16_14_sp4_v_t_47
T_15_17_lc_trk_g3_7
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

T_21_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_3/in_0

T_21_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_0_5
T_14_18_wire_logic_cluster/lc_7/out
T_14_18_sp4_h_l_3
T_18_18_sp4_h_l_11
T_22_18_sp4_h_l_11
T_21_18_lc_trk_g1_3
T_21_18_wire_logic_cluster/lc_0/in_0

T_14_18_wire_logic_cluster/lc_7/out
T_14_18_sp4_h_l_3
T_18_18_sp4_h_l_11
T_19_18_lc_trk_g3_3
T_19_18_wire_logic_cluster/lc_5/in_3

End 

Net : n20081
T_15_15_wire_logic_cluster/lc_6/out
T_13_15_sp4_h_l_9
T_17_15_sp4_h_l_9
T_20_15_sp4_v_t_44
T_20_11_sp4_v_t_37
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_5/s_r

T_15_15_wire_logic_cluster/lc_6/out
T_15_15_sp4_h_l_1
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.genclk.t0off_8
T_15_10_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g0_0
T_16_10_wire_logic_cluster/lc_3/in_1

T_15_10_wire_logic_cluster/lc_0/out
T_15_10_lc_trk_g3_0
T_15_10_wire_logic_cluster/lc_0/in_1

End 

Net : secclk_cnt_22
T_21_17_wire_logic_cluster/lc_6/out
T_20_17_sp12_h_l_0
T_24_17_lc_trk_g0_3
T_24_17_wire_logic_cluster/lc_6/in_3

T_21_17_wire_logic_cluster/lc_6/out
T_21_17_lc_trk_g3_6
T_21_17_wire_logic_cluster/lc_6/in_1

End 

Net : n21022
T_21_18_wire_logic_cluster/lc_4/out
T_14_18_sp12_h_l_0
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata_iac_6
T_22_20_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_42
T_20_16_sp4_h_l_1
T_20_16_lc_trk_g0_4
T_20_16_wire_logic_cluster/lc_4/in_0

T_22_20_wire_logic_cluster/lc_3/out
T_22_20_sp4_h_l_11
T_25_16_sp4_v_t_46
T_25_18_lc_trk_g2_3
T_25_18_wire_bram/ram/WDATA_5

T_22_20_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g1_3
T_22_20_wire_logic_cluster/lc_3/in_3

End 

Net : n22207
T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VDC.genclk.t0off_5
T_15_9_wire_logic_cluster/lc_5/out
T_16_10_lc_trk_g2_5
T_16_10_input_2_3
T_16_10_wire_logic_cluster/lc_3/in_2

T_15_9_wire_logic_cluster/lc_5/out
T_15_9_lc_trk_g1_5
T_15_9_wire_logic_cluster/lc_5/in_1

End 

Net : n19_adj_1482
T_11_18_wire_logic_cluster/lc_2/out
T_11_8_sp12_v_t_23
T_12_20_sp12_h_l_0
T_15_20_lc_trk_g0_0
T_15_20_wire_logic_cluster/lc_3/in_1

End 

Net : n21937_cascade_
T_15_20_wire_logic_cluster/lc_3/ltout
T_15_20_wire_logic_cluster/lc_4/in_2

End 

Net : n14_adj_1524
T_13_16_wire_logic_cluster/lc_2/out
T_14_16_sp4_h_l_4
T_17_12_sp4_v_t_47
T_17_16_sp4_v_t_47
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_0/in_0

T_13_16_wire_logic_cluster/lc_2/out
T_13_16_sp4_h_l_9
T_17_16_sp4_h_l_5
T_20_16_sp4_v_t_47
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_2/in_0

End 

Net : n20801
T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.n18397
T_14_9_wire_logic_cluster/lc_1/out
T_14_10_lc_trk_g1_1
T_14_10_wire_logic_cluster/lc_4/in_0

End 

Net : ADC_VDC.n19
T_14_14_wire_logic_cluster/lc_6/out
T_14_8_sp12_v_t_23
T_14_9_lc_trk_g3_7
T_14_9_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.n18394_cascade_
T_14_9_wire_logic_cluster/lc_0/ltout
T_14_9_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.avg_cnt_8
T_15_14_wire_logic_cluster/lc_0/out
T_12_14_sp12_h_l_0
T_14_14_lc_trk_g1_7
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_0/in_1

End 

Net : n14_adj_1526
T_23_18_wire_logic_cluster/lc_5/out
T_23_18_sp12_h_l_1
T_11_18_sp12_h_l_1
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_6/in_0

T_23_18_wire_logic_cluster/lc_5/out
T_23_18_sp12_h_l_1
T_11_18_sp12_h_l_1
T_20_18_lc_trk_g0_5
T_20_18_wire_logic_cluster/lc_1/in_0

End 

Net : n21940_cascade_
T_15_20_wire_logic_cluster/lc_4/ltout
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : eis_end_N_716
T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_39
T_16_20_sp4_v_t_40
T_16_23_lc_trk_g0_0
T_16_23_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_39
T_16_20_sp4_v_t_40
T_16_23_lc_trk_g0_0
T_16_23_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_39
T_16_20_sp4_v_t_40
T_15_22_lc_trk_g1_5
T_15_22_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_39
T_16_20_sp4_v_t_47
T_16_22_lc_trk_g2_2
T_16_22_input_2_0
T_16_22_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_15_24_lc_trk_g2_5
T_15_24_wire_logic_cluster/lc_7/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_39
T_16_20_sp4_v_t_47
T_16_22_lc_trk_g2_2
T_16_22_wire_logic_cluster/lc_5/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_15_23_lc_trk_g2_6
T_15_23_wire_logic_cluster/lc_1/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_15_24_lc_trk_g2_5
T_15_24_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_15_24_lc_trk_g2_5
T_15_24_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_15_24_lc_trk_g2_5
T_15_24_wire_logic_cluster/lc_5/in_0

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_14_sp12_v_t_22
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_0/in_1

End 

Net : adc_state_2_adj_1474
T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_7/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_40
T_10_13_sp4_h_l_5
T_11_13_lc_trk_g2_5
T_11_13_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_6_11_lc_trk_g2_5
T_6_11_input_2_3
T_6_11_wire_logic_cluster/lc_3/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_45
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_7_13_lc_trk_g0_5
T_7_13_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_6_11_lc_trk_g2_5
T_6_11_input_2_1
T_6_11_wire_logic_cluster/lc_1/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_6_14_lc_trk_g1_0
T_6_14_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_10_10_sp4_v_t_44
T_10_12_lc_trk_g2_1
T_10_12_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_45
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_6_15_lc_trk_g2_5
T_6_15_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_6_15_lc_trk_g2_5
T_6_15_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_0/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_6_15_lc_trk_g2_5
T_6_15_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g1_4
T_9_13_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_7_13_lc_trk_g0_5
T_7_13_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_7_13_lc_trk_g0_5
T_7_13_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_37
T_6_14_lc_trk_g1_0
T_6_14_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_13_sp4_v_t_40
T_10_13_sp4_h_l_5
T_10_13_lc_trk_g1_0
T_10_13_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_10_14_lc_trk_g3_5
T_10_14_input_2_0
T_10_14_wire_logic_cluster/lc_0/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_7_15_lc_trk_g2_5
T_7_15_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_6_16_lc_trk_g1_0
T_6_16_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_14_sp4_v_t_37
T_6_16_lc_trk_g1_0
T_6_16_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_5/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g1_4
T_9_14_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_45
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_0/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_6/in_3

End 

Net : n12415_cascade_
T_20_18_wire_logic_cluster/lc_0/ltout
T_20_18_wire_logic_cluster/lc_1/in_2

End 

Net : adc_state_1
T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_3/in_3

T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_7/in_3

T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_4/in_0

T_11_24_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_6/in_3

T_11_24_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_0/in_1

T_11_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g0_2
T_12_24_wire_logic_cluster/lc_7/in_3

T_11_24_wire_logic_cluster/lc_2/out
T_12_24_sp4_h_l_4
T_15_20_sp4_v_t_41
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_4/in_1

T_11_24_wire_logic_cluster/lc_2/out
T_11_21_sp4_v_t_44
T_12_25_sp4_h_l_3
T_13_25_lc_trk_g3_3
T_13_25_wire_logic_cluster/lc_7/in_3

T_11_24_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_4/in_3

T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_2/in_0

T_11_24_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_5/in_0

T_11_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g0_2
T_11_24_wire_logic_cluster/lc_1/in_3

End 

Net : n20553
T_11_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g0_3
T_11_24_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g0_3
T_12_24_wire_logic_cluster/lc_0/in_3

End 

Net : n12542
T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_14_20_sp4_v_t_46
T_15_20_sp4_h_l_11
T_19_20_sp4_h_l_11
T_21_20_lc_trk_g2_6
T_21_20_wire_logic_cluster/lc_6/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_14_20_sp4_v_t_46
T_15_20_sp4_h_l_11
T_19_20_sp4_h_l_11
T_21_20_lc_trk_g2_6
T_21_20_wire_logic_cluster/lc_5/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_14_20_sp4_v_t_40
T_14_16_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_2/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_20_sp12_v_t_23
T_12_32_sp12_h_l_0
T_23_20_sp12_v_t_23
T_23_22_lc_trk_g2_4
T_23_22_wire_logic_cluster/lc_5/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_14_20_sp4_v_t_46
T_15_20_sp4_h_l_11
T_19_20_sp4_h_l_11
T_22_20_sp4_v_t_46
T_22_23_lc_trk_g1_6
T_22_23_wire_logic_cluster/lc_2/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_14_20_sp4_v_t_46
T_15_20_sp4_h_l_11
T_19_20_sp4_h_l_11
T_22_20_sp4_v_t_46
T_22_22_lc_trk_g2_3
T_22_22_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_10_16_sp4_v_t_47
T_10_19_lc_trk_g0_7
T_10_19_wire_logic_cluster/lc_6/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_10_16_sp4_v_t_47
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_3/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_10_16_sp4_v_t_47
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_5/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_10_16_sp4_v_t_47
T_9_18_lc_trk_g2_2
T_9_18_wire_logic_cluster/lc_3/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_14_20_sp4_v_t_40
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_4/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_10_21_lc_trk_g3_7
T_10_21_wire_logic_cluster/lc_6/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_4/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_21_sp4_v_t_40
T_12_21_sp4_h_l_5
T_12_21_lc_trk_g0_0
T_12_21_wire_logic_cluster/lc_0/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_3/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_10_22_lc_trk_g2_2
T_10_22_wire_logic_cluster/lc_1/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_10_21_lc_trk_g3_7
T_10_21_wire_logic_cluster/lc_7/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_10_20_sp4_v_t_47
T_9_22_lc_trk_g2_2
T_9_22_wire_logic_cluster/lc_5/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_12_21_sp4_v_t_41
T_12_17_sp4_v_t_42
T_12_21_lc_trk_g1_7
T_12_21_wire_logic_cluster/lc_5/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_12_21_sp4_v_t_41
T_12_22_lc_trk_g2_1
T_12_22_wire_logic_cluster/lc_3/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_2/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_4/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_6/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g2_0
T_12_23_wire_logic_cluster/lc_2/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g2_0
T_12_23_wire_logic_cluster/lc_6/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g2_0
T_12_23_wire_logic_cluster/lc_4/in_0

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_3/in_1

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_0/out
T_11_24_sp4_h_l_5
T_12_24_lc_trk_g3_5
T_12_24_wire_logic_cluster/lc_5/in_1

T_11_24_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g3_0
T_12_23_input_2_3
T_12_23_wire_logic_cluster/lc_3/in_2

T_11_24_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g2_0
T_12_23_wire_logic_cluster/lc_7/in_3

End 

Net : n21049
T_15_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_2
T_18_15_sp4_h_l_2
T_21_15_sp4_v_t_42
T_21_18_lc_trk_g0_2
T_21_18_input_2_6
T_21_18_wire_logic_cluster/lc_6/in_2

End 

Net : buf_adcdata_iac_9
T_10_24_wire_logic_cluster/lc_3/out
T_10_15_sp12_v_t_22
T_10_19_lc_trk_g2_1
T_10_19_wire_logic_cluster/lc_1/in_0

T_10_24_wire_logic_cluster/lc_3/out
T_10_21_sp4_v_t_46
T_7_25_sp4_h_l_4
T_8_25_lc_trk_g3_4
T_8_25_wire_bram/ram/WDATA_13

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_lc_trk_g1_3
T_10_24_wire_logic_cluster/lc_3/in_3

End 

Net : n21050_cascade_
T_15_15_wire_logic_cluster/lc_4/ltout
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_vac_1
T_11_19_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_38
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_1/out
T_12_15_sp4_v_t_38
T_9_15_sp4_h_l_3
T_8_11_sp4_v_t_38
T_8_13_lc_trk_g2_3
T_8_13_wire_bram/ram/WDATA_9

T_11_19_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g3_1
T_11_19_wire_logic_cluster/lc_1/in_3

End 

Net : n22_adj_1618_cascade_
T_12_17_wire_logic_cluster/lc_0/ltout
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.n13060
T_14_11_wire_logic_cluster/lc_4/out
T_15_11_lc_trk_g0_4
T_15_11_wire_logic_cluster/lc_3/in_1

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_14_10_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_14_10_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_14_10_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_14_10_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_14_10_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_14_10_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_14_10_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_14_10_sp4_v_t_43
T_13_13_lc_trk_g3_3
T_13_13_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_2/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_14_14_sp4_v_t_43
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_2/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_15_11_sp4_v_t_39
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_4/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_44
T_12_11_sp4_h_l_2
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_0/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_7/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_7/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_7/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_7/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_7/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_7/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_7/cen

T_14_11_wire_logic_cluster/lc_4/out
T_14_10_sp4_v_t_40
T_15_10_sp4_h_l_10
T_14_10_sp4_v_t_47
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_7/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_41
T_16_14_sp4_h_l_10
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_41
T_16_14_sp4_h_l_10
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_41
T_16_14_sp4_h_l_10
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/cen

T_14_11_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_41
T_16_14_sp4_h_l_10
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_2/cen

End 

Net : ADC_VDC.n14900
T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_14_15_sp4_v_t_37
T_14_11_sp4_v_t_45
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_11_11_sp4_h_l_9
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_15_11_sp4_h_l_11
T_14_7_sp4_v_t_41
T_14_11_sp4_v_t_41
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_6
T_15_11_sp4_v_t_37
T_12_15_sp4_h_l_5
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_6
T_15_11_sp4_v_t_37
T_12_15_sp4_h_l_5
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_6
T_15_11_sp4_v_t_37
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_6
T_15_11_sp4_v_t_37
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_6
T_15_11_sp4_v_t_37
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_11_sp4_h_l_6
T_15_11_sp4_v_t_37
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_5/s_r

T_15_11_wire_logic_cluster/lc_3/out
T_16_8_sp4_v_t_47
T_16_12_sp4_v_t_36
T_13_12_sp4_h_l_1
T_13_12_lc_trk_g0_4
T_13_12_wire_logic_cluster/lc_5/s_r

End 

Net : n14722
T_19_16_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_36
T_20_15_sp4_h_l_1
T_24_15_sp4_h_l_4
T_23_15_lc_trk_g0_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_36
T_20_15_sp4_h_l_1
T_24_15_sp4_h_l_4
T_23_15_lc_trk_g0_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_36
T_20_15_sp4_h_l_1
T_24_15_sp4_h_l_4
T_23_15_lc_trk_g0_4
T_23_15_wire_logic_cluster/lc_5/s_r

End 

Net : n19_adj_1617
T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n19381
T_13_13_wire_logic_cluster/lc_1/cout
T_13_13_wire_logic_cluster/lc_2/in_3

Net : n23_adj_1513
T_14_23_wire_logic_cluster/lc_7/out
T_14_21_sp4_v_t_43
T_14_17_sp4_v_t_43
T_14_18_lc_trk_g2_3
T_14_18_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vac_3
T_10_19_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_46
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_1/in_1

T_10_19_wire_logic_cluster/lc_3/out
T_10_15_sp4_v_t_43
T_10_11_sp4_v_t_39
T_7_11_sp4_h_l_8
T_8_11_lc_trk_g3_0
T_8_11_wire_bram/ram/WDATA_9

T_10_19_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.n6_adj_1404
T_17_13_wire_logic_cluster/lc_5/out
T_16_12_lc_trk_g3_5
T_16_12_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.n16858
T_17_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_6/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_36
T_18_15_sp4_h_l_1
T_22_15_sp4_h_l_9
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.bit_cnt_2
T_17_15_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_43
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n15
T_16_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g0_3
T_16_12_wire_logic_cluster/lc_0/in_3

T_16_12_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g0_3
T_16_13_wire_logic_cluster/lc_6/in_3

T_16_12_wire_logic_cluster/lc_3/out
T_16_11_lc_trk_g0_3
T_16_11_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.n20710
T_16_12_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_5/in_3

End 

Net : ADC_VDC.genclk.t0off_3
T_15_9_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g3_3
T_16_10_wire_logic_cluster/lc_3/in_3

T_15_9_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadcbuf_16
T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g3_0
T_13_13_wire_logic_cluster/lc_0/in_1

T_13_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g1_0
T_14_13_input_2_7
T_14_13_wire_logic_cluster/lc_7/in_2

End 

Net : DTRIG_N_910
T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_3/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_7/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g3_1
T_12_25_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_input_2_4
T_11_24_wire_logic_cluster/lc_4/in_2

T_11_24_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g3_1
T_12_25_input_2_6
T_12_25_wire_logic_cluster/lc_6/in_2

T_11_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g1_1
T_12_24_wire_logic_cluster/lc_7/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_5/in_3

T_11_24_wire_logic_cluster/lc_1/out
T_12_22_sp4_v_t_46
T_13_22_sp4_h_l_4
T_15_22_lc_trk_g3_1
T_15_22_wire_logic_cluster/lc_4/in_0

T_11_24_wire_logic_cluster/lc_1/out
T_11_21_sp4_v_t_42
T_12_25_sp4_h_l_1
T_13_25_lc_trk_g3_1
T_13_25_wire_logic_cluster/lc_7/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_input_2_2
T_11_24_wire_logic_cluster/lc_2/in_2

T_11_24_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g3_1
T_12_25_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vac_12
T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_5/in_1

T_12_19_wire_logic_cluster/lc_2/out
T_12_18_sp4_v_t_36
T_9_22_sp4_h_l_1
T_8_22_lc_trk_g0_1
T_8_22_wire_bram/ram/WDATA_1

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g2_2
T_12_19_wire_logic_cluster/lc_2/in_0

End 

Net : buf_adcdata_vac_8
T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_10_22_sp4_v_t_36
T_7_26_sp4_h_l_1
T_8_26_lc_trk_g2_1
T_8_26_wire_bram/ram/WDATA_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_1/in_1

End 

Net : data_idxvec_14
T_16_19_wire_logic_cluster/lc_6/out
T_16_19_sp4_h_l_1
T_15_15_sp4_v_t_36
T_12_15_sp4_h_l_1
T_11_15_lc_trk_g0_1
T_11_15_input_2_3
T_11_15_wire_logic_cluster/lc_3/in_2

T_16_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g2_6
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

End 

Net : n20641_cascade_
T_21_14_wire_logic_cluster/lc_4/ltout
T_21_14_wire_logic_cluster/lc_5/in_2

End 

Net : n12_adj_1603
T_21_14_wire_logic_cluster/lc_5/out
T_21_14_lc_trk_g2_5
T_21_14_wire_logic_cluster/lc_2/in_1

End 

Net : adc_state_2
T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g0_4
T_14_11_input_2_4
T_14_11_wire_logic_cluster/lc_4/in_2

T_16_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g0_6
T_17_11_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_18_11_sp4_v_t_44
T_18_12_lc_trk_g3_4
T_18_12_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g0_6
T_17_11_wire_logic_cluster/lc_5/in_3

T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g1_6
T_16_11_input_2_7
T_16_11_wire_logic_cluster/lc_7/in_2

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g0_4
T_14_11_input_2_6
T_14_11_wire_logic_cluster/lc_6/in_2

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_0/in_3

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_lc_trk_g0_4
T_14_11_wire_logic_cluster/lc_1/in_3

T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g1_6
T_16_11_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_4/in_3

T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g1_6
T_16_11_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_14_10_lc_trk_g3_3
T_14_10_input_2_2
T_14_10_wire_logic_cluster/lc_2/in_2

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_16_13_lc_trk_g0_4
T_16_13_input_2_0
T_16_13_wire_logic_cluster/lc_0/in_2

T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g1_6
T_16_11_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_14_10_lc_trk_g2_3
T_14_10_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_14_sp4_h_l_9
T_14_14_lc_trk_g2_1
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_6/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_14_10_lc_trk_g2_3
T_14_10_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_7/in_3

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_sp4_v_t_44
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_5/in_3

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_11_11_sp4_h_l_10
T_12_11_lc_trk_g2_2
T_12_11_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g1_6
T_16_11_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_sp4_h_l_4
T_14_11_sp4_v_t_47
T_14_12_lc_trk_g3_7
T_14_12_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_14_sp4_h_l_9
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_6/out
T_15_11_lc_trk_g3_6
T_15_11_input_2_1
T_15_11_wire_logic_cluster/lc_1/in_2

T_16_11_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g1_6
T_15_12_input_2_1
T_15_12_wire_logic_cluster/lc_1/in_2

End 

Net : n22009_cascade_
T_17_21_wire_logic_cluster/lc_5/ltout
T_17_21_wire_logic_cluster/lc_6/in_2

End 

Net : n20502_cascade_
T_24_17_wire_logic_cluster/lc_0/ltout
T_24_17_wire_logic_cluster/lc_1/in_2

End 

Net : n12_adj_1583
T_24_17_wire_logic_cluster/lc_2/out
T_24_17_lc_trk_g3_2
T_24_17_wire_logic_cluster/lc_0/in_3

End 

Net : n19_adj_1501
T_13_21_wire_logic_cluster/lc_7/out
T_12_21_sp4_h_l_6
T_16_21_sp4_h_l_2
T_17_21_lc_trk_g3_2
T_17_21_wire_logic_cluster/lc_5/in_0

End 

Net : n22012
T_17_21_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_3/in_1

End 

Net : n10
T_24_17_wire_logic_cluster/lc_1/out
T_24_17_sp4_h_l_7
T_26_17_lc_trk_g3_2
T_26_17_wire_logic_cluster/lc_6/in_1

End 

Net : dds0_mclkcnt_1
T_26_17_wire_logic_cluster/lc_1/out
T_26_17_sp4_h_l_7
T_22_17_sp4_h_l_10
T_24_17_lc_trk_g3_7
T_24_17_input_2_2
T_24_17_wire_logic_cluster/lc_2/in_2

T_26_17_wire_logic_cluster/lc_1/out
T_26_17_sp4_h_l_7
T_26_17_lc_trk_g0_2
T_26_17_wire_logic_cluster/lc_1/in_1

End 

Net : n19446
T_26_17_wire_logic_cluster/lc_6/cout
T_26_17_wire_logic_cluster/lc_7/in_3

End 

Net : n17415
T_24_18_wire_logic_cluster/lc_2/out
T_24_14_sp4_v_t_41
T_23_16_lc_trk_g1_4
T_23_16_wire_logic_cluster/lc_6/in_1

End 

Net : n22132
T_19_17_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_45
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_5/in_1

End 

Net : n22129
T_19_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_4/in_3

End 

Net : data_idxvec_8
T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_18_17_sp4_h_l_9
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_7/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_44
T_16_19_lc_trk_g0_2
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

End 

Net : comm_buf_6_0
T_15_18_wire_logic_cluster/lc_2/out
T_13_18_sp4_h_l_1
T_16_14_sp4_v_t_42
T_17_18_sp4_h_l_7
T_20_14_sp4_v_t_36
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_7/in_1

T_15_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g0_2
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.bit_cnt_3
T_17_12_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_17_9_sp4_v_t_46
T_16_13_lc_trk_g2_3
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

T_17_12_wire_logic_cluster/lc_3/out
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_15_12_sp4_h_l_3
T_14_8_sp4_v_t_45
T_14_10_lc_trk_g3_0
T_14_10_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.n20487
T_11_13_wire_logic_cluster/lc_6/out
T_10_13_sp12_h_l_0
T_9_13_lc_trk_g1_0
T_9_13_wire_logic_cluster/lc_2/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_10_13_sp12_h_l_0
T_9_13_sp12_v_t_23
T_9_16_lc_trk_g3_3
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

End 

Net : acadc_skipcnt_3
T_17_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_9
T_16_19_sp4_v_t_44
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_2/in_1

T_17_23_wire_logic_cluster/lc_2/out
T_17_23_sp4_h_l_9
T_17_23_lc_trk_g1_4
T_17_23_wire_logic_cluster/lc_2/in_1

End 

Net : buf_dds1_4
T_15_21_wire_logic_cluster/lc_0/out
T_15_18_sp4_v_t_40
T_16_18_sp4_h_l_10
T_19_18_sp4_v_t_47
T_18_20_lc_trk_g0_1
T_18_20_wire_logic_cluster/lc_5/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g3_0
T_15_21_wire_logic_cluster/lc_0/in_3

End 

Net : n20805
T_13_23_wire_logic_cluster/lc_3/out
T_13_20_sp4_v_t_46
T_13_16_sp4_v_t_39
T_12_18_lc_trk_g1_2
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

End 

Net : n22201_cascade_
T_13_23_wire_logic_cluster/lc_2/ltout
T_13_23_wire_logic_cluster/lc_3/in_2

End 

Net : n20824
T_18_20_wire_logic_cluster/lc_7/out
T_18_17_sp4_v_t_38
T_18_18_lc_trk_g2_6
T_18_18_input_2_2
T_18_18_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n12793
T_16_11_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_39
T_15_11_lc_trk_g0_2
T_15_11_wire_logic_cluster/lc_2/cen

End 

Net : RTD.n19_cascade_
T_9_15_wire_logic_cluster/lc_4/ltout
T_9_15_wire_logic_cluster/lc_5/in_2

End 

Net : n13151
T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_1/cen

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_1/cen

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_1/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_3/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_5/in_0

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_0/in_3

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_2/in_3

T_9_15_wire_logic_cluster/lc_5/out
T_8_15_sp4_h_l_2
T_7_15_lc_trk_g1_2
T_7_15_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.n11_cascade_
T_9_15_wire_logic_cluster/lc_3/ltout
T_9_15_wire_logic_cluster/lc_4/in_2

End 

Net : buf_cfgRTD_4
T_20_20_wire_logic_cluster/lc_4/out
T_13_20_sp12_h_l_0
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_2/in_0

T_20_20_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g1_4
T_20_20_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_4/out
T_13_20_sp12_h_l_0
T_12_20_sp4_h_l_1
T_11_16_sp4_v_t_43
T_8_16_sp4_h_l_6
T_9_16_lc_trk_g3_6
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

T_20_20_wire_logic_cluster/lc_4/out
T_13_20_sp12_h_l_0
T_12_20_sp4_h_l_1
T_11_16_sp4_v_t_43
T_8_16_sp4_h_l_6
T_9_16_lc_trk_g3_6
T_9_16_input_2_1
T_9_16_wire_logic_cluster/lc_1/in_2

T_20_20_wire_logic_cluster/lc_4/out
T_13_20_sp12_h_l_0
T_12_20_sp4_h_l_1
T_11_16_sp4_v_t_43
T_11_12_sp4_v_t_43
T_10_14_lc_trk_g1_6
T_10_14_input_2_3
T_10_14_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n19_adj_1405
T_16_13_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_36
T_16_11_lc_trk_g3_4
T_16_11_wire_logic_cluster/lc_2/in_3

End 

Net : acadc_skipcnt_5
T_17_23_wire_logic_cluster/lc_4/out
T_18_21_sp4_v_t_36
T_15_21_sp4_h_l_7
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_2/in_0

T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g3_4
T_17_23_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n17
T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/cen

End 

Net : buf_data_iac_18
T_8_16_wire_bram/ram/RDATA_5
T_9_13_sp4_v_t_45
T_10_17_sp4_h_l_2
T_14_17_sp4_h_l_5
T_14_17_lc_trk_g0_0
T_14_17_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.bit_cnt_0
T_17_15_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_39
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_input_2_6
T_17_15_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_3/in_3

End 

Net : n14_adj_1525
T_13_16_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_41
T_14_18_sp4_h_l_10
T_18_18_sp4_h_l_6
T_20_18_lc_trk_g2_3
T_20_18_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_41
T_14_18_sp4_h_l_10
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_7/in_0

End 

Net : ADC_VDC.n19380
T_13_13_wire_logic_cluster/lc_0/cout
T_13_13_wire_logic_cluster/lc_1/in_3

Net : n12220_cascade_
T_22_14_wire_logic_cluster/lc_4/ltout
T_22_14_wire_logic_cluster/lc_5/in_2

End 

Net : RTD.n7285
T_9_14_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_6/in_0

T_9_14_wire_logic_cluster/lc_0/out
T_10_13_lc_trk_g2_0
T_10_13_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadcbuf_17
T_13_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_1/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_6/in_1

End 

Net : dds0_mclkcnt_3
T_26_17_wire_logic_cluster/lc_3/out
T_20_17_sp12_h_l_1
T_24_17_lc_trk_g0_2
T_24_17_wire_logic_cluster/lc_2/in_0

T_26_17_wire_logic_cluster/lc_3/out
T_26_17_lc_trk_g1_3
T_26_17_wire_logic_cluster/lc_3/in_1

End 

Net : adc_state_3
T_15_11_wire_logic_cluster/lc_1/out
T_16_9_sp4_v_t_46
T_16_12_lc_trk_g0_6
T_16_12_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_18_11_sp4_h_l_10
T_17_11_lc_trk_g1_2
T_17_11_input_2_5
T_17_11_wire_logic_cluster/lc_5/in_2

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_38
T_12_10_lc_trk_g2_6
T_12_10_wire_logic_cluster/lc_3/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_18_11_sp4_h_l_10
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_16_12_sp4_h_l_1
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_3/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_17_11_sp4_v_t_47
T_16_13_lc_trk_g0_1
T_16_13_wire_logic_cluster/lc_0/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_16_12_sp4_h_l_1
T_15_12_sp4_v_t_42
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_10_lc_trk_g3_1
T_14_10_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g1_1
T_16_11_input_2_2
T_16_11_wire_logic_cluster/lc_2/in_2

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_47
T_12_13_lc_trk_g0_1
T_12_13_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_47
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_47
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_47
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_47
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_16_12_sp4_h_l_1
T_15_12_sp4_v_t_42
T_12_12_sp4_h_l_1
T_14_12_lc_trk_g3_4
T_14_12_input_2_7
T_14_12_wire_logic_cluster/lc_7/in_2

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_14_10_lc_trk_g0_7
T_14_10_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_11_sp4_v_t_47
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_15_8_sp4_v_t_42
T_16_12_sp4_h_l_1
T_15_12_sp4_v_t_42
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_38
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_38
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_38
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_38
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_38
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_10
T_13_7_sp4_v_t_38
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g0_1
T_15_12_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_3/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_5/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_0/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g1_1
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : RTD.n16614
T_9_13_wire_logic_cluster/lc_1/out
T_5_13_sp12_h_l_1
T_6_13_lc_trk_g1_5
T_6_13_wire_logic_cluster/lc_5/in_1

End 

Net : buf_dds0_7
T_19_22_wire_logic_cluster/lc_5/out
T_20_20_sp4_v_t_38
T_17_24_sp4_h_l_3
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_5/out
T_20_20_sp4_v_t_38
T_17_24_sp4_h_l_3
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_0/in_0

T_19_22_wire_logic_cluster/lc_5/out
T_19_22_lc_trk_g1_5
T_19_22_wire_logic_cluster/lc_5/in_1

End 

Net : buf_data_iac_4
T_25_20_wire_bram/ram/RDATA_5
T_24_19_lc_trk_g2_2
T_24_19_wire_logic_cluster/lc_2/in_0

End 

Net : buf_adcdata_vac_20
T_9_19_wire_logic_cluster/lc_6/out
T_9_16_sp4_v_t_36
T_9_12_sp4_v_t_36
T_9_8_sp4_v_t_41
T_8_10_lc_trk_g1_4
T_8_10_wire_bram/ram/WDATA_1

T_9_19_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_37
T_11_20_sp4_h_l_6
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_5/in_1

T_9_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g2_6
T_9_19_input_2_6
T_9_19_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.avg_cnt_4
T_15_13_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g3_4
T_15_13_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.n20
T_15_12_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_42
T_15_7_sp4_v_t_38
T_14_9_lc_trk_g0_3
T_14_9_wire_logic_cluster/lc_0/in_1

End 

Net : n19468
T_21_17_wire_logic_cluster/lc_5/cout
T_21_17_wire_logic_cluster/lc_6/in_3

End 

Net : secclk_cnt_0
T_21_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g3_0
T_21_15_wire_logic_cluster/lc_0/in_1

T_21_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g3_0
T_20_15_wire_logic_cluster/lc_7/in_0

End 

Net : cmd_rdadctmp_18_adj_1454
T_12_12_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g2_2
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g2_2
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_9_7_0_
T_13_13_wire_logic_cluster/carry_in_mux/cout
T_13_13_wire_logic_cluster/lc_0/in_3

Net : buf_adcdata_iac_2
T_9_17_wire_logic_cluster/lc_7/out
T_7_17_sp12_h_l_1
T_11_17_lc_trk_g1_2
T_11_17_wire_logic_cluster/lc_3/in_0

T_9_17_wire_logic_cluster/lc_7/out
T_9_15_sp4_v_t_43
T_9_11_sp4_v_t_44
T_8_12_lc_trk_g3_4
T_8_12_wire_bram/ram/WDATA_5

T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_7/in_3

End 

Net : RTD.n14
T_9_13_wire_logic_cluster/lc_0/out
T_10_11_sp4_v_t_44
T_10_15_lc_trk_g0_1
T_10_15_wire_logic_cluster/lc_6/in_1

End 

Net : n16_adj_1488
T_18_20_wire_logic_cluster/lc_6/out
T_16_20_sp4_h_l_9
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_4/in_1

End 

Net : acadc_skipcnt_0
T_17_22_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g0_0
T_17_22_input_2_0
T_17_22_wire_logic_cluster/lc_0/in_2

T_17_22_wire_logic_cluster/lc_0/out
T_16_22_lc_trk_g3_0
T_16_22_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.avg_cnt_7
T_15_13_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g1_7
T_15_12_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g3_7
T_15_13_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadcbuf_18
T_13_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_5/in_3

End 

Net : n28
T_20_15_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g0_7
T_20_16_wire_logic_cluster/lc_1/in_0

End 

Net : n19553_cascade_
T_20_16_wire_logic_cluster/lc_1/ltout
T_20_16_wire_logic_cluster/lc_2/in_2

End 

Net : secclk_cnt_18
T_21_17_wire_logic_cluster/lc_2/out
T_21_13_sp4_v_t_41
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_7/in_1

T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g1_2
T_21_17_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vac_11
T_12_20_wire_logic_cluster/lc_0/out
T_9_20_sp12_h_l_0
T_8_20_sp12_v_t_23
T_8_23_lc_trk_g2_3
T_8_23_wire_bram/ram/WDATA_9

T_12_20_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g2_0
T_13_21_wire_logic_cluster/lc_7/in_1

T_12_20_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g1_0
T_12_20_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.avg_cnt_3
T_15_13_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_input_2_5
T_15_12_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_3/in_1

End 

Net : AMPV_POW
T_15_22_wire_logic_cluster/lc_2/out
T_15_21_sp4_v_t_36
T_14_23_lc_trk_g0_1
T_14_23_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g3_2
T_15_22_wire_logic_cluster/lc_2/in_3

T_15_22_wire_logic_cluster/lc_2/out
T_15_20_sp12_v_t_23
T_4_20_sp12_h_l_0
T_3_8_sp12_v_t_23
T_3_6_sp4_v_t_47
T_0_6_span4_horz_23
T_0_6_lc_trk_g0_7
T_0_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADC_VDC.n20702
T_15_12_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_45
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata_iac_8
T_12_23_wire_logic_cluster/lc_0/out
T_12_19_sp4_v_t_37
T_9_23_sp4_h_l_5
T_8_23_sp4_v_t_46
T_8_26_lc_trk_g1_6
T_8_26_wire_bram/ram/WDATA_5

T_12_23_wire_logic_cluster/lc_0/out
T_12_19_sp4_v_t_37
T_11_20_lc_trk_g2_5
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

T_12_23_wire_logic_cluster/lc_0/out
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.bit_cnt_6
T_17_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_1/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata_vac_10
T_12_19_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_38
T_9_22_sp4_h_l_3
T_8_22_sp4_v_t_38
T_8_24_lc_trk_g2_3
T_8_24_wire_bram/ram/WDATA_1

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_7/in_1

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_iac_16
T_13_23_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_43
T_10_21_sp4_h_l_6
T_9_17_sp4_v_t_46
T_8_18_lc_trk_g3_6
T_8_18_wire_bram/ram/WDATA_5

T_13_23_wire_logic_cluster/lc_7/out
T_14_24_lc_trk_g2_7
T_14_24_input_2_5
T_14_24_wire_logic_cluster/lc_5/in_2

T_13_23_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g2_7
T_13_23_input_2_7
T_13_23_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata_iac_15
T_13_22_wire_logic_cluster/lc_0/out
T_13_20_sp4_v_t_45
T_10_20_sp4_h_l_2
T_9_16_sp4_v_t_39
T_8_19_lc_trk_g2_7
T_8_19_wire_bram/ram/WDATA_13

T_13_22_wire_logic_cluster/lc_0/out
T_13_20_sp4_v_t_45
T_14_24_sp4_h_l_2
T_16_24_lc_trk_g3_7
T_16_24_wire_logic_cluster/lc_6/in_0

T_13_22_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_0/in_3

End 

Net : buf_adcdata_iac_17
T_13_23_wire_logic_cluster/lc_0/out
T_13_20_sp4_v_t_40
T_10_20_sp4_h_l_11
T_9_16_sp4_v_t_46
T_8_17_lc_trk_g3_6
T_8_17_wire_bram/ram/WDATA_13

T_13_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g0_0
T_13_23_input_2_2
T_13_23_wire_logic_cluster/lc_2/in_2

T_13_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g0_0
T_13_23_wire_logic_cluster/lc_0/in_0

End 

Net : RTD.adc_state_3
T_10_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_6/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_37
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_5/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_37
T_7_11_sp4_h_l_6
T_6_11_lc_trk_g0_6
T_6_11_input_2_4
T_6_11_wire_logic_cluster/lc_4/in_2

T_10_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_37
T_7_11_sp4_h_l_6
T_6_11_lc_trk_g0_6
T_6_11_wire_logic_cluster/lc_3/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_3/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_37
T_7_11_sp4_h_l_6
T_6_11_lc_trk_g0_6
T_6_11_input_2_2
T_6_11_wire_logic_cluster/lc_2/in_2

T_10_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_37
T_7_11_sp4_h_l_6
T_6_11_lc_trk_g0_6
T_6_11_wire_logic_cluster/lc_1/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_5
T_7_13_sp4_v_t_46
T_6_14_lc_trk_g3_6
T_6_14_wire_logic_cluster/lc_0/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_6/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_5
T_7_13_lc_trk_g1_5
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_7/in_3

T_10_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_37
T_9_15_lc_trk_g1_0
T_9_15_wire_logic_cluster/lc_5/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_11_12_sp4_v_t_41
T_10_15_lc_trk_g3_1
T_10_15_input_2_2
T_10_15_wire_logic_cluster/lc_2/in_2

T_10_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_37
T_7_11_sp4_h_l_6
T_6_11_lc_trk_g0_6
T_6_11_wire_logic_cluster/lc_7/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_2/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_5
T_7_13_sp4_v_t_46
T_7_15_lc_trk_g3_3
T_7_15_wire_logic_cluster/lc_7/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_37
T_7_11_sp4_h_l_6
T_6_11_lc_trk_g0_6
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

T_10_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_5
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_3/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_5
T_10_13_lc_trk_g3_0
T_10_13_wire_logic_cluster/lc_5/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_3/in_1

T_10_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_5
T_4_13_sp4_h_l_5
T_6_13_lc_trk_g3_0
T_6_13_input_2_5
T_6_13_wire_logic_cluster/lc_5/in_2

T_10_13_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_4/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_4/in_0

End 

Net : buf_adcdata_vac_5
T_18_20_wire_logic_cluster/lc_0/out
T_18_20_sp4_h_l_5
T_22_20_sp4_h_l_5
T_25_16_sp4_v_t_40
T_25_19_lc_trk_g1_0
T_25_19_wire_bram/ram/WDATA_9

T_18_20_wire_logic_cluster/lc_0/out
T_19_17_sp4_v_t_41
T_19_18_lc_trk_g3_1
T_19_18_wire_logic_cluster/lc_3/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g2_0
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.n11251_cascade_
T_16_12_wire_logic_cluster/lc_2/ltout
T_16_12_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata_vac_2
T_11_17_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_44
T_11_12_sp4_v_t_44
T_8_12_sp4_h_l_9
T_8_12_lc_trk_g1_4
T_8_12_wire_bram/ram/WDATA_1

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_6/in_3

End 

Net : n9_adj_1408_cascade_
T_19_21_wire_logic_cluster/lc_1/ltout
T_19_21_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n20490_cascade_
T_16_12_wire_logic_cluster/lc_1/ltout
T_16_12_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.t0on_14
T_19_10_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_2/in_0

T_19_10_wire_logic_cluster/lc_6/out
T_19_10_lc_trk_g1_6
T_19_10_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.n28_adj_1400
T_18_10_wire_logic_cluster/lc_2/out
T_18_10_sp4_h_l_9
T_18_10_lc_trk_g1_4
T_18_10_wire_logic_cluster/lc_1/in_0

End 

Net : ADC_VDC.genclk.n21166
T_18_10_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g0_1
T_17_11_wire_logic_cluster/lc_2/in_1

T_18_10_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g3_1
T_17_9_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.bit_cnt_7
T_17_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_1/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_16_12_lc_trk_g2_7
T_16_12_wire_logic_cluster/lc_4/in_1

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_7/in_1

End 

Net : n20865_cascade_
T_23_17_wire_logic_cluster/lc_2/ltout
T_23_17_wire_logic_cluster/lc_3/in_2

End 

Net : n5_cascade_
T_23_17_wire_logic_cluster/lc_0/ltout
T_23_17_wire_logic_cluster/lc_1/in_2

End 

Net : dds0_mclkcnt_5
T_26_17_wire_logic_cluster/lc_5/out
T_25_17_sp4_h_l_2
T_24_17_lc_trk_g1_2
T_24_17_wire_logic_cluster/lc_2/in_1

T_26_17_wire_logic_cluster/lc_5/out
T_26_17_lc_trk_g1_5
T_26_17_wire_logic_cluster/lc_5/in_1

End 

Net : n21658_cascade_
T_23_17_wire_logic_cluster/lc_1/ltout
T_23_17_wire_logic_cluster/lc_2/in_2

End 

Net : n16_adj_1500
T_13_21_wire_logic_cluster/lc_6/out
T_12_21_sp12_h_l_0
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_6/in_3

End 

Net : buf_dds1_3
T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_13_21_sp4_h_l_9
T_13_21_lc_trk_g1_4
T_13_21_wire_logic_cluster/lc_6/in_1

T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_13_21_sp4_h_l_9
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_3/in_0

T_16_22_wire_logic_cluster/lc_6/out
T_16_22_lc_trk_g3_6
T_16_22_wire_logic_cluster/lc_6/in_1

End 

Net : RTD.n19855
T_9_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_39
T_10_8_sp4_v_t_40
T_10_12_sp4_v_t_36
T_9_15_lc_trk_g2_4
T_9_15_wire_logic_cluster/lc_5/s_r

T_9_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_39
T_10_8_sp4_v_t_40
T_10_12_sp4_v_t_36
T_9_15_lc_trk_g2_4
T_9_15_wire_logic_cluster/lc_5/s_r

T_9_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_39
T_10_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

End 

Net : buf_data_vac_8
T_8_26_wire_bram/ram/RDATA_1
T_9_25_sp4_v_t_45
T_10_25_sp4_h_l_8
T_13_21_sp4_v_t_45
T_13_17_sp4_v_t_41
T_14_17_sp4_h_l_4
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_0/in_0

End 

Net : n19349
T_16_19_wire_logic_cluster/lc_6/cout
T_16_19_wire_logic_cluster/lc_7/in_3

End 

Net : comm_length_2
T_21_18_wire_logic_cluster/lc_6/out
T_21_18_lc_trk_g1_6
T_21_18_wire_logic_cluster/lc_5/in_0

T_21_18_wire_logic_cluster/lc_6/out
T_21_18_lc_trk_g1_6
T_21_18_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.avg_cnt_5
T_15_13_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g1_5
T_15_12_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.t0on_9
T_19_10_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_2/in_1

T_19_10_wire_logic_cluster/lc_1/out
T_19_10_lc_trk_g2_1
T_19_10_input_2_1
T_19_10_wire_logic_cluster/lc_1/in_2

End 

Net : n19467
T_21_17_wire_logic_cluster/lc_4/cout
T_21_17_wire_logic_cluster/lc_5/in_3

Net : secclk_cnt_3
T_21_15_wire_logic_cluster/lc_3/out
T_21_15_sp4_h_l_11
T_20_15_lc_trk_g0_3
T_20_15_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_3/in_1

End 

Net : n27
T_20_15_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_1/in_1

End 

Net : secclk_cnt_1
T_21_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_1/in_1

T_21_15_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g2_1
T_20_15_input_2_3
T_20_15_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.avg_cnt_11
T_15_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g2_3
T_14_14_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n21
T_14_14_wire_logic_cluster/lc_5/out
T_14_7_sp12_v_t_22
T_14_9_lc_trk_g2_5
T_14_9_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_19_adj_1453
T_12_12_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g3_4
T_13_13_input_2_3
T_13_13_wire_logic_cluster/lc_3/in_2

T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_4/in_1

T_12_12_wire_logic_cluster/lc_4/out
T_13_12_sp4_h_l_8
T_14_12_lc_trk_g2_0
T_14_12_wire_logic_cluster/lc_7/in_1

End 

Net : buf_dds1_15
T_14_20_wire_logic_cluster/lc_2/out
T_14_19_sp4_v_t_36
T_14_22_lc_trk_g0_4
T_14_22_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_5/in_3

T_14_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.avg_cnt_9
T_15_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g3_1
T_15_14_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0on_15
T_19_10_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g3_7
T_18_10_input_2_2
T_18_10_wire_logic_cluster/lc_2/in_2

T_19_10_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g2_7
T_19_10_wire_logic_cluster/lc_7/in_0

End 

Net : cmd_rdadcbuf_19
T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_3/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_4/in_3

End 

Net : CLK_DDS.n12722
T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_1/cen

T_15_12_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_sp4_v_t_38
T_14_19_lc_trk_g1_3
T_14_19_wire_logic_cluster/lc_1/cen

End 

Net : trig_dds1
T_14_20_wire_logic_cluster/lc_4/out
T_14_12_sp12_v_t_23
T_15_12_sp12_h_l_0
T_15_12_lc_trk_g1_3
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_12_12_sp4_v_t_45
T_9_12_sp4_h_l_8
T_10_12_lc_trk_g2_0
T_10_12_input_2_0
T_10_12_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_13_20_sp4_h_l_0
T_12_16_sp4_v_t_37
T_12_12_sp4_v_t_45
T_12_8_sp4_v_t_45
T_12_11_lc_trk_g0_5
T_12_11_input_2_5
T_12_11_wire_logic_cluster/lc_5/in_2

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

End 

Net : n14514
T_20_15_wire_logic_cluster/lc_5/out
T_21_11_sp4_v_t_46
T_21_13_lc_trk_g2_3
T_21_13_input_2_1
T_21_13_wire_logic_cluster/lc_1/in_2

T_20_15_wire_logic_cluster/lc_5/out
T_20_14_sp4_v_t_42
T_21_14_sp4_h_l_7
T_22_14_lc_trk_g2_7
T_22_14_wire_logic_cluster/lc_0/in_1

T_20_15_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_38
T_22_17_sp4_h_l_9
T_23_17_lc_trk_g2_1
T_23_17_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data_vac_10
T_8_24_wire_bram/ram/RDATA_1
T_8_23_sp4_v_t_44
T_9_23_sp4_h_l_9
T_13_23_sp4_h_l_5
T_16_19_sp4_v_t_40
T_16_15_sp4_v_t_36
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_6/in_1

End 

Net : dds0_mclkcnt_4
T_26_17_wire_logic_cluster/lc_4/out
T_25_17_sp4_h_l_0
T_24_17_lc_trk_g1_0
T_24_17_wire_logic_cluster/lc_2/in_3

T_26_17_wire_logic_cluster/lc_4/out
T_26_17_lc_trk_g3_4
T_26_17_wire_logic_cluster/lc_4/in_1

End 

Net : IAC_OSR1
T_14_24_wire_logic_cluster/lc_2/out
T_14_20_sp4_v_t_41
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_2/in_0

T_14_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g3_2
T_14_24_wire_logic_cluster/lc_2/in_3

T_14_24_wire_logic_cluster/lc_2/out
T_15_23_sp4_v_t_37
T_15_27_sp4_v_t_45
T_16_31_sp4_h_l_8
T_19_31_sp4_v_t_36
T_19_33_lc_trk_g0_1
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : buf_cfgRTD_1
T_11_15_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_7/in_0

T_11_15_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_5/in_3

T_11_15_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g2_5
T_10_14_wire_logic_cluster/lc_0/in_3

T_11_15_wire_logic_cluster/lc_5/out
T_10_15_sp4_h_l_2
T_9_15_sp4_v_t_39
T_9_16_lc_trk_g3_7
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

T_11_15_wire_logic_cluster/lc_5/out
T_10_15_sp4_h_l_2
T_9_15_sp4_v_t_39
T_9_16_lc_trk_g2_7
T_9_16_wire_logic_cluster/lc_5/in_0

End 

Net : n21994
T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_20_16_sp4_h_l_0
T_23_16_sp4_v_t_37
T_22_17_lc_trk_g2_5
T_22_17_wire_logic_cluster/lc_4/in_3

End 

Net : ADC_VDC.genclk.t0on_11
T_19_10_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_2/in_3

T_19_10_wire_logic_cluster/lc_3/out
T_19_10_lc_trk_g0_3
T_19_10_input_2_3
T_19_10_wire_logic_cluster/lc_3/in_2

End 

Net : n22006
T_13_19_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_4/in_1

End 

Net : n22003_cascade_
T_13_19_wire_logic_cluster/lc_0/ltout
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : acadc_skipcnt_8
T_17_23_wire_logic_cluster/lc_7/out
T_17_21_sp4_v_t_43
T_14_21_sp4_h_l_6
T_16_21_lc_trk_g2_3
T_16_21_wire_logic_cluster/lc_3/in_0

T_17_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.n18394
T_14_9_wire_logic_cluster/lc_0/out
T_14_5_sp12_v_t_23
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_2/in_3

End 

Net : n20690_cascade_
T_15_24_wire_logic_cluster/lc_0/ltout
T_15_24_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.n21106_cascade_
T_14_14_wire_logic_cluster/lc_2/ltout
T_14_14_wire_logic_cluster/lc_3/in_2

End 

Net : secclk_cnt_5
T_21_15_wire_logic_cluster/lc_5/out
T_20_15_sp4_h_l_2
T_20_15_lc_trk_g1_7
T_20_15_wire_logic_cluster/lc_3/in_3

T_21_15_wire_logic_cluster/lc_5/out
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.avg_cnt_0
T_15_13_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g3_0
T_15_13_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.avg_cnt_2
T_15_13_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_wire_logic_cluster/lc_2/in_1

End 

Net : n25_adj_1616
T_20_15_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g1_3
T_20_16_wire_logic_cluster/lc_1/in_3

End 

Net : n19348
T_16_19_wire_logic_cluster/lc_5/cout
T_16_19_wire_logic_cluster/lc_6/in_3

Net : buf_dds0_4
T_20_23_wire_logic_cluster/lc_0/out
T_21_20_sp4_v_t_41
T_18_20_sp4_h_l_4
T_18_20_lc_trk_g1_1
T_18_20_wire_logic_cluster/lc_5/in_1

T_20_23_wire_logic_cluster/lc_0/out
T_20_21_sp4_v_t_45
T_17_25_sp4_h_l_8
T_18_25_lc_trk_g2_0
T_18_25_wire_logic_cluster/lc_5/in_3

T_20_23_wire_logic_cluster/lc_0/out
T_20_23_lc_trk_g1_0
T_20_23_wire_logic_cluster/lc_0/in_1

End 

Net : comm_length_0
T_21_19_wire_logic_cluster/lc_6/out
T_21_18_lc_trk_g0_6
T_21_18_wire_logic_cluster/lc_5/in_3

End 

Net : n19466
T_21_17_wire_logic_cluster/lc_3/cout
T_21_17_wire_logic_cluster/lc_4/in_3

Net : secclk_cnt_2
T_21_15_wire_logic_cluster/lc_2/out
T_21_15_lc_trk_g1_2
T_21_15_wire_logic_cluster/lc_2/in_1

T_21_15_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g0_2
T_20_16_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.avg_cnt_1
T_15_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_input_2_5
T_14_14_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g3_1
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata_iac_1
T_10_18_wire_logic_cluster/lc_7/out
T_10_13_sp12_v_t_22
T_0_13_span12_horz_5
T_8_13_lc_trk_g0_5
T_8_13_wire_bram/ram/WDATA_13

T_10_18_wire_logic_cluster/lc_7/out
T_9_18_sp4_h_l_6
T_12_14_sp4_v_t_37
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_0/in_1

T_10_18_wire_logic_cluster/lc_7/out
T_10_18_lc_trk_g2_7
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

End 

Net : n21991_cascade_
T_17_16_wire_logic_cluster/lc_3/ltout
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : data_idxvec_9
T_16_19_wire_logic_cluster/lc_1/out
T_15_19_sp4_h_l_10
T_14_15_sp4_v_t_47
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_1/in_1

End 

Net : acadc_skipcnt_6
T_17_23_wire_logic_cluster/lc_5/out
T_16_22_lc_trk_g2_5
T_16_22_input_2_3
T_16_22_wire_logic_cluster/lc_3/in_2

T_17_23_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.avg_cnt_10
T_15_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g3_2
T_14_14_wire_logic_cluster/lc_6/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_2/in_1

End 

Net : n11411
T_20_14_wire_logic_cluster/lc_4/out
T_20_10_sp4_v_t_45
T_21_14_sp4_h_l_2
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_1/cen

End 

Net : dds_state_0_adj_1447
T_10_11_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_41
T_12_12_sp4_h_l_4
T_16_12_sp4_h_l_0
T_15_12_lc_trk_g1_0
T_15_12_wire_logic_cluster/lc_6/in_3

T_10_11_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g0_0
T_10_12_wire_logic_cluster/lc_0/in_0

T_10_11_wire_logic_cluster/lc_0/out
T_10_11_sp4_h_l_5
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_5/in_3

T_10_11_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g0_0
T_10_12_wire_logic_cluster/lc_6/in_0

T_10_11_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g0_0
T_10_12_wire_logic_cluster/lc_5/in_1

T_10_11_wire_logic_cluster/lc_0/out
T_10_11_sp4_h_l_5
T_10_11_lc_trk_g0_0
T_10_11_wire_logic_cluster/lc_0/in_0

T_10_11_wire_logic_cluster/lc_0/out
T_11_9_sp4_v_t_44
T_11_13_lc_trk_g0_1
T_11_13_wire_logic_cluster/lc_4/in_1

T_10_11_wire_logic_cluster/lc_0/out
T_10_11_sp4_h_l_5
T_11_11_lc_trk_g3_5
T_11_11_wire_logic_cluster/lc_3/in_3

T_10_11_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g0_0
T_10_12_wire_logic_cluster/lc_1/in_1

T_10_11_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadcbuf_20
T_13_13_wire_logic_cluster/lc_4/out
T_13_13_lc_trk_g1_4
T_13_13_wire_logic_cluster/lc_4/in_1

T_13_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_3/in_3

End 

Net : data_idxvec_7
T_16_18_wire_logic_cluster/lc_7/out
T_15_18_sp4_h_l_6
T_18_18_sp4_v_t_46
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_2/in_1

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_7/in_1

End 

Net : buf_data_vac_9
T_8_25_wire_bram/ram/RDATA_9
T_8_25_sp4_h_l_1
T_12_25_sp4_h_l_9
T_15_21_sp4_v_t_38
T_15_17_sp4_v_t_43
T_16_17_sp4_h_l_6
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_7/in_3

End 

Net : buf_dds0_12
T_15_21_wire_logic_cluster/lc_2/out
T_15_19_sp12_v_t_23
T_4_19_sp12_h_l_0
T_13_19_lc_trk_g0_4
T_13_19_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_2/out
T_15_19_sp12_v_t_23
T_15_21_sp4_v_t_43
T_16_25_sp4_h_l_6
T_17_25_lc_trk_g2_6
T_17_25_wire_logic_cluster/lc_1/in_3

T_15_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_wire_logic_cluster/lc_2/in_0

End 

Net : n14_adj_1527
T_17_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_3
T_13_16_sp4_h_l_6
T_16_16_sp4_v_t_43
T_16_18_lc_trk_g2_6
T_16_18_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_7/out
T_17_16_sp4_h_l_3
T_16_16_sp4_v_t_44
T_17_20_sp4_h_l_9
T_19_20_lc_trk_g3_4
T_19_20_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.avg_cnt_6
T_15_13_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g1_6
T_15_13_wire_logic_cluster/lc_6/in_1

End 

Net : buf_dds1_9
T_14_20_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_44
T_11_23_sp4_h_l_2
T_13_23_lc_trk_g3_7
T_13_23_wire_logic_cluster/lc_3/in_3

T_14_20_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g0_6
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

T_14_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_6/in_3

End 

Net : secclk_cnt_6
T_21_15_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g2_6
T_20_15_wire_logic_cluster/lc_0/in_0

T_21_15_wire_logic_cluster/lc_6/out
T_21_15_lc_trk_g1_6
T_21_15_wire_logic_cluster/lc_6/in_1

End 

Net : n19_adj_1505
T_12_19_wire_logic_cluster/lc_7/out
T_10_19_sp12_h_l_1
T_17_19_lc_trk_g1_1
T_17_19_wire_logic_cluster/lc_6/in_0

End 

Net : buf_data_vac_3
T_8_11_wire_bram/ram/RDATA_9
T_9_9_sp4_v_t_40
T_10_13_sp4_h_l_11
T_14_13_sp4_h_l_7
T_17_13_sp4_v_t_37
T_18_17_sp4_h_l_6
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_5/in_3

End 

Net : n20846
T_17_19_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_3/in_3

End 

Net : RTD.n21091
T_9_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g1_4
T_10_13_wire_logic_cluster/lc_4/in_1

End 

Net : n19347
T_16_19_wire_logic_cluster/lc_4/cout
T_16_19_wire_logic_cluster/lc_5/in_3

Net : n14_adj_1528
T_17_16_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_46
T_15_18_sp4_h_l_11
T_19_18_sp4_h_l_7
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_1/out
T_18_14_sp4_v_t_46
T_15_18_sp4_h_l_11
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.bit_cnt_3
T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_10_11_sp4_v_t_46
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_5/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_10_11_sp4_v_t_46
T_9_14_lc_trk_g3_6
T_9_14_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_10_11_sp4_v_t_46
T_10_12_lc_trk_g2_6
T_10_12_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_11
T_10_11_sp4_v_t_46
T_9_12_lc_trk_g3_6
T_9_12_input_2_3
T_9_12_wire_logic_cluster/lc_3/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g0_3
T_7_11_input_2_3
T_7_11_wire_logic_cluster/lc_3/in_2

End 

Net : RTD.n19482
T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_4/in_3

End 

Net : n19465
T_21_17_wire_logic_cluster/lc_2/cout
T_21_17_wire_logic_cluster/lc_3/in_3

Net : n22093
T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_1/in_0

End 

Net : ADC_VDC.n20345
T_12_10_wire_logic_cluster/lc_3/out
T_12_10_sp4_h_l_11
T_16_10_sp4_h_l_2
T_12_10_sp4_h_l_5
T_13_10_lc_trk_g3_5
T_13_10_wire_logic_cluster/lc_5/s_r

End 

Net : cmd_rdadctmp_21_adj_1451
T_12_12_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g3_6
T_13_13_input_2_5
T_13_13_wire_logic_cluster/lc_5/in_2

T_12_12_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g1_6
T_12_13_wire_logic_cluster/lc_2/in_3

T_12_12_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_6/in_1

End 

Net : n21051
T_17_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_5/in_1

End 

Net : n21934
T_12_16_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_43
T_14_17_sp4_h_l_6
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_5/in_0

End 

Net : n21931_cascade_
T_12_16_wire_logic_cluster/lc_0/ltout
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : secclk_cnt_14
T_21_16_wire_logic_cluster/lc_6/out
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_0/in_1

T_21_16_wire_logic_cluster/lc_6/out
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n4
T_16_11_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_36
T_14_11_sp4_h_l_1
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_5/s_r

End 

Net : n14_adj_1558
T_17_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_41
T_17_18_sp4_v_t_37
T_14_22_sp4_h_l_5
T_16_22_lc_trk_g2_0
T_16_22_input_2_6
T_16_22_wire_logic_cluster/lc_6/in_2

T_17_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_4
T_19_16_sp4_v_t_44
T_19_20_lc_trk_g0_1
T_19_20_wire_logic_cluster/lc_6/in_1

T_17_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_41
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_3/in_0

End 

Net : IAC_FLT0
T_14_24_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g1_4
T_14_23_wire_logic_cluster/lc_3/in_0

T_14_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g1_4
T_14_24_wire_logic_cluster/lc_4/in_3

T_14_24_wire_logic_cluster/lc_4/out
T_14_23_sp4_v_t_40
T_14_27_sp4_v_t_36
T_14_31_sp4_v_t_36
T_10_33_span4_horz_r_0
T_11_33_lc_trk_g1_4
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : secclk_cnt_11
T_21_16_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g2_3
T_20_15_input_2_7
T_20_15_wire_logic_cluster/lc_7/in_2

T_21_16_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadcbuf_21
T_13_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_5/in_1

T_13_13_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vac_14
T_10_19_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_2/in_3

T_10_19_wire_logic_cluster/lc_4/out
T_9_19_sp4_h_l_0
T_8_19_sp4_v_t_43
T_8_20_lc_trk_g2_3
T_8_20_wire_bram/ram/WDATA_1

T_10_19_wire_logic_cluster/lc_4/out
T_10_19_lc_trk_g1_4
T_10_19_wire_logic_cluster/lc_4/in_3

End 

Net : secclk_cnt_10
T_21_16_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g2_2
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

T_21_16_wire_logic_cluster/lc_2/out
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_2/in_1

End 

Net : n14_adj_1550
T_19_19_wire_logic_cluster/lc_4/out
T_17_19_sp4_h_l_5
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_3/in_0

End 

Net : comm_buf_0_3
T_13_17_wire_logic_cluster/lc_3/out
T_13_8_sp12_v_t_22
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_9
T_18_19_sp4_h_l_5
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_4/in_0

T_13_17_wire_logic_cluster/lc_3/out
T_13_8_sp12_v_t_22
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_9
T_18_19_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_23_sp4_v_t_43
T_20_24_lc_trk_g3_3
T_20_24_wire_logic_cluster/lc_6/in_0

T_13_17_wire_logic_cluster/lc_3/out
T_13_8_sp12_v_t_22
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_9
T_18_19_sp4_h_l_5
T_21_19_sp4_v_t_47
T_21_23_sp4_v_t_43
T_20_25_lc_trk_g1_6
T_20_25_input_2_5
T_20_25_wire_logic_cluster/lc_5/in_2

T_13_17_wire_logic_cluster/lc_3/out
T_13_8_sp12_v_t_22
T_13_15_sp4_v_t_38
T_14_19_sp4_h_l_9
T_18_19_sp4_h_l_5
T_20_19_lc_trk_g2_0
T_20_19_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_11
T_17_17_sp4_h_l_11
T_17_17_lc_trk_g0_6
T_17_17_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_38
T_10_20_sp4_h_l_3
T_14_20_sp4_h_l_11
T_17_20_sp4_v_t_41
T_14_24_sp4_h_l_4
T_14_24_lc_trk_g1_1
T_14_24_wire_logic_cluster/lc_1/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_11
T_17_17_sp4_h_l_11
T_16_17_sp4_v_t_40
T_17_21_sp4_h_l_11
T_19_21_lc_trk_g3_6
T_19_21_input_2_7
T_19_21_wire_logic_cluster/lc_7/in_2

T_13_17_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_38
T_10_20_sp4_h_l_3
T_14_20_sp4_h_l_11
T_14_20_lc_trk_g1_6
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

T_13_17_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g2_3
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : n8
T_12_21_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g2_7
T_13_22_input_2_1
T_13_22_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_iac_3
T_9_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g0_5
T_10_17_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_47
T_9_9_sp4_v_t_47
T_8_11_lc_trk_g0_1
T_8_11_wire_bram/ram/WDATA_13

T_9_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g1_5
T_9_17_wire_logic_cluster/lc_5/in_3

End 

Net : n20936
T_13_19_wire_logic_cluster/lc_7/out
T_14_18_lc_trk_g2_7
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

End 

Net : data_idxvec_13
T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_7/in_0

T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_5/in_1

End 

Net : buf_adcdata_iac_10
T_10_23_wire_logic_cluster/lc_5/out
T_11_21_sp4_v_t_38
T_12_21_sp4_h_l_3
T_13_21_lc_trk_g2_3
T_13_21_wire_logic_cluster/lc_3/in_0

T_10_23_wire_logic_cluster/lc_5/out
T_9_23_sp4_h_l_2
T_8_23_sp4_v_t_39
T_8_24_lc_trk_g2_7
T_8_24_wire_bram/ram/WDATA_5

T_10_23_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g1_5
T_10_23_wire_logic_cluster/lc_5/in_3

End 

Net : dds_state_1_adj_1446
T_10_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_7
T_14_12_sp4_h_l_7
T_15_12_lc_trk_g3_7
T_15_12_wire_logic_cluster/lc_6/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_7
T_14_12_sp4_h_l_7
T_13_8_sp4_v_t_37
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g0_1
T_10_12_wire_logic_cluster/lc_0/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_20_sp4_v_t_36
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_0/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_20_sp4_v_t_36
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_2/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_20_sp4_v_t_36
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_4/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_20_sp4_v_t_36
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_6/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_20_sp4_v_t_45
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_20_sp4_v_t_45
T_14_21_lc_trk_g2_5
T_14_21_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_20_sp4_v_t_36
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_20_sp4_v_t_36
T_14_21_lc_trk_g2_4
T_14_21_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g0_1
T_10_12_wire_logic_cluster/lc_6/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_7
T_14_12_sp4_h_l_7
T_13_8_sp4_v_t_37
T_10_12_sp4_h_l_0
T_10_12_lc_trk_g1_5
T_10_12_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_39
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_3/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_39
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_39
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_39
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_0/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_39
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_4/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_39
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_6/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_40
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_2
T_14_12_sp4_v_t_39
T_14_16_sp4_v_t_39
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_46
T_11_14_sp4_v_t_39
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_4/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_11_10_sp4_v_t_46
T_11_14_sp4_v_t_39
T_11_15_lc_trk_g3_7
T_11_15_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_43
T_11_10_lc_trk_g2_3
T_11_10_input_2_5
T_11_10_wire_logic_cluster/lc_5/in_2

T_10_12_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_43
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_43
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_1/out
T_11_9_sp4_v_t_43
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_0/cen

T_10_12_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g2_1
T_11_11_wire_logic_cluster/lc_3/in_0

T_10_12_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g1_1
T_10_11_input_2_0
T_10_11_wire_logic_cluster/lc_0/in_2

T_10_12_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_4/in_3

End 

Net : secclk_cnt_15
T_21_16_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_7/out
T_21_16_lc_trk_g3_7
T_21_16_wire_logic_cluster/lc_7/in_1

End 

Net : data_idxvec_6
T_16_18_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_44
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_0/in_1

T_16_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_6/in_1

End 

Net : n21919_cascade_
T_14_17_wire_logic_cluster/lc_0/ltout
T_14_17_wire_logic_cluster/lc_1/in_2

End 

Net : n21922
T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g0_1
T_14_17_wire_logic_cluster/lc_4/in_1

End 

Net : n14_adj_1552
T_19_19_wire_logic_cluster/lc_2/out
T_14_19_sp12_h_l_0
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_1/in_0

End 

Net : secclk_cnt_4
T_21_15_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_7/in_3

T_21_15_wire_logic_cluster/lc_4/out
T_21_15_lc_trk_g3_4
T_21_15_wire_logic_cluster/lc_4/in_1

End 

Net : n30_adj_1600_cascade_
T_19_18_wire_logic_cluster/lc_1/ltout
T_19_18_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.genclk.t0on_3
T_19_9_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g0_3
T_18_10_wire_logic_cluster/lc_3/in_0

T_19_9_wire_logic_cluster/lc_3/out
T_19_9_lc_trk_g1_3
T_19_9_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.genclk.n26_adj_1401
T_18_10_wire_logic_cluster/lc_3/out
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_1/in_1

End 

Net : buf_data_iac_5
T_25_19_wire_bram/ram/RDATA_13
T_20_19_sp12_h_l_0
T_19_7_sp12_v_t_23
T_19_18_lc_trk_g2_3
T_19_18_wire_logic_cluster/lc_1/in_0

End 

Net : comm_spi.bit_cnt_1
T_17_15_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_7/in_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_2/in_3

T_17_15_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_6/in_3

End 

Net : n19346
T_16_19_wire_logic_cluster/lc_3/cout
T_16_19_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n62_cascade_
T_18_12_wire_logic_cluster/lc_4/ltout
T_18_12_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n11736
T_18_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_18_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_18_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_18_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_18_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_18_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_18_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

T_18_12_wire_logic_cluster/lc_5/out
T_18_10_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_5/cen

End 

Net : SIG_DDS.n9
T_16_24_wire_logic_cluster/lc_3/out
T_17_23_sp4_v_t_39
T_14_23_sp4_h_l_2
T_13_19_sp4_v_t_42
T_13_20_lc_trk_g2_2
T_13_20_wire_logic_cluster/lc_2/cen

T_16_24_wire_logic_cluster/lc_3/out
T_16_24_sp4_h_l_11
T_20_24_sp4_h_l_2
T_21_24_lc_trk_g2_2
T_21_24_wire_logic_cluster/lc_0/cen

End 

Net : dds_state_2_adj_1445
T_11_15_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_43
T_13_12_sp4_h_l_6
T_15_12_lc_trk_g2_3
T_15_12_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_43
T_12_8_sp4_v_t_39
T_12_11_lc_trk_g1_7
T_12_11_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_0/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_6/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_15_19_sp4_v_t_47
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_15_19_sp4_v_t_47
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_15_19_sp4_v_t_47
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_2/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_15_19_sp4_v_t_47
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_4/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_15_19_sp4_v_t_47
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_15_19_sp4_v_t_47
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_15_19_sp4_v_t_47
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_15_19_sp4_v_t_47
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_3/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_43
T_12_8_sp4_v_t_39
T_11_10_lc_trk_g1_2
T_11_10_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_0/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_2/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_4/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_6/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_3/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_5/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_7/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_2
T_15_15_sp4_v_t_42
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_1/in_3

T_11_15_wire_logic_cluster/lc_1/out
T_11_4_sp12_v_t_22
T_11_11_lc_trk_g2_2
T_11_11_wire_logic_cluster/lc_3/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_4/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_11_11_sp4_v_t_39
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g1_1
T_11_15_wire_logic_cluster/lc_1/in_3

End 

Net : dds_state_2
T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_39
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_39
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_1/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_20_22_sp4_h_l_3
T_16_22_sp4_h_l_11
T_12_22_sp4_h_l_11
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_4/in_3

T_22_22_wire_logic_cluster/lc_3/out
T_20_22_sp4_h_l_3
T_19_22_sp4_v_t_44
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_3/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_23_21_sp4_v_t_39
T_23_24_lc_trk_g0_7
T_23_24_wire_logic_cluster/lc_7/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_39
T_17_25_lc_trk_g0_7
T_17_25_wire_logic_cluster/lc_1/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_39
T_17_25_lc_trk_g0_7
T_17_25_wire_logic_cluster/lc_3/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_45
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_0/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_45
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_4/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_45
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_45
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_1/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_45
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_3/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_45
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_5/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_45
T_16_25_lc_trk_g3_5
T_16_25_wire_logic_cluster/lc_7/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_18_22_sp4_h_l_2
T_17_22_sp4_v_t_39
T_16_24_lc_trk_g0_2
T_16_24_input_2_0
T_16_24_wire_logic_cluster/lc_0/in_2

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_25_22_sp4_v_t_46
T_24_24_lc_trk_g0_0
T_24_24_wire_logic_cluster/lc_2/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_20_22_sp4_h_l_3
T_19_22_sp4_v_t_44
T_19_25_lc_trk_g1_4
T_19_25_wire_logic_cluster/lc_7/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_20_22_sp4_h_l_3
T_19_22_sp4_v_t_44
T_19_25_lc_trk_g1_4
T_19_25_wire_logic_cluster/lc_1/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_20_22_sp4_h_l_3
T_19_22_sp4_v_t_44
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_5/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_20_22_sp4_h_l_3
T_19_22_sp4_v_t_44
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_7/in_0

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_25_22_sp4_v_t_46
T_24_23_lc_trk_g3_6
T_24_23_wire_logic_cluster/lc_0/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_sp4_h_l_11
T_21_22_sp4_v_t_40
T_21_24_lc_trk_g2_5
T_21_24_wire_logic_cluster/lc_0/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_20_22_sp4_h_l_3
T_19_22_sp4_v_t_44
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_4/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_20_22_sp4_h_l_3
T_19_22_sp4_v_t_44
T_18_25_lc_trk_g3_4
T_18_25_wire_logic_cluster/lc_6/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_3/in_3

End 

Net : secclk_cnt_8
T_21_16_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g2_0
T_20_15_wire_logic_cluster/lc_3/in_1

T_21_16_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g3_0
T_21_16_wire_logic_cluster/lc_0/in_1

End 

Net : CLK_DDS.n9
T_10_12_wire_logic_cluster/lc_0/out
T_11_8_sp4_v_t_36
T_8_12_sp4_h_l_6
T_10_12_lc_trk_g3_3
T_10_12_wire_logic_cluster/lc_2/cen

T_10_12_wire_logic_cluster/lc_0/out
T_10_8_sp12_v_t_23
T_10_11_lc_trk_g3_3
T_10_11_wire_logic_cluster/lc_1/cen

End 

Net : n19464
T_21_17_wire_logic_cluster/lc_1/cout
T_21_17_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.t0off_14
T_15_10_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g0_6
T_16_10_wire_logic_cluster/lc_4/in_0

T_15_10_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g1_6
T_15_10_wire_logic_cluster/lc_6/in_1

End 

Net : buf_adcdata_iac_13
T_9_23_wire_logic_cluster/lc_2/out
T_9_22_sp4_v_t_36
T_10_22_sp4_h_l_6
T_14_22_sp4_h_l_6
T_13_22_lc_trk_g0_6
T_13_22_input_2_2
T_13_22_wire_logic_cluster/lc_2/in_2

T_9_23_wire_logic_cluster/lc_2/out
T_9_20_sp4_v_t_44
T_8_21_lc_trk_g3_4
T_8_21_wire_bram/ram/WDATA_13

T_9_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g3_2
T_9_23_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.genclk.n28
T_16_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g3_4
T_16_10_wire_logic_cluster/lc_1/in_0

End 

Net : data_idxvec_15
T_16_19_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_38
T_13_20_sp4_h_l_3
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_1/in_0

T_16_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_VDC.genclk.t0on_13
T_19_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_3/in_1

T_19_10_wire_logic_cluster/lc_5/out
T_19_10_lc_trk_g0_5
T_19_10_input_2_5
T_19_10_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n10112_cascade_
T_16_11_wire_logic_cluster/lc_4/ltout
T_16_11_wire_logic_cluster/lc_5/in_2

End 

Net : buf_data_vac_14
T_8_20_wire_bram/ram/RDATA_1
T_9_18_sp4_v_t_40
T_10_18_sp4_h_l_5
T_14_18_sp4_h_l_5
T_17_14_sp4_v_t_40
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_2/in_1

End 

Net : buf_data_vac_12
T_8_22_wire_bram/ram/RDATA_1
T_9_21_sp4_v_t_45
T_10_21_sp4_h_l_1
T_13_17_sp4_v_t_42
T_14_17_sp4_h_l_0
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_4/in_1

End 

Net : VAC_OSR0
T_13_22_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_47
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_0/in_1

T_13_22_wire_logic_cluster/lc_5/out
T_13_22_lc_trk_g1_5
T_13_22_wire_logic_cluster/lc_5/in_3

T_13_22_wire_logic_cluster/lc_5/out
T_5_22_sp12_h_l_1
T_5_22_sp4_h_l_0
T_4_22_sp4_v_t_43
T_4_26_sp4_v_t_44
T_0_30_span4_horz_9
T_0_30_lc_trk_g0_1
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADC_VDC.n6_cascade_
T_14_10_wire_logic_cluster/lc_5/ltout
T_14_10_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.n10519
T_14_10_wire_logic_cluster/lc_6/out
T_14_10_lc_trk_g3_6
T_14_10_wire_logic_cluster/lc_2/in_3

T_14_10_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g3_6
T_13_10_wire_logic_cluster/lc_2/in_3

End 

Net : ADC_VDC.n21928_cascade_
T_14_10_wire_logic_cluster/lc_3/ltout
T_14_10_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.n21925_cascade_
T_14_10_wire_logic_cluster/lc_2/ltout
T_14_10_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n20490
T_16_12_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_47
T_13_10_sp4_h_l_4
T_14_10_lc_trk_g2_4
T_14_10_wire_logic_cluster/lc_5/in_3

T_16_12_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g2_1
T_16_12_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_rdadcbuf_22
T_13_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g1_6
T_13_13_wire_logic_cluster/lc_6/in_1

T_13_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : n22105
T_18_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_1/in_3

End 

Net : n4_adj_1560
T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_4/in_0

End 

Net : ADC_VDC.genclk.t0on_5
T_19_9_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g0_5
T_18_10_input_2_3
T_18_10_wire_logic_cluster/lc_3/in_2

T_19_9_wire_logic_cluster/lc_5/out
T_19_9_lc_trk_g1_5
T_19_9_wire_logic_cluster/lc_5/in_1

End 

Net : ADC_VDC.genclk.t0off_9
T_15_10_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g0_1
T_16_10_wire_logic_cluster/lc_4/in_1

T_15_10_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g2_1
T_15_10_input_2_1
T_15_10_wire_logic_cluster/lc_1/in_2

End 

Net : n22126
T_19_18_wire_logic_cluster/lc_5/out
T_20_17_sp4_v_t_43
T_17_17_sp4_h_l_6
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.genclk.t0on_12
T_19_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_4/in_0

T_19_10_wire_logic_cluster/lc_4/out
T_19_10_lc_trk_g3_4
T_19_10_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VDC.genclk.n27_adj_1402
T_18_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_1/in_3

End 

Net : n22123_cascade_
T_19_18_wire_logic_cluster/lc_4/ltout
T_19_18_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.genclk.t0off_15
T_15_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g1_7
T_16_10_input_2_4
T_16_10_wire_logic_cluster/lc_4/in_2

T_15_10_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g2_7
T_15_10_wire_logic_cluster/lc_7/in_0

End 

Net : comm_buf_3_1
T_14_15_wire_logic_cluster/lc_7/out
T_14_12_sp4_v_t_38
T_15_16_sp4_h_l_9
T_17_16_lc_trk_g3_4
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data_vac_23
T_8_7_wire_bram/ram/RDATA_9
T_8_7_sp4_h_l_1
T_11_7_sp4_v_t_43
T_11_11_sp4_v_t_44
T_12_15_sp4_h_l_3
T_14_15_lc_trk_g2_6
T_14_15_wire_logic_cluster/lc_1/in_3

End 

Net : comm_buf_4_5
T_16_17_wire_logic_cluster/lc_3/out
T_17_14_sp4_v_t_47
T_17_18_sp4_v_t_47
T_14_18_sp4_h_l_4
T_18_18_sp4_h_l_0
T_19_18_lc_trk_g2_0
T_19_18_wire_logic_cluster/lc_5/in_1

End 

Net : n19345
T_16_19_wire_logic_cluster/lc_2/cout
T_16_19_wire_logic_cluster/lc_3/in_3

Net : n1_adj_1564
T_22_16_wire_logic_cluster/lc_3/out
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0on_8
T_19_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g2_0
T_18_10_wire_logic_cluster/lc_3/in_3

T_19_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g3_0
T_19_10_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.t0on_2
T_19_9_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g1_2
T_18_10_wire_logic_cluster/lc_4/in_1

T_19_9_wire_logic_cluster/lc_2/out
T_19_9_lc_trk_g0_2
T_19_9_input_2_2
T_19_9_wire_logic_cluster/lc_2/in_2

End 

Net : data_idxvec_1
T_16_18_wire_logic_cluster/lc_1/out
T_17_18_sp4_h_l_2
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_1/in_1

End 

Net : ADC_VDC.genclk.t0on_7
T_19_9_wire_logic_cluster/lc_7/out
T_18_10_lc_trk_g1_7
T_18_10_input_2_4
T_18_10_wire_logic_cluster/lc_4/in_2

T_19_9_wire_logic_cluster/lc_7/out
T_19_9_lc_trk_g3_7
T_19_9_wire_logic_cluster/lc_7/in_1

End 

Net : n19463
T_21_17_wire_logic_cluster/lc_0/cout
T_21_17_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.t0off_11
T_15_10_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g0_3
T_16_10_wire_logic_cluster/lc_4/in_3

T_15_10_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g0_3
T_15_10_input_2_3
T_15_10_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.genclk.t0off_12
T_15_10_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_2/in_0

T_15_10_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g3_4
T_15_10_wire_logic_cluster/lc_4/in_1

End 

Net : RTD.bit_cnt_1
T_9_11_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_2/in_0

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_6/in_0

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_1/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_8_11_sp4_h_l_10
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_3/in_3

End 

Net : RTD.n17638
T_10_12_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g0_2
T_9_13_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_11_sp4_v_t_36
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.genclk.n27
T_16_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_1/in_3

End 

Net : buf_data_vac_22
T_8_8_wire_bram/ram/RDATA_1
T_8_7_sp4_v_t_44
T_8_11_sp4_v_t_40
T_9_15_sp4_h_l_5
T_13_15_sp4_h_l_8
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_2/in_3

End 

Net : buf_data_vac_13
T_8_21_wire_bram/ram/RDATA_9
T_8_21_sp4_h_l_1
T_12_21_sp4_h_l_4
T_15_17_sp4_v_t_41
T_16_17_sp4_h_l_4
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_3/in_3

End 

Net : buf_data_vac_20
T_8_10_wire_bram/ram/RDATA_1
T_9_7_sp4_v_t_37
T_9_11_sp4_v_t_37
T_10_15_sp4_h_l_0
T_14_15_sp4_h_l_8
T_14_15_lc_trk_g0_5
T_14_15_wire_logic_cluster/lc_4/in_3

End 

Net : buf_data_vac_11
T_8_23_wire_bram/ram/RDATA_9
T_9_21_sp4_v_t_40
T_9_17_sp4_v_t_36
T_10_17_sp4_h_l_1
T_14_17_sp4_h_l_9
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadcbuf_23
T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g3_7
T_13_13_wire_logic_cluster/lc_7/in_1

T_13_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_0/in_3

End 

Net : data_count_0
T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0
T_8_16_upADDR_0
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0
T_8_10_upADDR_0
T_8_10_wire_bram/ram/WADDR_0
T_8_8_upADDR_0
T_8_8_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0
T_8_16_upADDR_0
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0
T_8_10_upADDR_0
T_8_10_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0
T_8_16_upADDR_0
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0
T_8_12_upADDR_0
T_8_12_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0
T_8_16_upADDR_0
T_8_16_wire_bram/ram/WADDR_0
T_8_14_upADDR_0
T_8_14_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0
T_8_16_upADDR_0
T_8_16_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0
T_8_18_upADDR_0
T_8_18_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0
T_8_20_upADDR_0
T_8_20_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_19_23_lc_trk_g0_0
T_19_23_input_2_0
T_19_23_wire_logic_cluster/lc_0/in_2

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0
T_8_22_upADDR_0
T_8_22_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0
T_8_24_upADDR_0
T_8_24_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_14_23_sp4_h_l_11
T_10_23_sp4_h_l_7
T_9_23_sp4_v_t_42
T_8_26_lc_trk_g3_2
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_4
T_25_19_sp4_v_t_41
T_25_20_lc_trk_g2_1
T_25_20_input0_7
T_25_20_wire_bram/ram/WADDR_0
T_25_18_upADDR_0
T_25_18_wire_bram/ram/WADDR_0

T_19_23_wire_logic_cluster/lc_0/out
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_4
T_25_19_sp4_v_t_41
T_25_20_lc_trk_g2_1
T_25_20_input0_7
T_25_20_wire_bram/ram/WADDR_0

End 

Net : data_count_1
T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1
T_8_16_upADDR_1
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1
T_8_10_upADDR_1
T_8_10_wire_bram/ram/WADDR_1
T_8_8_upADDR_1
T_8_8_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1
T_8_16_upADDR_1
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1
T_8_10_upADDR_1
T_8_10_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1
T_8_16_upADDR_1
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1
T_8_12_upADDR_1
T_8_12_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1
T_8_16_upADDR_1
T_8_16_wire_bram/ram/WADDR_1
T_8_14_upADDR_1
T_8_14_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1
T_8_16_upADDR_1
T_8_16_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1
T_8_18_upADDR_1
T_8_18_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1
T_8_20_upADDR_1
T_8_20_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1
T_8_22_upADDR_1
T_8_22_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_19_23_lc_trk_g3_1
T_19_23_wire_logic_cluster/lc_1/in_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1
T_8_24_upADDR_1
T_8_24_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_14_23_sp4_h_l_6
T_10_23_sp4_h_l_2
T_9_23_sp4_v_t_45
T_8_26_lc_trk_g3_5
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_22_23_sp4_h_l_6
T_25_19_sp4_v_t_43
T_25_20_lc_trk_g3_3
T_25_20_input0_6
T_25_20_wire_bram/ram/WADDR_1
T_25_18_upADDR_1
T_25_18_wire_bram/ram/WADDR_1

T_19_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_10
T_22_23_sp4_h_l_6
T_25_19_sp4_v_t_43
T_25_20_lc_trk_g3_3
T_25_20_input0_6
T_25_20_wire_bram/ram/WADDR_1

End 

Net : comm_buf_0_7
T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_0/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_37
T_14_13_sp4_h_l_5
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_3/in_0

T_13_17_wire_logic_cluster/lc_0/out
T_12_17_sp4_h_l_8
T_16_17_sp4_h_l_8
T_15_17_sp4_v_t_39
T_14_20_lc_trk_g2_7
T_14_20_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vac_7
T_21_20_wire_logic_cluster/lc_4/out
T_22_20_sp4_h_l_8
T_25_16_sp4_v_t_39
T_25_17_lc_trk_g2_7
T_25_17_wire_bram/ram/WDATA_9

T_21_20_wire_logic_cluster/lc_4/out
T_22_20_lc_trk_g1_4
T_22_20_wire_logic_cluster/lc_5/in_0

T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_4/in_3

End 

Net : data_count_6
T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6
T_8_18_upADDR_6
T_8_18_wire_bram/ram/WADDR_6
T_8_16_upADDR_6
T_8_16_wire_bram/ram/WADDR_6
T_8_14_upADDR_6
T_8_14_wire_bram/ram/WADDR_6
T_8_12_upADDR_6
T_8_12_wire_bram/ram/WADDR_6
T_8_10_upADDR_6
T_8_10_wire_bram/ram/WADDR_6
T_8_8_upADDR_6
T_8_8_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6
T_8_18_upADDR_6
T_8_18_wire_bram/ram/WADDR_6
T_8_16_upADDR_6
T_8_16_wire_bram/ram/WADDR_6
T_8_14_upADDR_6
T_8_14_wire_bram/ram/WADDR_6
T_8_12_upADDR_6
T_8_12_wire_bram/ram/WADDR_6
T_8_10_upADDR_6
T_8_10_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6
T_8_18_upADDR_6
T_8_18_wire_bram/ram/WADDR_6
T_8_16_upADDR_6
T_8_16_wire_bram/ram/WADDR_6
T_8_14_upADDR_6
T_8_14_wire_bram/ram/WADDR_6
T_8_12_upADDR_6
T_8_12_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6
T_8_18_upADDR_6
T_8_18_wire_bram/ram/WADDR_6
T_8_16_upADDR_6
T_8_16_wire_bram/ram/WADDR_6
T_8_14_upADDR_6
T_8_14_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6
T_8_18_upADDR_6
T_8_18_wire_bram/ram/WADDR_6
T_8_16_upADDR_6
T_8_16_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6
T_8_18_upADDR_6
T_8_18_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6
T_8_20_upADDR_6
T_8_20_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6
T_8_22_upADDR_6
T_8_22_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6
T_8_24_upADDR_6
T_8_24_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_10_23_sp12_h_l_0
T_9_23_sp4_h_l_1
T_8_23_sp4_v_t_42
T_8_26_lc_trk_g1_2
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_36
T_20_20_sp4_h_l_1
T_24_20_sp4_h_l_4
T_25_20_lc_trk_g3_4
T_25_20_input0_1
T_25_20_wire_bram/ram/WADDR_6
T_25_18_upADDR_6
T_25_18_wire_bram/ram/WADDR_6

T_19_23_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g1_6
T_19_23_wire_logic_cluster/lc_6/in_1

T_19_23_wire_logic_cluster/lc_6/out
T_19_20_sp4_v_t_36
T_20_20_sp4_h_l_1
T_24_20_sp4_h_l_4
T_25_20_lc_trk_g3_4
T_25_20_input0_1
T_25_20_wire_bram/ram/WADDR_6

End 

Net : ADC_VDC.n19378
T_13_12_wire_logic_cluster/lc_6/cout
T_13_12_wire_logic_cluster/lc_7/in_3

Net : RTD.bit_cnt_2
T_9_11_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g3_6
T_10_12_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_6/in_3

T_9_11_wire_logic_cluster/lc_6/out
T_8_11_sp4_h_l_4
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.genclk.t0on_10
T_19_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_4/in_3

T_19_10_wire_logic_cluster/lc_2/out
T_19_10_lc_trk_g1_2
T_19_10_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.genclk.t0off_2
T_15_9_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g3_2
T_16_10_wire_logic_cluster/lc_2/in_1

T_15_9_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g0_2
T_15_9_input_2_2
T_15_9_wire_logic_cluster/lc_2/in_2

End 

Net : RTD.bit_cnt_0
T_9_11_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g2_3
T_10_12_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_input_2_6
T_9_11_wire_logic_cluster/lc_6/in_2

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_7_11_sp4_h_l_3
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_3/in_0

End 

Net : buf_adcdata_vac_17
T_11_18_wire_logic_cluster/lc_3/out
T_11_9_sp12_v_t_22
T_11_16_lc_trk_g3_2
T_11_16_wire_logic_cluster/lc_5/in_0

T_11_18_wire_logic_cluster/lc_3/out
T_11_17_sp4_v_t_38
T_8_17_sp4_h_l_3
T_8_17_lc_trk_g1_6
T_8_17_wire_bram/ram/WDATA_9

T_11_18_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data_vac_15
T_8_19_wire_bram/ram/RDATA_9
T_9_17_sp4_v_t_40
T_6_17_sp4_h_l_5
T_10_17_sp4_h_l_8
T_14_17_sp4_h_l_11
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_1/in_3

End 

Net : buf_dds0_3
T_14_22_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_6/in_3

T_14_22_wire_logic_cluster/lc_0/out
T_15_22_sp4_h_l_0
T_18_22_sp4_v_t_40
T_18_25_lc_trk_g0_0
T_18_25_input_2_4
T_18_25_wire_logic_cluster/lc_4/in_2

T_14_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_0/in_3

End 

Net : buf_dds0_8
T_20_24_wire_logic_cluster/lc_3/out
T_14_24_sp12_h_l_1
T_14_24_lc_trk_g1_2
T_14_24_wire_logic_cluster/lc_6/in_3

T_20_24_wire_logic_cluster/lc_3/out
T_18_24_sp4_h_l_3
T_17_24_sp4_v_t_38
T_16_25_lc_trk_g2_6
T_16_25_wire_logic_cluster/lc_7/in_3

T_20_24_wire_logic_cluster/lc_3/out
T_20_24_lc_trk_g1_3
T_20_24_wire_logic_cluster/lc_3/in_3

End 

Net : n20863
T_20_15_wire_logic_cluster/lc_4/out
T_20_13_sp4_v_t_37
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_2/in_0

End 

Net : buf_dds1_14
T_14_20_wire_logic_cluster/lc_0/out
T_13_20_sp4_h_l_8
T_12_16_sp4_v_t_45
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g1_0
T_14_19_wire_logic_cluster/lc_4/in_3

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_0/in_3

End 

Net : RTD.n17676
T_10_12_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_5/in_1

End 

Net : RTD.n1_adj_1392
T_9_14_wire_logic_cluster/lc_6/out
T_9_12_sp4_v_t_41
T_10_12_sp4_h_l_4
T_10_12_lc_trk_g1_1
T_10_12_wire_logic_cluster/lc_4/in_0

T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_4/in_1

End 

Net : RTD.n20722_cascade_
T_10_15_wire_logic_cluster/lc_5/ltout
T_10_15_wire_logic_cluster/lc_6/in_2

End 

Net : data_count_9
T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9
T_8_18_upADDR_9
T_8_18_wire_bram/ram/WADDR_9
T_8_16_upADDR_9
T_8_16_wire_bram/ram/WADDR_9
T_8_14_upADDR_9
T_8_14_wire_bram/ram/WADDR_9
T_8_12_upADDR_9
T_8_12_wire_bram/ram/WADDR_9
T_8_10_upADDR_9
T_8_10_wire_bram/ram/WADDR_9
T_8_8_upADDR_9
T_8_8_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9
T_8_18_upADDR_9
T_8_18_wire_bram/ram/WADDR_9
T_8_16_upADDR_9
T_8_16_wire_bram/ram/WADDR_9
T_8_14_upADDR_9
T_8_14_wire_bram/ram/WADDR_9
T_8_12_upADDR_9
T_8_12_wire_bram/ram/WADDR_9
T_8_10_upADDR_9
T_8_10_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9
T_8_18_upADDR_9
T_8_18_wire_bram/ram/WADDR_9
T_8_16_upADDR_9
T_8_16_wire_bram/ram/WADDR_9
T_8_14_upADDR_9
T_8_14_wire_bram/ram/WADDR_9
T_8_12_upADDR_9
T_8_12_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9
T_8_18_upADDR_9
T_8_18_wire_bram/ram/WADDR_9
T_8_16_upADDR_9
T_8_16_wire_bram/ram/WADDR_9
T_8_14_upADDR_9
T_8_14_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9
T_8_18_upADDR_9
T_8_18_wire_bram/ram/WADDR_9
T_8_16_upADDR_9
T_8_16_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9
T_8_18_upADDR_9
T_8_18_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9
T_8_20_upADDR_9
T_8_20_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9
T_8_22_upADDR_9
T_8_22_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9
T_8_24_upADDR_9
T_8_24_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_47
T_16_26_sp4_h_l_3
T_12_26_sp4_h_l_6
T_8_26_sp4_h_l_2
T_8_26_lc_trk_g1_7
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_24_sp4_h_l_7
T_22_20_sp4_v_t_42
T_23_20_sp4_h_l_7
T_25_20_lc_trk_g2_2
T_25_20_input2_6
T_25_20_wire_bram/ram/WADDR_9
T_25_18_upADDR_9
T_25_18_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_24_sp4_h_l_7
T_22_20_sp4_v_t_42
T_23_20_sp4_h_l_7
T_25_20_lc_trk_g2_2
T_25_20_input2_6
T_25_20_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_wire_logic_cluster/lc_1/in_1

End 

Net : data_count_2
T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2
T_8_16_upADDR_2
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2
T_8_10_upADDR_2
T_8_10_wire_bram/ram/WADDR_2
T_8_8_upADDR_2
T_8_8_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2
T_8_16_upADDR_2
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2
T_8_10_upADDR_2
T_8_10_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2
T_8_16_upADDR_2
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2
T_8_12_upADDR_2
T_8_12_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2
T_8_16_upADDR_2
T_8_16_wire_bram/ram/WADDR_2
T_8_14_upADDR_2
T_8_14_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2
T_8_16_upADDR_2
T_8_16_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2
T_8_18_upADDR_2
T_8_18_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2
T_8_20_upADDR_2
T_8_20_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2
T_8_22_upADDR_2
T_8_22_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_2/in_1

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2
T_8_24_upADDR_2
T_8_24_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_16_26_sp4_h_l_6
T_12_26_sp4_h_l_2
T_8_26_sp4_h_l_10
T_8_26_lc_trk_g0_7
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_20_sp4_v_t_44
T_20_20_sp4_h_l_2
T_24_20_sp4_h_l_2
T_25_20_lc_trk_g3_2
T_25_20_input0_5
T_25_20_wire_bram/ram/WADDR_2
T_25_18_upADDR_2
T_25_18_wire_bram/ram/WADDR_2

T_19_23_wire_logic_cluster/lc_2/out
T_19_20_sp4_v_t_44
T_20_20_sp4_h_l_2
T_24_20_sp4_h_l_2
T_25_20_lc_trk_g3_2
T_25_20_input0_5
T_25_20_wire_bram/ram/WADDR_2

End 

Net : data_count_8
T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8
T_8_18_upADDR_8
T_8_18_wire_bram/ram/WADDR_8
T_8_16_upADDR_8
T_8_16_wire_bram/ram/WADDR_8
T_8_14_upADDR_8
T_8_14_wire_bram/ram/WADDR_8
T_8_12_upADDR_8
T_8_12_wire_bram/ram/WADDR_8
T_8_10_upADDR_8
T_8_10_wire_bram/ram/WADDR_8
T_8_8_upADDR_8
T_8_8_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8
T_8_18_upADDR_8
T_8_18_wire_bram/ram/WADDR_8
T_8_16_upADDR_8
T_8_16_wire_bram/ram/WADDR_8
T_8_14_upADDR_8
T_8_14_wire_bram/ram/WADDR_8
T_8_12_upADDR_8
T_8_12_wire_bram/ram/WADDR_8
T_8_10_upADDR_8
T_8_10_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8
T_8_18_upADDR_8
T_8_18_wire_bram/ram/WADDR_8
T_8_16_upADDR_8
T_8_16_wire_bram/ram/WADDR_8
T_8_14_upADDR_8
T_8_14_wire_bram/ram/WADDR_8
T_8_12_upADDR_8
T_8_12_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8
T_8_18_upADDR_8
T_8_18_wire_bram/ram/WADDR_8
T_8_16_upADDR_8
T_8_16_wire_bram/ram/WADDR_8
T_8_14_upADDR_8
T_8_14_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8
T_8_18_upADDR_8
T_8_18_wire_bram/ram/WADDR_8
T_8_16_upADDR_8
T_8_16_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8
T_8_18_upADDR_8
T_8_18_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8
T_8_20_upADDR_8
T_8_20_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8
T_8_22_upADDR_8
T_8_22_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8
T_8_24_upADDR_8
T_8_24_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_22_sp4_v_t_45
T_16_26_sp4_h_l_1
T_12_26_sp4_h_l_9
T_8_26_sp4_h_l_5
T_8_26_lc_trk_g1_0
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_20_sp12_v_t_23
T_20_20_sp12_h_l_0
T_25_20_lc_trk_g1_4
T_25_20_input2_7
T_25_20_wire_bram/ram/WADDR_8
T_25_18_upADDR_8
T_25_18_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_20_sp12_v_t_23
T_20_20_sp12_h_l_0
T_25_20_lc_trk_g1_4
T_25_20_input2_7
T_25_20_wire_bram/ram/WADDR_8

T_19_24_wire_logic_cluster/lc_0/out
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_0/in_1

End 

Net : data_count_5
T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5
T_8_18_upADDR_5
T_8_18_wire_bram/ram/WADDR_5
T_8_16_upADDR_5
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5
T_8_10_upADDR_5
T_8_10_wire_bram/ram/WADDR_5
T_8_8_upADDR_5
T_8_8_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5
T_8_18_upADDR_5
T_8_18_wire_bram/ram/WADDR_5
T_8_16_upADDR_5
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5
T_8_10_upADDR_5
T_8_10_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5
T_8_18_upADDR_5
T_8_18_wire_bram/ram/WADDR_5
T_8_16_upADDR_5
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5
T_8_12_upADDR_5
T_8_12_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5
T_8_18_upADDR_5
T_8_18_wire_bram/ram/WADDR_5
T_8_16_upADDR_5
T_8_16_wire_bram/ram/WADDR_5
T_8_14_upADDR_5
T_8_14_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5
T_8_18_upADDR_5
T_8_18_wire_bram/ram/WADDR_5
T_8_16_upADDR_5
T_8_16_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5
T_8_18_upADDR_5
T_8_18_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5
T_8_20_upADDR_5
T_8_20_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5
T_8_22_upADDR_5
T_8_22_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5
T_8_24_upADDR_5
T_8_24_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_22_sp4_v_t_42
T_16_26_sp4_h_l_7
T_12_26_sp4_h_l_10
T_8_26_sp4_h_l_6
T_8_26_lc_trk_g1_3
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_2
T_22_23_sp4_h_l_5
T_25_19_sp4_v_t_46
T_25_20_lc_trk_g2_6
T_25_20_input0_2
T_25_20_wire_bram/ram/WADDR_5
T_25_18_upADDR_5
T_25_18_wire_bram/ram/WADDR_5

T_19_23_wire_logic_cluster/lc_5/out
T_19_23_lc_trk_g1_5
T_19_23_wire_logic_cluster/lc_5/in_1

T_19_23_wire_logic_cluster/lc_5/out
T_18_23_sp4_h_l_2
T_22_23_sp4_h_l_5
T_25_19_sp4_v_t_46
T_25_20_lc_trk_g2_6
T_25_20_input0_2
T_25_20_wire_bram/ram/WADDR_5

End 

Net : data_count_4
T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4
T_8_18_upADDR_4
T_8_18_wire_bram/ram/WADDR_4
T_8_16_upADDR_4
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4
T_8_10_upADDR_4
T_8_10_wire_bram/ram/WADDR_4
T_8_8_upADDR_4
T_8_8_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4
T_8_18_upADDR_4
T_8_18_wire_bram/ram/WADDR_4
T_8_16_upADDR_4
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4
T_8_10_upADDR_4
T_8_10_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4
T_8_18_upADDR_4
T_8_18_wire_bram/ram/WADDR_4
T_8_16_upADDR_4
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4
T_8_12_upADDR_4
T_8_12_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4
T_8_18_upADDR_4
T_8_18_wire_bram/ram/WADDR_4
T_8_16_upADDR_4
T_8_16_wire_bram/ram/WADDR_4
T_8_14_upADDR_4
T_8_14_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4
T_8_18_upADDR_4
T_8_18_wire_bram/ram/WADDR_4
T_8_16_upADDR_4
T_8_16_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4
T_8_18_upADDR_4
T_8_18_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4
T_8_20_upADDR_4
T_8_20_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4
T_8_22_upADDR_4
T_8_22_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4
T_8_24_upADDR_4
T_8_24_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_19_23_lc_trk_g3_4
T_19_23_wire_logic_cluster/lc_4/in_1

T_19_23_wire_logic_cluster/lc_4/out
T_19_22_sp4_v_t_40
T_16_26_sp4_h_l_5
T_12_26_sp4_h_l_1
T_8_26_sp4_h_l_4
T_8_26_lc_trk_g0_1
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_3
T_25_19_sp4_v_t_38
T_25_20_lc_trk_g3_6
T_25_20_input0_3
T_25_20_wire_bram/ram/WADDR_4
T_25_18_upADDR_4
T_25_18_wire_bram/ram/WADDR_4

T_19_23_wire_logic_cluster/lc_4/out
T_18_23_sp4_h_l_0
T_22_23_sp4_h_l_3
T_25_19_sp4_v_t_38
T_25_20_lc_trk_g3_6
T_25_20_input0_3
T_25_20_wire_bram/ram/WADDR_4

End 

Net : ADC_VDC.genclk.t0off_7
T_15_9_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g3_7
T_16_10_input_2_2
T_16_10_wire_logic_cluster/lc_2/in_2

T_15_9_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g3_7
T_15_9_wire_logic_cluster/lc_7/in_1

End 

Net : n20772
T_11_16_wire_logic_cluster/lc_3/out
T_11_16_sp4_h_l_11
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_0/in_1

End 

Net : n1
T_16_13_wire_logic_cluster/lc_3/out
T_16_13_sp4_h_l_11
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_1/in_1

End 

Net : n22183_cascade_
T_11_16_wire_logic_cluster/lc_2/ltout
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : n19344
T_16_19_wire_logic_cluster/lc_1/cout
T_16_19_wire_logic_cluster/lc_2/in_3

Net : buf_dds0_6
T_20_23_wire_logic_cluster/lc_3/out
T_20_20_sp4_v_t_46
T_17_20_sp4_h_l_5
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_6/in_3

T_20_23_wire_logic_cluster/lc_3/out
T_20_22_sp12_v_t_22
T_20_25_sp4_v_t_42
T_17_25_sp4_h_l_7
T_18_25_lc_trk_g3_7
T_18_25_wire_logic_cluster/lc_7/in_3

T_20_23_wire_logic_cluster/lc_3/out
T_20_23_lc_trk_g1_3
T_20_23_wire_logic_cluster/lc_3/in_3

End 

Net : dds_state_0
T_13_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_2
T_17_20_sp4_v_t_39
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_2
T_17_20_sp4_v_t_39
T_18_24_sp4_h_l_8
T_22_24_sp4_h_l_4
T_23_24_lc_trk_g2_4
T_23_24_wire_logic_cluster/lc_7/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_14_18_sp4_v_t_46
T_15_22_sp4_h_l_5
T_18_22_sp4_v_t_47
T_18_25_lc_trk_g1_7
T_18_25_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_2
T_17_20_sp4_v_t_39
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_2
T_17_20_sp4_v_t_39
T_18_24_sp4_h_l_8
T_22_24_sp4_h_l_4
T_25_20_sp4_v_t_41
T_24_23_lc_trk_g3_1
T_24_23_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_2
T_17_20_sp4_v_t_39
T_18_24_sp4_h_l_8
T_22_24_sp4_h_l_4
T_24_24_lc_trk_g2_1
T_24_24_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_2
T_17_20_sp4_v_t_39
T_18_24_sp4_h_l_8
T_22_24_sp4_h_l_4
T_21_24_lc_trk_g1_4
T_21_24_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_1/in_3

End 

Net : data_idxvec_0
T_16_18_wire_logic_cluster/lc_0/out
T_17_15_sp4_v_t_41
T_18_19_sp4_h_l_4
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_0/in_1

End 

Net : CLK_DDS.n9_adj_1386
T_12_11_wire_logic_cluster/lc_5/out
T_12_9_sp4_v_t_39
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_1/cen

End 

Net : IAC_OSR0
T_14_25_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g1_6
T_14_24_wire_logic_cluster/lc_5/in_0

T_14_25_wire_logic_cluster/lc_6/out
T_14_25_lc_trk_g1_6
T_14_25_wire_logic_cluster/lc_6/in_3

T_14_25_wire_logic_cluster/lc_6/out
T_14_25_sp4_h_l_1
T_17_25_sp4_v_t_36
T_17_29_sp4_v_t_36
T_17_33_span4_horz_r_0
T_20_33_lc_trk_g0_4
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : n4_adj_1566
T_20_17_wire_logic_cluster/lc_6/out
T_20_16_sp4_v_t_44
T_21_16_sp4_h_l_2
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_17_11_0_
T_21_17_wire_logic_cluster/carry_in_mux/cout
T_21_17_wire_logic_cluster/lc_0/in_3

Net : buf_adcdata_vac_18
T_9_18_wire_logic_cluster/lc_0/out
T_10_18_sp4_h_l_0
T_13_14_sp4_v_t_37
T_12_16_lc_trk_g0_0
T_12_16_wire_logic_cluster/lc_1/in_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_15_sp4_v_t_40
T_8_16_lc_trk_g3_0
T_8_16_wire_bram/ram/WDATA_1

T_9_18_wire_logic_cluster/lc_0/out
T_9_18_lc_trk_g1_0
T_9_18_wire_logic_cluster/lc_0/in_3

End 

Net : n22063_cascade_
T_22_16_wire_logic_cluster/lc_0/ltout
T_22_16_wire_logic_cluster/lc_1/in_2

End 

Net : n17656
T_20_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_1
T_22_14_sp4_h_l_4
T_22_14_lc_trk_g1_1
T_22_14_input_2_0
T_22_14_wire_logic_cluster/lc_0/in_2

End 

Net : ADC_VDC.bit_cnt_4
T_17_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_3/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_5/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_14_10_sp4_h_l_0
T_14_10_lc_trk_g1_5
T_14_10_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_4/out
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_6/in_1

T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_4/in_1

End 

Net : n20540
T_11_21_wire_logic_cluster/lc_7/out
T_12_20_sp4_v_t_47
T_9_20_sp4_h_l_4
T_13_20_sp4_h_l_7
T_17_20_sp4_h_l_7
T_21_20_sp4_h_l_7
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_12_20_sp4_v_t_47
T_9_20_sp4_h_l_4
T_13_20_sp4_h_l_7
T_17_20_sp4_h_l_3
T_21_20_sp4_h_l_11
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_12_20_sp4_v_t_47
T_9_20_sp4_h_l_4
T_13_20_sp4_h_l_7
T_17_20_sp4_h_l_3
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_9_21_sp4_h_l_11
T_8_17_sp4_v_t_46
T_9_17_sp4_h_l_4
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_9_21_sp4_h_l_11
T_8_17_sp4_v_t_46
T_9_17_sp4_h_l_4
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_6/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_0_21_span12_horz_1
T_13_21_sp12_h_l_1
T_19_21_lc_trk_g1_6
T_19_21_wire_logic_cluster/lc_4/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_9_21_sp4_h_l_11
T_8_17_sp4_v_t_46
T_9_17_sp4_h_l_4
T_9_17_lc_trk_g1_1
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

T_11_21_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_43
T_8_19_sp4_h_l_6
T_10_19_lc_trk_g2_3
T_10_19_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_9_18_sp4_h_l_8
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_9_18_sp4_h_l_8
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_2/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_9_18_sp4_h_l_8
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_6/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_9_18_sp4_h_l_8
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_43
T_11_15_sp4_v_t_39
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_0/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_43
T_8_19_sp4_h_l_6
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_6/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_43
T_8_19_sp4_h_l_6
T_10_19_lc_trk_g2_3
T_10_19_wire_logic_cluster/lc_4/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_9_18_sp4_h_l_8
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_3/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_9_18_sp4_h_l_8
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_5/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_2/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_12_19_lc_trk_g2_7
T_12_19_wire_logic_cluster/lc_2/in_1

T_11_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_39
T_12_19_lc_trk_g2_7
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_11_21_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g2_7
T_10_21_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g3_7
T_12_20_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g2_7
T_10_20_wire_logic_cluster/lc_1/in_0

End 

Net : n20543
T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_15_24_sp4_h_l_6
T_19_24_sp4_h_l_2
T_22_20_sp4_v_t_39
T_19_20_sp4_h_l_8
T_21_20_lc_trk_g3_5
T_21_20_wire_logic_cluster/lc_0/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_22_sp4_v_t_43
T_12_22_sp4_h_l_6
T_16_22_sp4_h_l_6
T_20_22_sp4_h_l_2
T_23_18_sp4_v_t_39
T_22_20_lc_trk_g1_2
T_22_20_wire_logic_cluster/lc_3/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_15_24_sp4_h_l_6
T_19_24_sp4_h_l_2
T_22_20_sp4_v_t_39
T_22_21_lc_trk_g3_7
T_22_21_wire_logic_cluster/lc_6/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_22_sp4_v_t_43
T_12_22_sp4_h_l_6
T_16_22_sp4_h_l_6
T_20_22_sp4_h_l_2
T_22_22_lc_trk_g2_7
T_22_22_wire_logic_cluster/lc_1/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_10_20_sp4_v_t_38
T_10_16_sp4_v_t_43
T_10_18_lc_trk_g3_6
T_10_18_wire_logic_cluster/lc_7/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_12_21_sp4_v_t_39
T_12_17_sp4_v_t_40
T_9_17_sp4_h_l_5
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_3/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_12_21_sp4_v_t_39
T_12_17_sp4_v_t_40
T_9_17_sp4_h_l_5
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_7/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_12_21_sp4_v_t_39
T_12_17_sp4_v_t_40
T_9_17_sp4_h_l_5
T_9_17_lc_trk_g0_0
T_9_17_wire_logic_cluster/lc_5/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_14_20_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_7/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_10_20_sp4_v_t_38
T_9_22_lc_trk_g0_3
T_9_22_wire_logic_cluster/lc_1/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_10_20_sp4_v_t_38
T_9_22_lc_trk_g0_3
T_9_22_wire_logic_cluster/lc_7/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_15_24_sp4_h_l_6
T_14_24_lc_trk_g0_6
T_14_24_wire_logic_cluster/lc_0/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_23_sp4_v_t_46
T_8_23_sp4_h_l_5
T_9_23_lc_trk_g2_5
T_9_23_wire_logic_cluster/lc_7/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_22_sp4_v_t_43
T_12_22_sp4_h_l_6
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_0/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_12_21_sp4_v_t_39
T_12_17_sp4_v_t_40
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_11_23_sp4_v_t_46
T_8_23_sp4_h_l_5
T_9_23_lc_trk_g2_5
T_9_23_wire_logic_cluster/lc_2/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_11_22_sp4_v_t_43
T_12_22_sp4_h_l_6
T_12_22_lc_trk_g1_3
T_12_22_wire_logic_cluster/lc_1/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_14_20_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_0/in_3

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_13_24_lc_trk_g2_6
T_13_24_wire_logic_cluster/lc_6/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_11_24_sp4_h_l_3
T_13_24_lc_trk_g2_6
T_13_24_wire_logic_cluster/lc_3/in_1

T_11_24_wire_logic_cluster/lc_7/out
T_10_24_lc_trk_g2_7
T_10_24_wire_logic_cluster/lc_3/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g2_7
T_10_23_wire_logic_cluster/lc_5/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g2_7
T_12_23_wire_logic_cluster/lc_5/in_0

T_11_24_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g2_7
T_12_23_wire_logic_cluster/lc_0/in_1

End 

Net : adc_state_0
T_12_25_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g2_5
T_11_24_wire_logic_cluster/lc_0/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_1/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g2_5
T_11_24_wire_logic_cluster/lc_4/in_3

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_17_24_sp4_h_l_10
T_20_20_sp4_v_t_47
T_21_20_sp4_h_l_10
T_21_20_lc_trk_g0_7
T_21_20_wire_logic_cluster/lc_5/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_17_24_sp4_h_l_10
T_20_20_sp4_v_t_47
T_21_20_sp4_h_l_10
T_21_20_lc_trk_g0_7
T_21_20_wire_logic_cluster/lc_0/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_17_24_sp4_h_l_10
T_20_20_sp4_v_t_47
T_21_20_sp4_h_l_10
T_22_20_lc_trk_g2_2
T_22_20_wire_logic_cluster/lc_3/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_17_24_sp4_h_l_10
T_20_20_sp4_v_t_47
T_21_20_sp4_h_l_10
T_21_20_lc_trk_g0_7
T_21_20_wire_logic_cluster/lc_6/in_3

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_sp12_h_l_1
T_23_13_sp12_v_t_22
T_23_18_sp4_v_t_40
T_22_22_lc_trk_g1_5
T_22_22_wire_logic_cluster/lc_0/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_sp12_h_l_1
T_23_13_sp12_v_t_22
T_23_18_sp4_v_t_40
T_22_21_lc_trk_g3_0
T_22_21_wire_logic_cluster/lc_6/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_sp12_h_l_1
T_23_13_sp12_v_t_22
T_23_18_sp4_v_t_40
T_22_22_lc_trk_g1_5
T_22_22_wire_logic_cluster/lc_1/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_11_21_sp4_h_l_2
T_10_17_sp4_v_t_42
T_10_19_lc_trk_g2_7
T_10_19_wire_logic_cluster/lc_6/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_11_21_sp4_h_l_2
T_10_21_sp4_v_t_45
T_9_22_lc_trk_g3_5
T_9_22_wire_logic_cluster/lc_1/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_11_21_sp4_h_l_2
T_10_21_sp4_v_t_45
T_9_22_lc_trk_g3_5
T_9_22_wire_logic_cluster/lc_7/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_11_21_sp4_h_l_2
T_10_21_sp4_v_t_45
T_9_22_lc_trk_g3_5
T_9_22_wire_logic_cluster/lc_5/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_11_21_sp4_h_l_2
T_10_21_sp4_v_t_45
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_5/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_7/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_11_21_sp4_h_l_2
T_10_21_sp4_v_t_45
T_9_22_lc_trk_g3_5
T_9_22_input_2_4
T_9_22_wire_logic_cluster/lc_4/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_17_24_sp4_h_l_10
T_13_24_sp4_h_l_6
T_13_24_lc_trk_g0_3
T_13_24_wire_logic_cluster/lc_3/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_sp12_h_l_1
T_20_25_sp4_h_l_8
T_23_21_sp4_v_t_45
T_22_23_lc_trk_g0_3
T_22_23_wire_logic_cluster/lc_2/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_sp12_h_l_1
T_20_25_sp4_h_l_8
T_23_21_sp4_v_t_45
T_23_22_lc_trk_g3_5
T_23_22_wire_logic_cluster/lc_5/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_17_24_sp4_h_l_10
T_13_24_sp4_h_l_6
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_0/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_17_24_sp4_h_l_10
T_13_24_sp4_h_l_6
T_13_24_lc_trk_g0_3
T_13_24_wire_logic_cluster/lc_6/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_17_24_sp4_h_l_10
T_13_24_sp4_h_l_6
T_13_24_lc_trk_g0_3
T_13_24_wire_logic_cluster/lc_0/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_7/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_17_sp4_v_t_43
T_9_17_sp4_h_l_0
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_3/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_17_sp4_v_t_43
T_9_17_sp4_h_l_0
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_7/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_17_sp4_v_t_43
T_9_17_sp4_h_l_0
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_5/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_11_21_sp4_h_l_2
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_1/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_11_21_sp4_h_l_2
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_5/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_10_17_sp4_v_t_47
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_5/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_10_17_sp4_v_t_47
T_9_18_lc_trk_g3_7
T_9_18_wire_logic_cluster/lc_3/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_10_17_sp4_v_t_47
T_10_18_lc_trk_g3_7
T_10_18_wire_logic_cluster/lc_7/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_13_24_sp4_h_l_7
T_16_20_sp4_v_t_36
T_15_22_lc_trk_g1_1
T_15_22_input_2_4
T_15_22_wire_logic_cluster/lc_4/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_12_18_sp12_v_t_22
T_0_18_span12_horz_1
T_10_18_lc_trk_g0_5
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_11_21_sp4_h_l_2
T_12_21_lc_trk_g3_2
T_12_21_wire_logic_cluster/lc_0/in_3

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_2/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_10_22_lc_trk_g3_7
T_10_22_wire_logic_cluster/lc_3/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_10_22_lc_trk_g3_7
T_10_22_wire_logic_cluster/lc_1/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_25_sp4_h_l_2
T_10_21_sp4_v_t_39
T_9_23_lc_trk_g0_2
T_9_23_wire_logic_cluster/lc_7/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_42
T_9_24_sp4_h_l_1
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_3/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_9_21_sp4_h_l_4
T_10_21_lc_trk_g2_4
T_10_21_wire_logic_cluster/lc_7/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_23_sp4_v_t_39
T_13_23_sp4_h_l_2
T_14_23_lc_trk_g3_2
T_14_23_wire_logic_cluster/lc_4/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_23_sp4_v_t_39
T_13_23_sp4_h_l_2
T_13_23_lc_trk_g1_7
T_13_23_wire_logic_cluster/lc_7/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_9_21_sp4_h_l_4
T_10_21_lc_trk_g2_4
T_10_21_input_2_6
T_10_21_wire_logic_cluster/lc_6/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_12_23_sp4_v_t_39
T_13_23_sp4_h_l_2
T_13_23_lc_trk_g1_7
T_13_23_input_2_0
T_13_23_wire_logic_cluster/lc_0/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_13_21_sp4_v_t_46
T_13_17_sp4_v_t_46
T_13_19_lc_trk_g2_3
T_13_19_wire_logic_cluster/lc_2/in_3

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_0/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_22_lc_trk_g2_7
T_12_22_wire_logic_cluster/lc_1/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_5/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_7/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_13_21_sp4_v_t_46
T_13_22_lc_trk_g3_6
T_13_22_wire_logic_cluster/lc_0/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_23_lc_trk_g2_2
T_12_23_input_2_2
T_12_23_wire_logic_cluster/lc_2/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_23_lc_trk_g2_2
T_12_23_input_2_6
T_12_23_wire_logic_cluster/lc_6/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_23_lc_trk_g2_2
T_12_23_input_2_4
T_12_23_wire_logic_cluster/lc_4/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_22_lc_trk_g2_7
T_12_22_input_2_3
T_12_22_wire_logic_cluster/lc_3/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g2_5
T_12_25_wire_logic_cluster/lc_4/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_47
T_12_23_lc_trk_g2_2
T_12_23_wire_logic_cluster/lc_3/in_3

T_12_25_wire_logic_cluster/lc_5/out
T_13_25_lc_trk_g0_5
T_13_25_wire_logic_cluster/lc_7/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g2_5
T_11_24_wire_logic_cluster/lc_1/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_3/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_1/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_5/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_5/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_0/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_2/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_4/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g2_5
T_11_24_wire_logic_cluster/lc_2/in_3

T_12_25_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g0_5
T_12_24_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata_iac_14
T_9_22_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_43
T_6_20_sp4_h_l_0
T_8_20_lc_trk_g2_5
T_8_20_wire_bram/ram/WDATA_5

T_9_22_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_43
T_10_20_sp4_h_l_6
T_14_20_sp4_h_l_9
T_15_20_lc_trk_g2_1
T_15_20_wire_logic_cluster/lc_4/in_3

T_9_22_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g1_7
T_9_22_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_iac_7
T_21_20_wire_logic_cluster/lc_0/out
T_22_17_sp4_v_t_41
T_23_17_sp4_h_l_4
T_25_17_lc_trk_g2_1
T_25_17_wire_bram/ram/WDATA_13

T_21_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g1_0
T_22_20_wire_logic_cluster/lc_6/in_1

T_21_20_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g0_0
T_21_20_input_2_0
T_21_20_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata_iac_5
T_22_21_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_41
T_23_19_sp4_h_l_9
T_25_19_lc_trk_g3_4
T_25_19_wire_bram/ram/WDATA_13

T_22_21_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_37
T_20_18_sp4_h_l_6
T_19_18_lc_trk_g0_6
T_19_18_wire_logic_cluster/lc_0/in_0

T_22_21_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g3_6
T_22_21_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.n21025
T_16_12_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_41
T_13_10_sp4_h_l_10
T_14_10_lc_trk_g2_2
T_14_10_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_vac_0
T_8_14_wire_bram/ram/RDATA_1
T_7_14_sp12_h_l_0
T_18_14_sp12_v_t_23
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.genclk.t0off_10
T_15_10_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g1_2
T_16_10_wire_logic_cluster/lc_2/in_3

T_15_10_wire_logic_cluster/lc_2/out
T_15_10_lc_trk_g1_2
T_15_10_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.n21028
T_16_13_wire_logic_cluster/lc_1/out
T_16_12_lc_trk_g1_1
T_16_12_wire_logic_cluster/lc_6/in_0

End 

Net : n20700_cascade_
T_20_14_wire_logic_cluster/lc_3/ltout
T_20_14_wire_logic_cluster/lc_4/in_2

End 

Net : n10_adj_1582
T_20_16_wire_logic_cluster/lc_7/out
T_20_16_lc_trk_g2_7
T_20_16_wire_logic_cluster/lc_2/in_3

End 

Net : SELIRNG0
T_19_19_wire_logic_cluster/lc_0/out
T_20_17_sp4_v_t_44
T_17_17_sp4_h_l_9
T_13_17_sp4_h_l_9
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_1/in_0

T_19_19_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g1_0
T_19_19_wire_logic_cluster/lc_0/in_3

T_19_19_wire_logic_cluster/lc_0/out
T_20_17_sp4_v_t_44
T_20_21_sp4_v_t_40
T_20_25_sp4_v_t_36
T_20_29_sp4_v_t_36
T_20_33_span4_horz_r_0
T_24_33_span4_horz_r_0
T_25_33_lc_trk_g0_4
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : n14869
T_16_24_wire_logic_cluster/lc_1/out
T_16_21_sp4_v_t_42
T_13_21_sp4_h_l_1
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_24_wire_logic_cluster/lc_1/out
T_16_21_sp4_v_t_42
T_13_21_sp4_h_l_1
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_24_wire_logic_cluster/lc_1/out
T_16_21_sp4_v_t_42
T_13_21_sp4_h_l_1
T_13_21_lc_trk_g0_4
T_13_21_wire_logic_cluster/lc_5/s_r

T_16_24_wire_logic_cluster/lc_1/out
T_17_24_sp4_h_l_2
T_20_24_sp4_v_t_39
T_20_25_lc_trk_g3_7
T_20_25_wire_logic_cluster/lc_7/in_3

End 

Net : secclk_cnt_17
T_21_17_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_7/in_3

T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_1/in_1

End 

Net : secclk_cnt_9
T_21_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_7/in_0

T_21_16_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g3_1
T_21_16_wire_logic_cluster/lc_1/in_1

End 

Net : n19_adj_1598
T_19_18_wire_logic_cluster/lc_3/out
T_19_18_lc_trk_g0_3
T_19_18_wire_logic_cluster/lc_0/in_1

End 

Net : n20815
T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_2/in_1

End 

Net : n22_adj_1599_cascade_
T_19_18_wire_logic_cluster/lc_0/ltout
T_19_18_wire_logic_cluster/lc_1/in_2

End 

Net : RTD.n15050
T_6_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_0
T_9_11_sp4_h_l_0
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_5/s_r

T_6_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_0
T_9_11_sp4_h_l_0
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_5/s_r

T_6_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_0
T_9_11_sp4_h_l_0
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_5/s_r

T_6_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_0
T_7_11_lc_trk_g3_5
T_7_11_wire_logic_cluster/lc_5/s_r

End 

Net : secclk_cnt_7
T_21_15_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_46
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_0/in_3

T_21_15_wire_logic_cluster/lc_7/out
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_7/in_1

End 

Net : n26_adj_1625_cascade_
T_20_16_wire_logic_cluster/lc_0/ltout
T_20_16_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data_vac_16
T_8_18_wire_bram/ram/RDATA_1
T_8_15_sp4_v_t_36
T_9_15_sp4_h_l_1
T_13_15_sp4_h_l_1
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.n19377
T_13_12_wire_logic_cluster/lc_5/cout
T_13_12_wire_logic_cluster/lc_6/in_3

Net : buf_dds0_14
T_14_22_wire_logic_cluster/lc_1/out
T_14_19_sp4_v_t_42
T_11_19_sp4_h_l_7
T_12_19_lc_trk_g3_7
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_14_22_wire_logic_cluster/lc_1/out
T_14_22_sp4_h_l_7
T_17_22_sp4_v_t_42
T_16_25_lc_trk_g3_2
T_16_25_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g0_1
T_14_22_wire_logic_cluster/lc_1/in_0

End 

Net : comm_buf_5_7
T_18_17_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_39
T_19_13_sp4_h_l_2
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_2/in_0

End 

Net : buf_data_vac_2
T_8_12_wire_bram/ram/RDATA_1
T_7_12_sp12_h_l_0
T_18_12_sp12_v_t_23
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.genclk.n21172_cascade_
T_18_10_wire_logic_cluster/lc_0/ltout
T_18_10_wire_logic_cluster/lc_1/in_2

End 

Net : SIG_DDS.n9_adj_1385
T_23_24_wire_logic_cluster/lc_7/out
T_23_24_sp4_h_l_3
T_24_24_lc_trk_g3_3
T_24_24_wire_logic_cluster/lc_2/cen

End 

Net : ADC_VDC.genclk.t0on_4
T_19_9_wire_logic_cluster/lc_4/out
T_19_8_sp4_v_t_40
T_18_10_lc_trk_g1_5
T_18_10_input_2_0
T_18_10_wire_logic_cluster/lc_0/in_2

T_19_9_wire_logic_cluster/lc_4/out
T_19_9_lc_trk_g2_4
T_19_9_input_2_4
T_19_9_wire_logic_cluster/lc_4/in_2

End 

Net : SIG_DDS.n12700
T_18_25_wire_logic_cluster/lc_3/out
T_19_21_sp4_v_t_42
T_16_25_sp4_h_l_7
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_18_25_wire_logic_cluster/lc_3/out
T_19_21_sp4_v_t_42
T_16_25_sp4_h_l_7
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_18_25_wire_logic_cluster/lc_3/out
T_19_21_sp4_v_t_42
T_16_25_sp4_h_l_7
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_18_25_wire_logic_cluster/lc_3/out
T_19_21_sp4_v_t_42
T_16_25_sp4_h_l_7
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_18_25_wire_logic_cluster/lc_3/out
T_19_21_sp4_v_t_42
T_16_25_sp4_h_l_7
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_18_25_wire_logic_cluster/lc_3/out
T_19_21_sp4_v_t_42
T_16_25_sp4_h_l_7
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_18_25_wire_logic_cluster/lc_3/out
T_19_21_sp4_v_t_42
T_16_25_sp4_h_l_7
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_0/cen

T_18_25_wire_logic_cluster/lc_3/out
T_18_24_sp4_v_t_38
T_15_24_sp4_h_l_3
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_3/cen

T_18_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_2/cen

T_18_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_2/cen

T_18_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_2/cen

T_18_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g1_3
T_18_25_wire_logic_cluster/lc_2/cen

T_18_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_1/cen

T_18_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_1/cen

T_18_25_wire_logic_cluster/lc_3/out
T_19_25_lc_trk_g1_3
T_19_25_wire_logic_cluster/lc_3/cen

T_18_25_wire_logic_cluster/lc_3/out
T_19_25_lc_trk_g1_3
T_19_25_wire_logic_cluster/lc_3/cen

End 

Net : RTD.n11726
T_6_11_wire_logic_cluster/lc_3/out
T_6_11_sp4_h_l_11
T_10_11_sp4_h_l_2
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_sp4_h_l_11
T_10_11_sp4_h_l_2
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_sp4_h_l_11
T_10_11_sp4_h_l_2
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/cen

T_6_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

End 

Net : n19343
T_16_19_wire_logic_cluster/lc_0/cout
T_16_19_wire_logic_cluster/lc_1/in_3

Net : cmd_rdadctmp_22_adj_1450
T_12_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g0_2
T_13_13_input_2_6
T_13_13_wire_logic_cluster/lc_6/in_2

T_12_13_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_40
T_13_10_lc_trk_g2_0
T_13_10_wire_logic_cluster/lc_2/in_0

T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g2_2
T_12_13_wire_logic_cluster/lc_2/in_0

End 

Net : trig_dds0
T_13_23_wire_logic_cluster/lc_1/out
T_13_20_sp4_v_t_42
T_14_24_sp4_h_l_1
T_16_24_lc_trk_g3_4
T_16_24_input_2_3
T_16_24_wire_logic_cluster/lc_3/in_2

T_13_23_wire_logic_cluster/lc_1/out
T_13_20_sp4_v_t_42
T_14_24_sp4_h_l_1
T_18_24_sp4_h_l_9
T_22_24_sp4_h_l_9
T_23_24_lc_trk_g2_1
T_23_24_input_2_7
T_23_24_wire_logic_cluster/lc_7/in_2

T_13_23_wire_logic_cluster/lc_1/out
T_13_21_sp4_v_t_47
T_14_25_sp4_h_l_4
T_18_25_sp4_h_l_4
T_18_25_lc_trk_g0_1
T_18_25_input_2_3
T_18_25_wire_logic_cluster/lc_3/in_2

T_13_23_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g0_1
T_13_23_input_2_1
T_13_23_wire_logic_cluster/lc_1/in_2

End 

Net : buf_data_vac_4
T_25_20_wire_bram/ram/RDATA_1
T_26_17_sp4_v_t_37
T_23_17_sp4_h_l_0
T_19_17_sp4_h_l_0
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_vac_21
T_8_9_wire_bram/ram/RDATA_9
T_8_3_sp12_v_t_23
T_9_15_sp12_h_l_0
T_14_15_lc_trk_g1_4
T_14_15_input_2_3
T_14_15_wire_logic_cluster/lc_3/in_2

End 

Net : buf_data_vac_6
T_25_18_wire_bram/ram/RDATA_1
T_26_17_sp4_v_t_45
T_23_17_sp4_h_l_8
T_19_17_sp4_h_l_11
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_2/in_1

End 

Net : comm_buf_4_7
T_16_17_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_39
T_17_13_sp4_h_l_2
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_2/in_1

End 

Net : n15_adj_1602_cascade_
T_21_14_wire_logic_cluster/lc_1/ltout
T_21_14_wire_logic_cluster/lc_2/in_2

End 

Net : n2342_cascade_
T_21_14_wire_logic_cluster/lc_0/ltout
T_21_14_wire_logic_cluster/lc_1/in_2

End 

Net : n13279
T_6_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_5
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_2/in_0

T_6_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_5
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_3/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g1_0
T_6_15_wire_logic_cluster/lc_1/in_0

T_6_14_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g1_0
T_6_15_wire_logic_cluster/lc_3/in_0

T_6_14_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g1_0
T_6_15_wire_logic_cluster/lc_0/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g1_0
T_6_15_wire_logic_cluster/lc_4/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g1_0
T_6_15_wire_logic_cluster/lc_2/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_6_12_sp4_v_t_45
T_6_16_lc_trk_g0_0
T_6_16_wire_logic_cluster/lc_2/in_0

T_6_14_wire_logic_cluster/lc_0/out
T_6_12_sp4_v_t_45
T_6_16_lc_trk_g0_0
T_6_16_wire_logic_cluster/lc_3/in_1

T_6_14_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_44
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_6/in_1

T_6_14_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_44
T_7_16_lc_trk_g0_1
T_7_16_wire_logic_cluster/lc_4/in_1

T_6_14_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g2_0
T_6_14_wire_logic_cluster/lc_4/in_0

T_6_14_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g2_0
T_6_14_wire_logic_cluster/lc_6/in_0

T_6_14_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_4/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g2_0
T_6_14_wire_logic_cluster/lc_7/in_3

End 

Net : comm_buf_6_6
T_15_18_wire_logic_cluster/lc_5/out
T_15_18_sp12_h_l_1
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_5/out
T_15_18_sp12_h_l_1
T_15_18_lc_trk_g1_2
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

End 

Net : buf_dds0_9
T_14_23_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g2_6
T_13_23_wire_logic_cluster/lc_3/in_1

T_14_23_wire_logic_cluster/lc_6/out
T_14_21_sp4_v_t_41
T_15_25_sp4_h_l_4
T_16_25_lc_trk_g3_4
T_16_25_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g1_6
T_14_23_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_5_4
T_18_17_wire_logic_cluster/lc_4/out
T_19_17_sp12_h_l_0
T_20_17_lc_trk_g0_4
T_20_17_wire_logic_cluster/lc_6/in_0

End 

Net : comm_buf_4_4
T_16_17_wire_logic_cluster/lc_4/out
T_17_17_sp12_h_l_0
T_20_17_lc_trk_g1_0
T_20_17_wire_logic_cluster/lc_6/in_3

End 

Net : dds_state_1
T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_17_24_sp4_h_l_5
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_3/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_17_24_sp4_h_l_5
T_16_24_lc_trk_g1_5
T_16_24_wire_logic_cluster/lc_1/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_3/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_23_24_lc_trk_g2_0
T_23_24_wire_logic_cluster/lc_7/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_44
T_19_22_sp4_h_l_3
T_15_22_sp4_h_l_6
T_14_18_sp4_v_t_43
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_3/cen

T_21_24_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_44
T_19_22_sp4_h_l_3
T_15_22_sp4_h_l_6
T_14_18_sp4_v_t_43
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_3/cen

T_21_24_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_44
T_19_22_sp4_h_l_3
T_15_22_sp4_h_l_6
T_14_18_sp4_v_t_43
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_3/cen

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_0
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_1/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_0
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_3/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_0
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_5/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_0
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_7/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_21_20_sp12_v_t_23
T_10_20_sp12_h_l_0
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_1/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_17_24_sp4_h_l_5
T_21_24_sp4_h_l_8
T_21_24_lc_trk_g1_5
T_21_24_wire_logic_cluster/lc_5/s_r

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_0
T_17_25_lc_trk_g3_5
T_17_25_wire_logic_cluster/lc_1/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_0
T_17_25_lc_trk_g3_5
T_17_25_wire_logic_cluster/lc_3/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_0
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_4/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_0
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_2/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_15_25_sp4_h_l_0
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_0/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_4/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_6/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_19_25_lc_trk_g1_1
T_19_25_wire_logic_cluster/lc_7/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_19_25_lc_trk_g1_1
T_19_25_wire_logic_cluster/lc_1/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_5/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_19_25_sp4_h_l_4
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_7/in_1

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_24_20_sp4_v_t_40
T_24_23_lc_trk_g1_0
T_24_23_wire_logic_cluster/lc_0/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_25_24_sp4_h_l_8
T_24_24_lc_trk_g1_0
T_24_24_wire_logic_cluster/lc_2/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_17_24_sp4_h_l_5
T_16_24_lc_trk_g0_5
T_16_24_wire_logic_cluster/lc_0/in_3

T_21_24_wire_logic_cluster/lc_0/out
T_22_21_sp4_v_t_41
T_22_22_lc_trk_g2_1
T_22_22_wire_logic_cluster/lc_3/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_7/in_0

T_21_24_wire_logic_cluster/lc_0/out
T_20_25_lc_trk_g1_0
T_20_25_wire_logic_cluster/lc_2/in_3

End 

Net : SIG_DDS.n21292
T_13_22_wire_logic_cluster/lc_4/out
T_13_14_sp12_v_t_23
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_1/in_0

End 

Net : ADC_VDC.n19376
T_13_12_wire_logic_cluster/lc_4/cout
T_13_12_wire_logic_cluster/lc_5/in_3

Net : cmd_rdadcbuf_24
T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g3_0
T_13_14_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_2/in_3

End 

Net : comm_buf_6_5
T_15_18_wire_logic_cluster/lc_6/out
T_15_18_sp4_h_l_1
T_19_18_sp4_h_l_4
T_19_18_lc_trk_g1_1
T_19_18_input_2_4
T_19_18_wire_logic_cluster/lc_4/in_2

T_15_18_wire_logic_cluster/lc_6/out
T_15_18_sp4_h_l_1
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_6/in_1

End 

Net : n14490_cascade_
T_12_16_wire_logic_cluster/lc_5/ltout
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : buf_data_vac_17
T_8_17_wire_bram/ram/RDATA_9
T_8_17_sp4_h_l_1
T_12_17_sp4_h_l_4
T_15_13_sp4_v_t_41
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_7/in_3

End 

Net : data_count_3
T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3
T_8_16_upADDR_3
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3
T_8_10_upADDR_3
T_8_10_wire_bram/ram/WADDR_3
T_8_8_upADDR_3
T_8_8_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3
T_8_16_upADDR_3
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3
T_8_10_upADDR_3
T_8_10_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3
T_8_16_upADDR_3
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3
T_8_12_upADDR_3
T_8_12_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3
T_8_16_upADDR_3
T_8_16_wire_bram/ram/WADDR_3
T_8_14_upADDR_3
T_8_14_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3
T_8_16_upADDR_3
T_8_16_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3
T_8_18_upADDR_3
T_8_18_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3
T_8_20_upADDR_3
T_8_20_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_3/in_1

T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3
T_8_22_upADDR_3
T_8_22_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3
T_8_24_upADDR_3
T_8_24_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_20_sp4_v_t_46
T_20_20_sp4_h_l_11
T_24_20_sp4_h_l_7
T_25_20_lc_trk_g3_7
T_25_20_input0_4
T_25_20_wire_bram/ram/WADDR_3
T_25_18_upADDR_3
T_25_18_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_14_sp12_v_t_22
T_8_26_sp12_h_l_1
T_8_26_lc_trk_g0_2
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_20_sp4_v_t_46
T_20_20_sp4_h_l_11
T_24_20_sp4_h_l_7
T_25_20_lc_trk_g3_7
T_25_20_input0_4
T_25_20_wire_bram/ram/WADDR_3

End 

Net : dds0_mclkcnt_0
T_26_17_wire_logic_cluster/lc_0/out
T_25_17_sp4_h_l_8
T_24_17_lc_trk_g0_0
T_24_17_wire_logic_cluster/lc_0/in_0

T_26_17_wire_logic_cluster/lc_0/out
T_26_17_lc_trk_g3_0
T_26_17_wire_logic_cluster/lc_0/in_1

End 

Net : RTD.n20969_cascade_
T_9_14_wire_logic_cluster/lc_3/ltout
T_9_14_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.n32
T_9_14_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_3/in_3

End 

Net : n14_adj_1529
T_19_17_wire_logic_cluster/lc_0/out
T_19_14_sp4_v_t_40
T_16_18_sp4_h_l_5
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_1/in_0

T_19_17_wire_logic_cluster/lc_0/out
T_19_13_sp12_v_t_23
T_19_20_lc_trk_g2_3
T_19_20_wire_logic_cluster/lc_1/in_0

End 

Net : n11836
T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp12_v_t_22
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_2/cen

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp12_v_t_22
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_2/cen

T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp12_v_t_22
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_2/cen

End 

Net : buf_data_vac_1
T_8_13_wire_bram/ram/RDATA_9
T_7_13_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_7/in_3

End 

Net : dds0_mclkcnt_7
T_26_17_wire_logic_cluster/lc_7/out
T_25_17_sp4_h_l_6
T_24_17_lc_trk_g1_6
T_24_17_wire_logic_cluster/lc_0/in_1

T_26_17_wire_logic_cluster/lc_7/out
T_26_17_lc_trk_g1_7
T_26_17_wire_logic_cluster/lc_7/in_1

End 

Net : comm_spi.imosi_N_745
T_19_12_wire_logic_cluster/lc_6/out
T_19_11_sp4_v_t_44
T_16_11_sp4_h_l_9
T_18_11_lc_trk_g2_4
T_18_11_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.cmd_rdadctmp_23
T_13_10_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_36
T_13_13_lc_trk_g0_1
T_13_13_input_2_7
T_13_13_wire_logic_cluster/lc_7/in_2

T_13_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g0_2
T_13_10_input_2_2
T_13_10_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_12_13_0_
T_16_19_wire_logic_cluster/carry_in_mux/cout
T_16_19_wire_logic_cluster/lc_0/in_3

Net : n10_adj_1572_cascade_
T_23_13_wire_logic_cluster/lc_2/ltout
T_23_13_wire_logic_cluster/lc_3/in_2

End 

Net : RTD.n11704
T_6_11_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_44
T_7_12_sp4_h_l_3
T_10_8_sp4_v_t_38
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_1/cen

End 

Net : dds0_mclkcnt_6
T_26_17_wire_logic_cluster/lc_6/out
T_26_17_sp4_h_l_1
T_22_17_sp4_h_l_1
T_24_17_lc_trk_g2_4
T_24_17_wire_logic_cluster/lc_1/in_3

T_26_17_wire_logic_cluster/lc_6/out
T_26_17_sp4_h_l_1
T_22_17_sp4_h_l_1
T_24_17_lc_trk_g2_4
T_24_17_wire_logic_cluster/lc_3/in_1

End 

Net : buf_data_vac_18
T_8_16_wire_bram/ram/RDATA_1
T_8_15_sp4_v_t_44
T_9_15_sp4_h_l_2
T_13_15_sp4_h_l_5
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_6/in_3

End 

Net : buf_data_vac_5
T_25_19_wire_bram/ram/RDATA_9
T_25_17_sp4_v_t_41
T_22_17_sp4_h_l_4
T_18_17_sp4_h_l_4
T_18_17_lc_trk_g1_1
T_18_17_wire_logic_cluster/lc_3/in_3

End 

Net : dds0_mclkcnt_2
T_26_17_wire_logic_cluster/lc_2/out
T_24_17_sp4_h_l_1
T_24_17_lc_trk_g0_4
T_24_17_input_2_0
T_24_17_wire_logic_cluster/lc_0/in_2

T_26_17_wire_logic_cluster/lc_2/out
T_26_17_lc_trk_g1_2
T_26_17_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VDC.genclk.n14695
T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_20_9_sp4_v_t_36
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_20_9_sp4_v_t_36
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_20_9_sp4_v_t_36
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_20_9_sp4_v_t_36
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_20_9_sp4_v_t_36
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_20_9_sp4_v_t_36
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_20_9_sp4_v_t_36
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_20_9_sp4_v_t_36
T_19_10_lc_trk_g2_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_17_9_sp4_h_l_8
T_19_9_lc_trk_g3_5
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_9_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_wire_logic_cluster/lc_5/s_r

End 

Net : RTD.n21063_cascade_
T_10_12_wire_logic_cluster/lc_3/ltout
T_10_12_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VDC.genclk.div_state_1
T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp4_v_t_42
T_15_9_sp4_h_l_1
T_16_9_lc_trk_g2_1
T_16_9_wire_logic_cluster/lc_4/in_3

T_18_12_wire_logic_cluster/lc_1/out
T_19_10_sp4_v_t_46
T_16_10_sp4_h_l_11
T_16_10_lc_trk_g1_6
T_16_10_wire_logic_cluster/lc_5/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g3_1
T_17_11_wire_logic_cluster/lc_0/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g3_1
T_17_11_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp4_v_t_42
T_15_9_sp4_h_l_1
T_17_9_lc_trk_g3_4
T_17_9_input_2_3
T_17_9_wire_logic_cluster/lc_3/in_2

T_18_12_wire_logic_cluster/lc_1/out
T_18_9_sp4_v_t_42
T_15_9_sp4_h_l_1
T_17_9_lc_trk_g3_4
T_17_9_wire_logic_cluster/lc_2/in_3

T_18_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g1_1
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : secclk_cnt_16
T_21_17_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g3_0
T_20_16_wire_logic_cluster/lc_0/in_1

T_21_17_wire_logic_cluster/lc_0/out
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_0/in_1

End 

Net : n20502
T_24_17_wire_logic_cluster/lc_0/out
T_24_17_lc_trk_g2_0
T_24_17_wire_logic_cluster/lc_3/in_3

End 

Net : buf_dds1_10
T_15_21_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_39
T_15_23_lc_trk_g2_7
T_15_23_wire_logic_cluster/lc_7/in_0

T_15_21_wire_logic_cluster/lc_3/out
T_15_18_sp4_v_t_46
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_0/in_3

T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g0_3
T_15_21_wire_logic_cluster/lc_3/in_0

End 

Net : n4_adj_1563_cascade_
T_17_18_wire_logic_cluster/lc_4/ltout
T_17_18_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VDC.n19375
T_13_12_wire_logic_cluster/lc_3/cout
T_13_12_wire_logic_cluster/lc_4/in_3

Net : cmd_rdadcbuf_25
T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_1/in_1

T_13_14_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_1/in_0

End 

Net : secclk_cnt_13
T_21_16_wire_logic_cluster/lc_5/out
T_20_16_lc_trk_g3_5
T_20_16_input_2_0
T_20_16_wire_logic_cluster/lc_0/in_2

T_21_16_wire_logic_cluster/lc_5/out
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_5/in_1

End 

Net : data_count_7
T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7
T_8_18_upADDR_7
T_8_18_wire_bram/ram/WADDR_7
T_8_16_upADDR_7
T_8_16_wire_bram/ram/WADDR_7
T_8_14_upADDR_7
T_8_14_wire_bram/ram/WADDR_7
T_8_12_upADDR_7
T_8_12_wire_bram/ram/WADDR_7
T_8_10_upADDR_7
T_8_10_wire_bram/ram/WADDR_7
T_8_8_upADDR_7
T_8_8_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7
T_8_18_upADDR_7
T_8_18_wire_bram/ram/WADDR_7
T_8_16_upADDR_7
T_8_16_wire_bram/ram/WADDR_7
T_8_14_upADDR_7
T_8_14_wire_bram/ram/WADDR_7
T_8_12_upADDR_7
T_8_12_wire_bram/ram/WADDR_7
T_8_10_upADDR_7
T_8_10_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7
T_8_18_upADDR_7
T_8_18_wire_bram/ram/WADDR_7
T_8_16_upADDR_7
T_8_16_wire_bram/ram/WADDR_7
T_8_14_upADDR_7
T_8_14_wire_bram/ram/WADDR_7
T_8_12_upADDR_7
T_8_12_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7
T_8_18_upADDR_7
T_8_18_wire_bram/ram/WADDR_7
T_8_16_upADDR_7
T_8_16_wire_bram/ram/WADDR_7
T_8_14_upADDR_7
T_8_14_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7
T_8_18_upADDR_7
T_8_18_wire_bram/ram/WADDR_7
T_8_16_upADDR_7
T_8_16_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7
T_8_18_upADDR_7
T_8_18_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7
T_8_20_upADDR_7
T_8_20_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7
T_8_22_upADDR_7
T_8_22_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_18_23_sp4_h_l_6
T_22_23_sp4_h_l_2
T_25_19_sp4_v_t_45
T_25_20_lc_trk_g3_5
T_25_20_input0_0
T_25_20_wire_bram/ram/WADDR_7
T_25_18_upADDR_7
T_25_18_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7
T_8_24_upADDR_7
T_8_24_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_18_23_sp4_h_l_6
T_22_23_sp4_h_l_2
T_25_19_sp4_v_t_45
T_25_20_lc_trk_g3_5
T_25_20_input0_0
T_25_20_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_9_23_sp12_h_l_1
T_8_23_sp12_v_t_22
T_8_26_lc_trk_g2_2
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7

T_19_23_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g3_7
T_19_23_wire_logic_cluster/lc_7/in_1

End 

Net : n13073
T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_2/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_4/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_9_12_sp4_h_l_10
T_12_12_sp4_v_t_38
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_40
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_40
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_7/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_40
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_5/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_40
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_40
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_0/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_40
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_40
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_4/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_15_12_sp4_v_t_40
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_6/in_3

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_7/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_12_15_lc_trk_g0_7
T_12_15_wire_logic_cluster/lc_2/in_1

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_12_15_lc_trk_g0_7
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_5/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_15_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_0/out
T_16_8_sp4_v_t_41
T_13_12_sp4_h_l_4
T_12_12_sp4_v_t_47
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_1/in_0

End 

Net : comm_length_1
T_21_19_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_43
T_21_13_sp4_v_t_44
T_21_14_lc_trk_g2_4
T_21_14_input_2_4
T_21_14_wire_logic_cluster/lc_4/in_2

T_21_19_wire_logic_cluster/lc_7/out
T_21_17_sp4_v_t_43
T_22_17_sp4_h_l_6
T_23_17_lc_trk_g3_6
T_23_17_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.t0on_0
T_19_9_wire_logic_cluster/lc_0/out
T_19_9_lc_trk_g3_0
T_19_9_wire_logic_cluster/lc_0/in_1

T_19_9_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g1_0
T_18_10_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.genclk.n19439
T_19_10_wire_logic_cluster/lc_6/cout
T_19_10_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.genclk.t0off_0
T_15_9_wire_logic_cluster/lc_0/out
T_15_9_lc_trk_g3_0
T_15_9_wire_logic_cluster/lc_0/in_1

T_15_9_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g3_0
T_16_10_wire_logic_cluster/lc_0/in_3

End 

Net : n19461
T_21_16_wire_logic_cluster/lc_6/cout
T_21_16_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.genclk.n19424
T_15_10_wire_logic_cluster/lc_6/cout
T_15_10_wire_logic_cluster/lc_7/in_3

End 

Net : buf_adcdata_vac_16
T_11_18_wire_logic_cluster/lc_6/out
T_2_18_sp12_h_l_0
T_8_18_lc_trk_g0_7
T_8_18_wire_bram/ram/WDATA_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_36
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_3/in_1

T_11_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g0_6
T_11_18_input_2_6
T_11_18_wire_logic_cluster/lc_6/in_2

End 

Net : RTD.n33_cascade_
T_9_12_wire_logic_cluster/lc_3/ltout
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.n11_adj_1394
T_9_12_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g3_4
T_10_13_input_2_3
T_10_13_wire_logic_cluster/lc_3/in_2

End 

Net : buf_dds1_8
T_14_23_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g0_1
T_14_24_wire_logic_cluster/lc_6/in_1

T_14_23_wire_logic_cluster/lc_1/out
T_14_12_sp12_v_t_22
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g2_1
T_14_23_wire_logic_cluster/lc_1/in_0

End 

Net : RTD.n7285_cascade_
T_9_14_wire_logic_cluster/lc_0/ltout
T_9_14_wire_logic_cluster/lc_1/in_2

End 

Net : n1_adj_1575
T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_15_lc_trk_g3_7
T_6_15_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_15_lc_trk_g3_7
T_6_15_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_15_lc_trk_g3_7
T_6_15_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_15_lc_trk_g3_7
T_6_15_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_15_lc_trk_g3_7
T_6_15_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_7_14_lc_trk_g2_2
T_7_14_input_2_2
T_7_14_wire_logic_cluster/lc_2/in_2

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_4/in_1

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_14_lc_trk_g2_2
T_6_14_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_14_lc_trk_g2_2
T_6_14_input_2_4
T_6_14_wire_logic_cluster/lc_4/in_2

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_14_lc_trk_g2_2
T_6_14_input_2_6
T_6_14_wire_logic_cluster/lc_6/in_2

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_14_lc_trk_g2_2
T_6_14_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_7_16_lc_trk_g0_2
T_7_16_input_2_6
T_7_16_wire_logic_cluster/lc_6/in_2

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_41
T_6_16_lc_trk_g1_4
T_6_16_wire_logic_cluster/lc_2/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_7_16_lc_trk_g1_2
T_7_16_wire_logic_cluster/lc_4/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_4
T_7_12_sp4_v_t_47
T_6_16_lc_trk_g2_2
T_6_16_wire_logic_cluster/lc_3/in_3

End 

Net : n11347
T_26_16_wire_logic_cluster/lc_2/out
T_26_15_lc_trk_g0_2
T_26_15_wire_logic_cluster/lc_2/cen

End 

Net : buf_adcdata_iac_12
T_9_22_wire_logic_cluster/lc_1/out
T_10_22_sp4_h_l_2
T_14_22_sp4_h_l_2
T_17_18_sp4_v_t_39
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/in_1

T_9_22_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g2_1
T_8_22_wire_bram/ram/WDATA_5

T_9_22_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.genclk.n11721
T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_7
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_7
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_7
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_7
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_7
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_7
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_7
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_9_sp4_v_t_42
T_13_9_sp4_h_l_7
T_15_9_lc_trk_g2_2
T_15_9_wire_logic_cluster/lc_2/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

T_16_10_wire_logic_cluster/lc_5/out
T_16_8_sp4_v_t_39
T_15_10_lc_trk_g0_2
T_15_10_wire_logic_cluster/lc_5/cen

End 

Net : RTD.n8
T_6_11_wire_logic_cluster/lc_1/out
T_6_11_sp4_h_l_7
T_6_11_lc_trk_g0_2
T_6_11_wire_logic_cluster/lc_1/cen

End 

Net : ADC_VDC.genclk.t0on_6
T_19_9_wire_logic_cluster/lc_6/out
T_18_10_lc_trk_g0_6
T_18_10_wire_logic_cluster/lc_0/in_0

T_19_9_wire_logic_cluster/lc_6/out
T_19_9_lc_trk_g2_6
T_19_9_input_2_6
T_19_9_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.genclk.t0on_1
T_19_9_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g0_1
T_18_10_wire_logic_cluster/lc_0/in_1

T_19_9_wire_logic_cluster/lc_1/out
T_19_9_lc_trk_g3_1
T_19_9_wire_logic_cluster/lc_1/in_1

End 

Net : comm_buf_6_4
T_15_18_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_43
T_16_16_sp4_h_l_6
T_20_16_sp4_h_l_2
T_22_16_lc_trk_g2_7
T_22_16_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_43
T_15_18_lc_trk_g2_6
T_15_18_wire_logic_cluster/lc_7/in_1

End 

Net : adc_state_0_adj_1411
T_11_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g1_5
T_11_22_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_9_21_sp4_h_l_6
T_8_17_sp4_v_t_43
T_9_17_sp4_h_l_11
T_12_13_sp4_v_t_40
T_13_17_sp4_h_l_5
T_17_17_sp4_h_l_1
T_19_17_lc_trk_g3_4
T_19_17_input_2_1
T_19_17_wire_logic_cluster/lc_1/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_15_22_sp4_h_l_11
T_19_22_sp4_h_l_2
T_18_18_sp4_v_t_42
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_15_22_sp4_h_l_11
T_19_22_sp4_h_l_11
T_22_18_sp4_v_t_46
T_21_20_lc_trk_g2_3
T_21_20_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_15_22_sp4_h_l_11
T_19_22_sp4_h_l_11
T_22_18_sp4_v_t_40
T_22_20_lc_trk_g2_5
T_22_20_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_15_22_sp4_h_l_11
T_19_22_sp4_h_l_2
T_18_18_sp4_v_t_42
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_15_22_sp4_h_l_11
T_19_22_sp4_h_l_2
T_18_18_sp4_v_t_42
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_9_21_sp4_h_l_0
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_7_18_sp4_h_l_1
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_7_18_sp4_h_l_1
T_9_18_lc_trk_g3_4
T_9_18_wire_logic_cluster/lc_2/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_1
T_10_18_lc_trk_g0_1
T_10_18_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_1
T_10_18_lc_trk_g0_1
T_10_18_wire_logic_cluster/lc_6/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_1
T_10_18_lc_trk_g0_1
T_10_18_wire_logic_cluster/lc_2/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_11_18_sp4_h_l_1
T_10_18_lc_trk_g0_1
T_10_18_input_2_1
T_10_18_wire_logic_cluster/lc_1/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_9_21_sp4_h_l_6
T_8_17_sp4_v_t_43
T_9_17_sp4_h_l_11
T_9_17_lc_trk_g0_6
T_9_17_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_9_21_sp4_h_l_6
T_8_17_sp4_v_t_43
T_9_17_sp4_h_l_11
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g1_5
T_11_22_wire_logic_cluster/lc_7/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_9_21_sp4_h_l_0
T_13_21_sp4_h_l_3
T_17_21_sp4_h_l_3
T_19_21_lc_trk_g2_6
T_19_21_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_9_21_sp4_h_l_6
T_8_17_sp4_v_t_43
T_9_17_sp4_h_l_11
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_9_20_lc_trk_g0_1
T_9_20_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_15_22_sp4_h_l_11
T_15_22_lc_trk_g0_6
T_15_22_input_2_6
T_15_22_wire_logic_cluster/lc_6/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_3_22_sp12_h_l_1
T_11_22_sp4_h_l_8
T_10_18_sp4_v_t_36
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_3/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_9_21_sp4_h_l_0
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_7/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_12_20_lc_trk_g0_7
T_12_20_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_6/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_12_18_lc_trk_g3_7
T_12_18_input_2_6
T_12_18_wire_logic_cluster/lc_6/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_11_20_lc_trk_g2_7
T_11_20_input_2_3
T_11_20_wire_logic_cluster/lc_3/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_11_20_lc_trk_g2_7
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_11_20_lc_trk_g2_7
T_11_20_input_2_7
T_11_20_wire_logic_cluster/lc_7/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_12_17_sp4_v_t_39
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_11_15_sp12_v_t_22
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_3/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_15_sp12_v_t_22
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_15_sp12_v_t_22
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_6/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_9_21_sp4_h_l_0
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_6/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_11_15_sp12_v_t_22
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_6/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_11_15_sp12_v_t_22
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_0/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_11_15_sp12_v_t_22
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_11_15_sp12_v_t_22
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_4/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_0/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_7/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g1_5
T_11_22_wire_logic_cluster/lc_4/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_10_20_lc_trk_g0_1
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_input_2_0
T_11_19_wire_logic_cluster/lc_0/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_input_2_4
T_11_19_wire_logic_cluster/lc_4/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_11_19_lc_trk_g3_7
T_11_19_input_2_6
T_11_19_wire_logic_cluster/lc_6/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_47
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_7/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g3_5
T_10_21_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g3_5
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g1_5
T_11_22_wire_logic_cluster/lc_5/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_10_21_lc_trk_g2_5
T_10_21_wire_logic_cluster/lc_4/in_3

End 

Net : RTD.n7_adj_1395
T_9_13_wire_logic_cluster/lc_6/out
T_10_13_lc_trk_g0_6
T_10_13_wire_logic_cluster/lc_5/in_3

End 

Net : RTD.n19482_cascade_
T_9_13_wire_logic_cluster/lc_5/ltout
T_9_13_wire_logic_cluster/lc_6/in_2

End 

Net : n21081
T_22_16_wire_logic_cluster/lc_2/out
T_22_16_lc_trk_g0_2
T_22_16_input_2_0
T_22_16_wire_logic_cluster/lc_0/in_2

End 

Net : n11700
T_7_13_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_45
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_6/in_0

T_7_13_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_45
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_5/in_3

T_7_13_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_45
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_45
T_7_15_sp4_v_t_46
T_6_16_lc_trk_g3_6
T_6_16_wire_logic_cluster/lc_4/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_45
T_7_15_sp4_v_t_46
T_6_16_lc_trk_g3_6
T_6_16_wire_logic_cluster/lc_0/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_4/in_0

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_5/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp12_v_t_23
T_7_16_lc_trk_g3_3
T_7_16_input_2_0
T_7_16_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_5/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_45
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_6/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_3/in_3

T_7_13_wire_logic_cluster/lc_0/out
T_6_14_lc_trk_g0_0
T_6_14_wire_logic_cluster/lc_3/in_1

End 

Net : buf_dds1_12
T_14_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_1/in_0

T_14_20_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g0_1
T_14_19_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadcbuf_26
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n19374
T_13_12_wire_logic_cluster/lc_2/cout
T_13_12_wire_logic_cluster/lc_3/in_3

Net : n21276_cascade_
T_18_13_wire_logic_cluster/lc_3/ltout
T_18_13_wire_logic_cluster/lc_4/in_2

End 

Net : buf_adcdata_iac_11
T_9_23_wire_logic_cluster/lc_7/out
T_10_21_sp4_v_t_42
T_11_21_sp4_h_l_0
T_15_21_sp4_h_l_0
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_6/in_1

T_9_23_wire_logic_cluster/lc_7/out
T_8_23_lc_trk_g2_7
T_8_23_wire_bram/ram/WDATA_13

T_9_23_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g1_7
T_9_23_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n12885
T_14_11_wire_logic_cluster/lc_6/out
T_15_10_sp4_v_t_45
T_12_10_sp4_h_l_2
T_13_10_lc_trk_g2_2
T_13_10_wire_logic_cluster/lc_0/cen

End 

Net : n11406
T_23_13_wire_logic_cluster/lc_1/out
T_23_13_sp4_h_l_7
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.t0off_1
T_15_9_wire_logic_cluster/lc_1/out
T_15_9_lc_trk_g3_1
T_15_9_wire_logic_cluster/lc_1/in_1

T_15_9_wire_logic_cluster/lc_1/out
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_0/in_1

End 

Net : n19460
T_21_16_wire_logic_cluster/lc_5/cout
T_21_16_wire_logic_cluster/lc_6/in_3

Net : n20786
T_18_14_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_2/in_3

End 

Net : comm_buf_6_7
T_15_18_wire_logic_cluster/lc_4/out
T_15_17_sp4_v_t_40
T_15_13_sp4_v_t_40
T_16_13_sp4_h_l_10
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_3/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_1568_cascade_
T_18_14_wire_logic_cluster/lc_6/ltout
T_18_14_wire_logic_cluster/lc_7/in_2

End 

Net : comm_buf_2_1
T_18_16_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g3_6
T_17_16_wire_logic_cluster/lc_3/in_0

End 

Net : ADC_VDC.genclk.n19438
T_19_10_wire_logic_cluster/lc_5/cout
T_19_10_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19423
T_15_10_wire_logic_cluster/lc_5/cout
T_15_10_wire_logic_cluster/lc_6/in_3

Net : buf_cfgRTD_2
T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_0/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_2/in_3

T_12_16_wire_logic_cluster/lc_2/out
T_10_16_sp4_h_l_1
T_9_16_lc_trk_g1_1
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_12_16_wire_logic_cluster/lc_2/out
T_7_16_sp12_h_l_0
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_1/in_0

T_12_16_wire_logic_cluster/lc_2/out
T_7_16_sp12_h_l_0
T_12_16_sp4_h_l_7
T_11_12_sp4_v_t_37
T_10_14_lc_trk_g0_0
T_10_14_wire_logic_cluster/lc_1/in_1

End 

Net : n21982
T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_4/in_3

End 

Net : n21979_cascade_
T_17_17_wire_logic_cluster/lc_0/ltout
T_17_17_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_2_0
T_18_16_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g3_0
T_19_17_input_2_7
T_19_17_wire_logic_cluster/lc_7/in_2

End 

Net : comm_buf_0_2
T_14_17_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp12_h_l_0
T_20_17_sp4_h_l_9
T_19_17_sp4_v_t_44
T_19_21_lc_trk_g0_1
T_19_21_input_2_5
T_19_21_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_41
T_14_19_sp4_v_t_41
T_14_23_sp4_v_t_37
T_14_24_lc_trk_g3_5
T_14_24_input_2_4
T_14_24_wire_logic_cluster/lc_4/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_41
T_14_19_sp4_v_t_41
T_15_23_sp4_h_l_4
T_15_23_lc_trk_g1_1
T_15_23_input_2_4
T_15_23_wire_logic_cluster/lc_4/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_41
T_15_19_sp4_h_l_4
T_19_19_sp4_h_l_7
T_19_19_lc_trk_g1_2
T_19_19_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_16_14_sp4_h_l_5
T_18_14_lc_trk_g2_0
T_18_14_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_13_17_sp12_h_l_0
T_12_5_sp12_v_t_23
T_12_16_lc_trk_g3_3
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_15_18_sp4_v_t_37
T_15_22_lc_trk_g1_0
T_15_22_input_2_5
T_15_22_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_15_18_sp4_v_t_37
T_15_21_lc_trk_g0_5
T_15_21_input_2_3
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.genclk.n21169_cascade_
T_16_10_wire_logic_cluster/lc_0/ltout
T_16_10_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.genclk.t0off_6
T_15_9_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g2_6
T_16_10_wire_logic_cluster/lc_0/in_0

T_15_9_wire_logic_cluster/lc_6/out
T_15_9_lc_trk_g2_6
T_15_9_input_2_6
T_15_9_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VDC.genclk.t0off_4
T_15_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g2_4
T_16_10_input_2_0
T_16_10_wire_logic_cluster/lc_0/in_2

T_15_9_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g0_4
T_15_9_input_2_4
T_15_9_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n14593
T_20_11_wire_logic_cluster/lc_0/out
T_19_11_sp4_h_l_8
T_18_11_sp4_v_t_45
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_0/in_3

T_20_11_wire_logic_cluster/lc_0/out
T_20_12_lc_trk_g1_0
T_20_12_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.iclk_N_754
T_23_11_wire_logic_cluster/lc_3/out
T_24_10_sp4_v_t_39
T_21_10_sp4_h_l_8
T_23_10_lc_trk_g3_5
T_23_10_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VAC.n14829
T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_11_21_sp4_v_t_41
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_5/s_r

T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_11_21_sp4_v_t_41
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_5/s_r

T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_11_21_sp4_v_t_41
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_5/s_r

T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_11_21_sp4_v_t_41
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_5/s_r

T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_11_21_sp4_v_t_41
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_5/s_r

T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_11_21_sp4_v_t_41
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_5/s_r

T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_11_21_sp4_v_t_41
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_5/s_r

T_11_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_10
T_11_21_sp4_v_t_41
T_11_23_lc_trk_g2_4
T_11_23_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VAC.n12556_cascade_
T_11_21_wire_logic_cluster/lc_4/ltout
T_11_21_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadcbuf_27
T_13_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_3/in_1

T_13_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g2_3
T_12_14_wire_logic_cluster/lc_4/in_3

End 

Net : n19341
T_16_18_wire_logic_cluster/lc_6/cout
T_16_18_wire_logic_cluster/lc_7/in_3

Net : comm_buf_5_6
T_18_17_wire_logic_cluster/lc_2/out
T_19_17_sp4_h_l_4
T_18_17_sp4_v_t_47
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_4/in_0

End 

Net : ADC_VDC.n19373
T_13_12_wire_logic_cluster/lc_1/cout
T_13_12_wire_logic_cluster/lc_2/in_3

Net : n19459
T_21_16_wire_logic_cluster/lc_4/cout
T_21_16_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19437
T_19_10_wire_logic_cluster/lc_4/cout
T_19_10_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19422
T_15_10_wire_logic_cluster/lc_4/cout
T_15_10_wire_logic_cluster/lc_5/in_3

Net : buf_data_vac_19
T_8_15_wire_bram/ram/RDATA_9
T_7_15_sp12_h_l_0
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_5/in_1

End 

Net : n17393
T_19_15_wire_logic_cluster/lc_4/out
T_20_13_sp4_v_t_36
T_20_9_sp4_v_t_41
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_19_15_wire_logic_cluster/lc_4/out
T_20_13_sp4_v_t_36
T_20_9_sp4_v_t_41
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_5/s_r

End 

Net : clk_cnt_0
T_20_13_wire_logic_cluster/lc_1/out
T_20_11_sp4_v_t_47
T_19_15_lc_trk_g2_2
T_19_15_wire_logic_cluster/lc_4/in_0

T_20_13_wire_logic_cluster/lc_1/out
T_20_10_sp12_v_t_22
T_20_17_lc_trk_g3_2
T_20_17_wire_logic_cluster/lc_0/in_3

T_20_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_0/in_0

T_20_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_1/in_3

End 

Net : data_idxvec_2
T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g2_2
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

T_16_18_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_0/in_0

End 

Net : data_idxvec_10
T_16_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_9
T_15_15_sp4_v_t_44
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_2/in_0

T_16_19_wire_logic_cluster/lc_2/out
T_16_19_sp4_h_l_9
T_16_19_lc_trk_g0_4
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

End 

Net : n22033_cascade_
T_14_18_wire_logic_cluster/lc_3/ltout
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : VAC_OSR1
T_15_22_wire_logic_cluster/lc_7/out
T_15_21_sp4_v_t_46
T_15_17_sp4_v_t_46
T_14_18_lc_trk_g3_6
T_14_18_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_15_22_lc_trk_g1_7
T_15_22_wire_logic_cluster/lc_7/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_15_17_sp12_v_t_22
T_4_17_sp12_h_l_1
T_3_17_sp12_v_t_22
T_3_26_sp4_v_t_36
T_0_30_span4_horz_12
T_0_30_lc_trk_g0_4
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : n22036_cascade_
T_14_18_wire_logic_cluster/lc_4/ltout
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : clk_cnt_1
T_20_13_wire_logic_cluster/lc_0/out
T_20_11_sp4_v_t_45
T_19_15_lc_trk_g2_0
T_19_15_input_2_4
T_19_15_wire_logic_cluster/lc_4/in_2

T_20_13_wire_logic_cluster/lc_0/out
T_20_9_sp12_v_t_23
T_20_17_lc_trk_g3_0
T_20_17_wire_logic_cluster/lc_0/in_1

T_20_13_wire_logic_cluster/lc_0/out
T_20_13_lc_trk_g1_0
T_20_13_wire_logic_cluster/lc_0/in_3

End 

Net : n2_adj_1562
T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadcbuf_28
T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_3/in_3

End 

Net : buf_dds1_6
T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_40
T_15_19_sp4_h_l_11
T_14_19_sp4_v_t_46
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g0_4
T_18_20_wire_logic_cluster/lc_4/in_0

End 

Net : buf_cfgRTD_0
T_12_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_2/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_4/in_3

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_3/in_1

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_15_lc_trk_g1_5
T_10_15_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_4/out
T_11_16_sp4_h_l_0
T_10_12_sp4_v_t_37
T_10_14_lc_trk_g3_0
T_10_14_input_2_7
T_10_14_wire_logic_cluster/lc_7/in_2

End 

Net : n19340
T_16_18_wire_logic_cluster/lc_5/cout
T_16_18_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.n19372
T_13_12_wire_logic_cluster/lc_0/cout
T_13_12_wire_logic_cluster/lc_1/in_3

Net : RTD.n33
T_9_12_wire_logic_cluster/lc_3/out
T_10_13_lc_trk_g3_3
T_10_13_input_2_4
T_10_13_wire_logic_cluster/lc_4/in_2

End 

Net : n21988_cascade_
T_18_14_wire_logic_cluster/lc_1/ltout
T_18_14_wire_logic_cluster/lc_2/in_2

End 

Net : n21985_cascade_
T_18_14_wire_logic_cluster/lc_0/ltout
T_18_14_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_IAC.n12459
T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_11_23_sp4_v_t_47
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_11_23_sp4_v_t_47
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_11_23_sp4_v_t_47
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_11_23_sp4_v_t_47
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_11_23_sp4_v_t_47
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_11_23_sp4_v_t_47
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_11_23_sp4_v_t_47
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

T_11_24_wire_logic_cluster/lc_4/out
T_11_23_sp4_v_t_40
T_12_23_sp4_h_l_10
T_11_23_sp4_v_t_47
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.genclk.div_state_1__N_1266
T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_43
T_19_10_lc_trk_g3_3
T_19_10_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_43
T_19_10_lc_trk_g3_3
T_19_10_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_43
T_19_10_lc_trk_g3_3
T_19_10_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_43
T_19_10_lc_trk_g3_3
T_19_10_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_43
T_19_10_lc_trk_g3_3
T_19_10_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_43
T_19_10_lc_trk_g3_3
T_19_10_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_43
T_19_10_lc_trk_g3_3
T_19_10_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_1
T_20_7_sp4_v_t_43
T_19_10_lc_trk_g3_3
T_19_10_wire_logic_cluster/lc_2/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_5
T_20_7_sp4_v_t_47
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_6/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_5
T_20_7_sp4_v_t_47
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_6/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_5
T_20_7_sp4_v_t_47
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_6/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_5
T_20_7_sp4_v_t_47
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_6/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_5
T_20_7_sp4_v_t_47
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_6/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_5
T_20_7_sp4_v_t_47
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_6/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_5
T_20_7_sp4_v_t_47
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_6/cen

T_17_11_wire_logic_cluster/lc_0/out
T_17_11_sp4_h_l_5
T_21_11_sp4_h_l_5
T_20_7_sp4_v_t_47
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_6/cen

End 

Net : ADC_VDC.n19370
T_13_11_wire_logic_cluster/lc_6/cout
T_13_11_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.genclk.n19421
T_15_10_wire_logic_cluster/lc_3/cout
T_15_10_wire_logic_cluster/lc_4/in_3

Net : data_idxvec_3
T_16_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_39
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.genclk.n19436
T_19_10_wire_logic_cluster/lc_3/cout
T_19_10_wire_logic_cluster/lc_4/in_3

Net : n19458
T_21_16_wire_logic_cluster/lc_3/cout
T_21_16_wire_logic_cluster/lc_4/in_3

Net : buf_dds0_10
T_15_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g3_4
T_15_23_input_2_7
T_15_23_wire_logic_cluster/lc_7/in_2

T_15_23_wire_logic_cluster/lc_4/out
T_16_22_sp4_v_t_41
T_16_25_lc_trk_g0_1
T_16_25_wire_logic_cluster/lc_0/in_1

T_15_23_wire_logic_cluster/lc_4/out
T_15_23_lc_trk_g3_4
T_15_23_wire_logic_cluster/lc_4/in_1

End 

Net : buf_data_vac_7
T_25_17_wire_bram/ram/RDATA_9
T_16_17_sp12_h_l_0
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_1/in_3

End 

Net : RTD.n4
T_9_12_wire_logic_cluster/lc_7/out
T_9_7_sp12_v_t_22
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_3/in_0

End 

Net : n21206
T_12_10_wire_logic_cluster/lc_5/out
T_11_10_sp4_h_l_2
T_10_10_sp4_v_t_45
T_10_11_lc_trk_g2_5
T_10_11_wire_logic_cluster/lc_0/in_3

End 

Net : bit_cnt_3
T_10_10_wire_logic_cluster/lc_0/out
T_10_10_sp4_h_l_5
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_5/in_3

T_10_10_wire_logic_cluster/lc_0/out
T_10_10_sp4_h_l_5
T_10_10_lc_trk_g0_0
T_10_10_input_2_0
T_10_10_wire_logic_cluster/lc_0/in_2

End 

Net : n12853
T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_sp4_v_t_41
T_12_13_lc_trk_g2_4
T_12_13_input_2_2
T_12_13_wire_logic_cluster/lc_2/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_sp4_v_t_41
T_12_12_lc_trk_g2_1
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_sp4_v_t_41
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_0/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_sp4_v_t_41
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_2/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_sp4_v_t_41
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_4/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_sp4_v_t_41
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_6/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g0_1
T_14_11_wire_logic_cluster/lc_3/in_0

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_lc_trk_g0_2
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_lc_trk_g0_2
T_12_11_input_2_4
T_12_11_wire_logic_cluster/lc_4/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_lc_trk_g0_2
T_12_11_input_2_2
T_12_11_wire_logic_cluster/lc_2/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_lc_trk_g0_2
T_12_11_input_2_0
T_12_11_wire_logic_cluster/lc_0/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g0_1
T_14_11_wire_logic_cluster/lc_0/in_1

T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g0_1
T_14_11_input_2_5
T_14_11_wire_logic_cluster/lc_5/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_14_11_lc_trk_g0_1
T_14_11_input_2_7
T_14_11_wire_logic_cluster/lc_7/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_47
T_14_12_lc_trk_g1_7
T_14_12_input_2_4
T_14_12_wire_logic_cluster/lc_4/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_47
T_14_12_lc_trk_g1_7
T_14_12_input_2_0
T_14_12_wire_logic_cluster/lc_0/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_47
T_14_12_lc_trk_g1_7
T_14_12_input_2_2
T_14_12_wire_logic_cluster/lc_2/in_2

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_3/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_13_11_sp4_h_l_10
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_7/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_47
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_3/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_47
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_1/in_3

T_14_11_wire_logic_cluster/lc_1/out
T_14_9_sp4_v_t_47
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_7/in_3

End 

Net : comm_spi.n14611
T_17_14_wire_logic_cluster/lc_0/out
T_14_14_sp12_h_l_0
T_19_14_sp4_h_l_7
T_22_10_sp4_v_t_42
T_22_12_lc_trk_g2_7
T_22_12_wire_logic_cluster/lc_0/in_1

T_17_14_wire_logic_cluster/lc_0/out
T_14_14_sp12_h_l_0
T_19_14_sp4_h_l_7
T_22_10_sp4_v_t_42
T_22_13_lc_trk_g1_2
T_22_13_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n14600
T_18_9_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_1/in_3

End 

Net : comm_spi.n14592
T_20_10_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_45
T_20_12_lc_trk_g0_0
T_20_12_wire_logic_cluster/lc_0/in_0

T_20_10_wire_logic_cluster/lc_0/out
T_19_10_sp4_h_l_8
T_18_10_sp4_v_t_45
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_4_2
T_16_17_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_18_14_lc_trk_g1_0
T_18_14_wire_logic_cluster/lc_6/in_3

End 

Net : comm_buf_2_5
T_19_18_wire_logic_cluster/lc_2/out
T_19_18_lc_trk_g2_2
T_19_18_wire_logic_cluster/lc_4/in_0

End 

Net : n19339
T_16_18_wire_logic_cluster/lc_4/cout
T_16_18_wire_logic_cluster/lc_5/in_3

Net : cmd_rdadcbuf_29
T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_5/in_1

T_13_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_9_6_0_
T_13_12_wire_logic_cluster/carry_in_mux/cout
T_13_12_wire_logic_cluster/lc_0/in_3

Net : comm_buf_3_4
T_14_15_wire_logic_cluster/lc_4/out
T_15_15_sp4_h_l_8
T_19_15_sp4_h_l_11
T_22_15_sp4_v_t_46
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_7/in_3

End 

Net : comm_buf_6_2
T_15_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_0
T_19_11_sp4_v_t_43
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_44
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_4/in_3

End 

Net : n2_adj_1565
T_22_16_wire_logic_cluster/lc_7/out
T_22_16_lc_trk_g1_7
T_22_16_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n19369
T_13_11_wire_logic_cluster/lc_5/cout
T_13_11_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19435
T_19_10_wire_logic_cluster/lc_2/cout
T_19_10_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19420
T_15_10_wire_logic_cluster/lc_2/cout
T_15_10_wire_logic_cluster/lc_3/in_3

Net : n19457
T_21_16_wire_logic_cluster/lc_2/cout
T_21_16_wire_logic_cluster/lc_3/in_3

Net : comm_spi.iclk_N_755
T_24_11_wire_logic_cluster/lc_0/out
T_24_9_sp4_v_t_45
T_24_10_lc_trk_g3_5
T_24_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_buf_3_3
T_14_15_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_39
T_15_17_sp4_h_l_8
T_17_17_lc_trk_g3_5
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

End 

Net : data_idxvec_4
T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g2_4
T_16_18_input_2_4
T_16_18_wire_logic_cluster/lc_4/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_36
T_17_20_lc_trk_g1_1
T_17_20_wire_logic_cluster/lc_2/in_0

End 

Net : RTD.n11673
T_6_11_wire_logic_cluster/lc_7/out
T_6_6_sp12_v_t_22
T_6_13_lc_trk_g2_2
T_6_13_wire_logic_cluster/lc_0/cen

End 

Net : ADC_VDC.n19409
T_15_14_wire_logic_cluster/lc_2/cout
T_15_14_wire_logic_cluster/lc_3/in_3

End 

Net : comm_spi.imosi_N_744
T_19_12_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g1_5
T_19_11_wire_logic_cluster/lc_5/s_r

End 

Net : cmd_rdadctmp_11
T_9_18_wire_logic_cluster/lc_5/out
T_9_18_sp12_h_l_1
T_21_18_sp12_h_l_1
T_23_18_sp4_h_l_2
T_22_18_sp4_v_t_45
T_22_22_lc_trk_g0_0
T_22_22_input_2_0
T_22_22_wire_logic_cluster/lc_0/in_2

T_9_18_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_47
T_9_17_lc_trk_g0_7
T_9_17_input_2_5
T_9_17_wire_logic_cluster/lc_5/in_2

T_9_18_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g2_5
T_9_18_wire_logic_cluster/lc_5/in_0

End 

Net : cmd_rdadctmp_16
T_21_20_wire_logic_cluster/lc_6/out
T_21_14_sp12_v_t_23
T_10_26_sp12_h_l_0
T_13_26_sp4_h_l_5
T_12_22_sp4_v_t_47
T_12_23_lc_trk_g3_7
T_12_23_input_2_0
T_12_23_wire_logic_cluster/lc_0/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_17_sp4_v_t_36
T_18_21_sp4_h_l_6
T_14_21_sp4_h_l_9
T_10_21_sp4_h_l_5
T_10_21_lc_trk_g1_0
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

T_21_20_wire_logic_cluster/lc_6/out
T_21_20_lc_trk_g3_6
T_21_20_wire_logic_cluster/lc_6/in_1

End 

Net : n19338
T_16_18_wire_logic_cluster/lc_3/cout
T_16_18_wire_logic_cluster/lc_4/in_3

Net : secclk_cnt_20
T_21_17_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_2/in_0

T_21_17_wire_logic_cluster/lc_4/out
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadcbuf_30
T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_6/in_3

End 

Net : ADC_VDC.n19368
T_13_11_wire_logic_cluster/lc_4/cout
T_13_11_wire_logic_cluster/lc_5/in_3

Net : data_idxvec_5
T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_5/in_1

T_16_18_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_42
T_16_20_lc_trk_g1_2
T_16_20_wire_logic_cluster/lc_2/in_1

End 

Net : n19456
T_21_16_wire_logic_cluster/lc_1/cout
T_21_16_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19434
T_19_10_wire_logic_cluster/lc_1/cout
T_19_10_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19419
T_15_10_wire_logic_cluster/lc_1/cout
T_15_10_wire_logic_cluster/lc_2/in_3

Net : comm_buf_5_2
T_18_17_wire_logic_cluster/lc_6/out
T_18_11_sp12_v_t_23
T_18_14_lc_trk_g2_3
T_18_14_wire_logic_cluster/lc_6/in_1

End 

Net : n14_adj_1552_cascade_
T_19_19_wire_logic_cluster/lc_2/ltout
T_19_19_wire_logic_cluster/lc_3/in_2

End 

Net : buf_dds0_13
T_14_24_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_43
T_14_16_sp4_v_t_44
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_4/in_1

T_14_24_wire_logic_cluster/lc_3/out
T_14_21_sp4_v_t_46
T_15_25_sp4_h_l_11
T_16_25_lc_trk_g3_3
T_16_25_wire_logic_cluster/lc_3/in_3

T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n20618_cascade_
T_15_11_wire_logic_cluster/lc_4/ltout
T_15_11_wire_logic_cluster/lc_5/in_2

End 

Net : CLK_DDS.n16711
T_10_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_36
T_10_10_lc_trk_g2_4
T_10_10_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_36
T_10_10_lc_trk_g2_4
T_10_10_wire_logic_cluster/lc_5/s_r

T_10_12_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_36
T_10_10_lc_trk_g2_4
T_10_10_wire_logic_cluster/lc_5/s_r

End 

Net : ADC_VDC.genclk.div_state_0
T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g2_3
T_16_9_wire_logic_cluster/lc_4/in_1

T_17_9_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g1_3
T_16_10_wire_logic_cluster/lc_5/in_3

T_17_9_wire_logic_cluster/lc_3/out
T_17_0_span12_vert_22
T_17_11_lc_trk_g2_2
T_17_11_input_2_2
T_17_11_wire_logic_cluster/lc_2/in_2

T_17_9_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_39
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_1/in_1

T_17_9_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_4_0
T_16_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_0
T_19_17_lc_trk_g2_5
T_19_17_wire_logic_cluster/lc_4/in_1

End 

Net : n14_adj_1577
T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VAC.n12556
T_11_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

T_11_21_wire_logic_cluster/lc_4/out
T_12_21_sp4_h_l_8
T_11_21_sp4_v_t_39
T_11_23_lc_trk_g2_2
T_11_23_wire_logic_cluster/lc_7/cen

End 

Net : ADC_VDC.n19408
T_15_14_wire_logic_cluster/lc_1/cout
T_15_14_wire_logic_cluster/lc_2/in_3

Net : comm_buf_3_6
T_14_15_wire_logic_cluster/lc_2/out
T_15_15_sp4_h_l_4
T_18_15_sp4_v_t_44
T_17_18_lc_trk_g3_4
T_17_18_input_2_3
T_17_18_wire_logic_cluster/lc_3/in_2

End 

Net : comm_spi.n14603
T_24_15_wire_logic_cluster/lc_7/out
T_24_14_sp4_v_t_46
T_21_14_sp4_h_l_11
T_17_14_sp4_h_l_7
T_19_14_lc_trk_g3_2
T_19_14_wire_logic_cluster/lc_0/in_1

T_24_15_wire_logic_cluster/lc_7/out
T_14_15_sp12_h_l_1
T_19_15_lc_trk_g0_5
T_19_15_wire_logic_cluster/lc_0/in_1

End 

Net : n17331_cascade_
T_17_17_wire_logic_cluster/lc_5/ltout
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : n20903_cascade_
T_17_17_wire_logic_cluster/lc_6/ltout
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : n1_adj_1561_cascade_
T_17_18_wire_logic_cluster/lc_0/ltout
T_17_18_wire_logic_cluster/lc_1/in_2

End 

Net : n20783_cascade_
T_17_17_wire_logic_cluster/lc_3/ltout
T_17_17_wire_logic_cluster/lc_4/in_2

End 

Net : n4_adj_1567_cascade_
T_17_17_wire_logic_cluster/lc_2/ltout
T_17_17_wire_logic_cluster/lc_3/in_2

End 

Net : n19337
T_16_18_wire_logic_cluster/lc_2/cout
T_16_18_wire_logic_cluster/lc_3/in_3

Net : cmd_rdadcbuf_31
T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_7/in_1

T_13_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : ADC_VDC.n19367
T_13_11_wire_logic_cluster/lc_3/cout
T_13_11_wire_logic_cluster/lc_4/in_3

Net : SIG_DDS.bit_cnt_3
T_13_21_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_4/in_0

T_13_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.genclk.n19433
T_19_10_wire_logic_cluster/lc_0/cout
T_19_10_wire_logic_cluster/lc_1/in_3

Net : n19455
T_21_16_wire_logic_cluster/lc_0/cout
T_21_16_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19418
T_15_10_wire_logic_cluster/lc_0/cout
T_15_10_wire_logic_cluster/lc_1/in_3

Net : n20906_cascade_
T_18_14_wire_logic_cluster/lc_4/ltout
T_18_14_wire_logic_cluster/lc_5/in_2

End 

Net : n17304_cascade_
T_18_14_wire_logic_cluster/lc_3/ltout
T_18_14_wire_logic_cluster/lc_4/in_2

End 

Net : bit_cnt_0_adj_1449
T_11_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g1_5
T_12_10_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g2_5
T_10_10_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g2_5
T_10_10_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g2_5
T_10_10_wire_logic_cluster/lc_2/in_3

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g1_5
T_11_10_wire_logic_cluster/lc_5/in_3

End 

Net : RTD.mode
T_9_16_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_37
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_2/in_1

T_9_16_wire_logic_cluster/lc_0/out
T_9_12_sp12_v_t_23
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_4/in_1

T_9_16_wire_logic_cluster/lc_0/out
T_9_12_sp12_v_t_23
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_6/in_1

T_9_16_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_37
T_9_14_lc_trk_g3_0
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n19407
T_15_14_wire_logic_cluster/lc_0/cout
T_15_14_wire_logic_cluster/lc_1/in_3

Net : cmd_rdadcbuf_32
T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g2_0
T_12_14_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_2_4
T_18_16_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_42
T_20_16_sp4_h_l_7
T_22_16_lc_trk_g3_2
T_22_16_input_2_7
T_22_16_wire_logic_cluster/lc_7/in_2

End 

Net : n19336
T_16_18_wire_logic_cluster/lc_1/cout
T_16_18_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.n19366
T_13_11_wire_logic_cluster/lc_2/cout
T_13_11_wire_logic_cluster/lc_3/in_3

Net : bfn_17_10_0_
T_21_16_wire_logic_cluster/carry_in_mux/cout
T_21_16_wire_logic_cluster/lc_0/in_3

Net : bfn_15_4_0_
T_19_10_wire_logic_cluster/carry_in_mux/cout
T_19_10_wire_logic_cluster/lc_0/in_3

Net : bfn_11_4_0_
T_15_10_wire_logic_cluster/carry_in_mux/cout
T_15_10_wire_logic_cluster/lc_0/in_3

Net : RTD.n17638_cascade_
T_10_12_wire_logic_cluster/lc_2/ltout
T_10_12_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VDC.n11662
T_16_13_wire_logic_cluster/lc_0/out
T_15_13_sp4_h_l_8
T_14_9_sp4_v_t_45
T_14_12_lc_trk_g0_5
T_14_12_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_IAC.n12459_cascade_
T_11_24_wire_logic_cluster/lc_4/ltout
T_11_24_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_IAC.n14791
T_11_24_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/s_r

T_11_24_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/s_r

T_11_24_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/s_r

T_11_24_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/s_r

T_11_24_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/s_r

T_11_24_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/s_r

T_11_24_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/s_r

T_11_24_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_11_8_0_
T_15_14_wire_logic_cluster/carry_in_mux/cout
T_15_14_wire_logic_cluster/lc_0/in_3

Net : comm_buf_4_6
T_16_17_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_4/in_1

End 

Net : n14465
T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g2_7
T_7_15_wire_logic_cluster/lc_2/in_1

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g2_7
T_7_15_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g1_7
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g2_7
T_7_15_input_2_1
T_7_15_wire_logic_cluster/lc_1/in_2

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g2_7
T_7_15_input_2_3
T_7_15_wire_logic_cluster/lc_3/in_2

T_7_15_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g2_7
T_7_15_input_2_5
T_7_15_wire_logic_cluster/lc_5/in_2

End 

Net : n8_adj_1409
T_10_12_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g0_5
T_10_11_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadcbuf_33
T_13_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_2/in_3

End 

Net : comm_buf_2_6
T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : ADC_VDC.n13020
T_14_14_wire_logic_cluster/lc_1/out
T_13_14_sp4_h_l_10
T_14_14_lc_trk_g2_2
T_14_14_wire_logic_cluster/lc_1/cen

End 

Net : n19335
T_16_18_wire_logic_cluster/lc_0/cout
T_16_18_wire_logic_cluster/lc_1/in_3

Net : ADC_VAC.n21031_cascade_
T_11_22_wire_logic_cluster/lc_4/ltout
T_11_22_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_VAC.n20747_cascade_
T_11_22_wire_logic_cluster/lc_2/ltout
T_11_22_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VAC.n20763_cascade_
T_11_22_wire_logic_cluster/lc_3/ltout
T_11_22_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_VAC.bit_cnt_4
T_11_23_wire_logic_cluster/lc_4/out
T_11_21_sp4_v_t_37
T_11_22_lc_trk_g3_5
T_11_22_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_4/out
T_11_23_lc_trk_g3_4
T_11_23_wire_logic_cluster/lc_4/in_1

End 

Net : cmd_rdadcbuf_34
T_14_14_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_46
T_11_15_sp4_h_l_4
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_2/in_0

End 

Net : comm_buf_5_0
T_18_17_wire_logic_cluster/lc_0/out
T_18_14_sp4_v_t_40
T_19_14_sp4_h_l_10
T_18_14_lc_trk_g1_2
T_18_14_wire_logic_cluster/lc_3/in_0

End 

Net : bit_cnt_1
T_10_10_wire_logic_cluster/lc_2/out
T_11_9_sp4_v_t_37
T_10_12_lc_trk_g2_5
T_10_12_input_2_5
T_10_12_wire_logic_cluster/lc_5/in_2

T_10_10_wire_logic_cluster/lc_2/out
T_10_10_lc_trk_g3_2
T_10_10_wire_logic_cluster/lc_2/in_1

T_10_10_wire_logic_cluster/lc_2/out
T_10_10_lc_trk_g3_2
T_10_10_input_2_1
T_10_10_wire_logic_cluster/lc_1/in_2

T_10_10_wire_logic_cluster/lc_2/out
T_10_10_lc_trk_g3_2
T_10_10_wire_logic_cluster/lc_0/in_3

End 

Net : n20792_cascade_
T_22_17_wire_logic_cluster/lc_3/ltout
T_22_17_wire_logic_cluster/lc_4/in_2

End 

Net : comm_buf_4_1
T_16_17_wire_logic_cluster/lc_7/out
T_16_17_sp4_h_l_3
T_20_17_sp4_h_l_6
T_22_17_lc_trk_g2_3
T_22_17_wire_logic_cluster/lc_2/in_1

End 

Net : n4_adj_1569_cascade_
T_22_17_wire_logic_cluster/lc_2/ltout
T_22_17_wire_logic_cluster/lc_3/in_2

End 

Net : comm_buf_3_5
T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_18_15_sp4_h_l_7
T_17_15_sp4_v_t_42
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_6/in_1

End 

Net : n11727
T_17_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g2_2
T_16_14_wire_logic_cluster/lc_3/cen

End 

Net : wdtick_flag
T_16_15_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_2/in_3

T_16_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_0/out
T_13_15_sp12_h_l_0
T_24_15_sp12_v_t_23
T_24_19_sp4_v_t_41
T_23_23_lc_trk_g1_4
T_23_23_wire_logic_cluster/lc_2/in_3

End 

Net : n2_adj_1559_cascade_
T_18_13_wire_logic_cluster/lc_0/ltout
T_18_13_wire_logic_cluster/lc_1/in_2

End 

Net : comm_buf_3_7
T_14_15_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_47
T_15_13_sp4_h_l_3
T_19_13_sp4_h_l_11
T_18_13_lc_trk_g1_3
T_18_13_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_15_adj_1428
T_19_17_wire_logic_cluster/lc_1/out
T_20_17_sp4_h_l_2
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_5
T_11_17_sp4_v_t_46
T_11_20_lc_trk_g0_6
T_11_20_input_2_4
T_11_20_wire_logic_cluster/lc_4/in_2

T_19_17_wire_logic_cluster/lc_1/out
T_18_17_sp4_h_l_10
T_21_17_sp4_v_t_47
T_21_20_lc_trk_g1_7
T_21_20_input_2_4
T_21_20_wire_logic_cluster/lc_4/in_2

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g0_1
T_19_17_wire_logic_cluster/lc_1/in_0

End 

Net : SIG_DDS.n10_cascade_
T_13_20_wire_logic_cluster/lc_0/ltout
T_13_20_wire_logic_cluster/lc_1/in_2

End 

Net : adress_6
T_7_15_wire_logic_cluster/lc_5/out
T_6_15_sp4_h_l_2
T_10_15_sp4_h_l_10
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_5/in_1

End 

Net : bit_cnt_2
T_10_10_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_47
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_5/in_3

T_10_10_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_0/in_0

T_10_10_wire_logic_cluster/lc_1/out
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_1/in_3

End 

Net : bit_cnt_0
T_20_25_wire_logic_cluster/lc_7/out
T_20_20_sp12_v_t_22
T_9_20_sp12_h_l_1
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_0/in_3

T_20_25_wire_logic_cluster/lc_7/out
T_18_25_sp4_h_l_11
T_17_21_sp4_v_t_41
T_14_21_sp4_h_l_10
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_4/in_0

T_20_25_wire_logic_cluster/lc_7/out
T_18_25_sp4_h_l_11
T_17_21_sp4_v_t_41
T_14_21_sp4_h_l_10
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_0/in_0

T_20_25_wire_logic_cluster/lc_7/out
T_18_25_sp4_h_l_11
T_17_21_sp4_v_t_41
T_14_21_sp4_h_l_10
T_13_21_lc_trk_g0_2
T_13_21_wire_logic_cluster/lc_1/in_3

T_20_25_wire_logic_cluster/lc_7/out
T_20_25_lc_trk_g2_7
T_20_25_input_2_7
T_20_25_wire_logic_cluster/lc_7/in_2

End 

Net : n19445
T_26_17_wire_logic_cluster/lc_5/cout
T_26_17_wire_logic_cluster/lc_6/in_3

Net : comm_buf_2_3
T_18_16_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_0/in_0

End 

Net : comm_buf_3_2
T_14_15_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_45
T_16_14_sp4_h_l_8
T_18_14_lc_trk_g2_5
T_18_14_wire_logic_cluster/lc_0/in_3

End 

Net : comm_buf_6_1
T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_21_17_sp4_h_l_8
T_22_17_lc_trk_g2_0
T_22_17_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_7/in_0

End 

Net : comm_buf_5_1
T_18_17_wire_logic_cluster/lc_7/out
T_16_17_sp12_h_l_1
T_22_17_lc_trk_g0_6
T_22_17_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_VAC.n19363
T_11_23_wire_logic_cluster/lc_6/cout
T_11_23_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.n19405
T_15_13_wire_logic_cluster/lc_6/cout
T_15_13_wire_logic_cluster/lc_7/in_3

Net : ADC_IAC.n19356
T_11_25_wire_logic_cluster/lc_6/cout
T_11_25_wire_logic_cluster/lc_7/in_3

End 

Net : n19453
T_21_15_wire_logic_cluster/lc_6/cout
T_21_15_wire_logic_cluster/lc_7/in_3

Net : ADC_VDC.genclk.n19416
T_15_9_wire_logic_cluster/lc_6/cout
T_15_9_wire_logic_cluster/lc_7/in_3

Net : ADC_IAC.bit_cnt_0
T_11_25_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g3_0
T_11_25_wire_logic_cluster/lc_0/in_1

T_11_25_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g0_0
T_12_25_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VAC.bit_cnt_0
T_11_23_wire_logic_cluster/lc_0/out
T_11_23_lc_trk_g3_0
T_11_23_wire_logic_cluster/lc_0/in_1

T_11_23_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g0_0
T_11_22_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_VDC.n19475
T_17_12_wire_logic_cluster/lc_6/cout
T_17_12_wire_logic_cluster/lc_7/in_3

End 

Net : ADC_VDC.genclk.n19431
T_19_9_wire_logic_cluster/lc_6/cout
T_19_9_wire_logic_cluster/lc_7/in_3

Net : n13279_cascade_
T_6_14_wire_logic_cluster/lc_0/ltout
T_6_14_wire_logic_cluster/lc_1/in_2

End 

Net : comm_spi.n14607
T_19_15_wire_logic_cluster/lc_0/out
T_19_15_sp4_h_l_5
T_18_11_sp4_v_t_47
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_0/out
T_19_11_sp4_v_t_37
T_19_13_lc_trk_g3_0
T_19_13_wire_logic_cluster/lc_0/in_1

End 

Net : n19444
T_26_17_wire_logic_cluster/lc_4/cout
T_26_17_wire_logic_cluster/lc_5/in_3

Net : n20571
T_21_14_wire_logic_cluster/lc_3/out
T_21_14_lc_trk_g1_3
T_21_14_wire_logic_cluster/lc_2/in_0

End 

Net : n14_adj_1581
T_12_24_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g1_7
T_12_24_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n14599
T_17_10_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g1_0
T_17_9_wire_logic_cluster/lc_1/in_0

End 

Net : IAC_CS
T_12_24_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g1_0
T_12_24_input_2_7
T_12_24_wire_logic_cluster/lc_7/in_2

T_12_24_wire_logic_cluster/lc_0/out
T_12_20_sp12_v_t_23
T_0_32_span12_horz_0
T_8_32_sp4_h_l_9
T_7_32_sp4_v_t_38
T_7_33_lc_trk_g1_6
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADC_VDC.n19404
T_15_13_wire_logic_cluster/lc_5/cout
T_15_13_wire_logic_cluster/lc_6/in_3

Net : n19452
T_21_15_wire_logic_cluster/lc_5/cout
T_21_15_wire_logic_cluster/lc_6/in_3

Net : ADC_IAC.n19355
T_11_25_wire_logic_cluster/lc_5/cout
T_11_25_wire_logic_cluster/lc_6/in_3

Net : ADC_VAC.n19362
T_11_23_wire_logic_cluster/lc_5/cout
T_11_23_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19430
T_19_9_wire_logic_cluster/lc_5/cout
T_19_9_wire_logic_cluster/lc_6/in_3

Net : ADC_IAC.bit_cnt_1
T_11_25_wire_logic_cluster/lc_1/out
T_11_25_lc_trk_g3_1
T_11_25_wire_logic_cluster/lc_1/in_1

T_11_25_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g1_1
T_12_25_input_2_2
T_12_25_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VAC.bit_cnt_1
T_11_23_wire_logic_cluster/lc_1/out
T_11_23_lc_trk_g3_1
T_11_23_wire_logic_cluster/lc_1/in_1

T_11_23_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g1_1
T_11_22_input_2_2
T_11_22_wire_logic_cluster/lc_2/in_2

End 

Net : ADC_VDC.n19474
T_17_12_wire_logic_cluster/lc_5/cout
T_17_12_wire_logic_cluster/lc_6/in_3

Net : ADC_VDC.genclk.n19415
T_15_9_wire_logic_cluster/lc_5/cout
T_15_9_wire_logic_cluster/lc_6/in_3

Net : comm_buf_5_3
T_18_17_wire_logic_cluster/lc_5/out
T_17_17_sp4_h_l_2
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_IAC.n21007_cascade_
T_12_25_wire_logic_cluster/lc_4/ltout
T_12_25_wire_logic_cluster/lc_5/in_2

End 

Net : ADC_IAC.n20765_cascade_
T_12_25_wire_logic_cluster/lc_3/ltout
T_12_25_wire_logic_cluster/lc_4/in_2

End 

Net : ADC_IAC.n20753_cascade_
T_12_25_wire_logic_cluster/lc_2/ltout
T_12_25_wire_logic_cluster/lc_3/in_2

End 

Net : comm_buf_2_2
T_18_16_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_47
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_IAC.bit_cnt_4
T_11_25_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g0_4
T_12_25_wire_logic_cluster/lc_2/in_0

T_11_25_wire_logic_cluster/lc_4/out
T_11_25_lc_trk_g3_4
T_11_25_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_VAC.bit_cnt_3
T_11_23_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g0_3
T_11_22_wire_logic_cluster/lc_2/in_1

T_11_23_wire_logic_cluster/lc_3/out
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_3/in_1

End 

Net : ADC_IAC.bit_cnt_3
T_11_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_2/in_1

T_11_25_wire_logic_cluster/lc_3/out
T_11_25_lc_trk_g1_3
T_11_25_wire_logic_cluster/lc_3/in_1

End 

Net : comm_buf_3_0
T_14_15_wire_logic_cluster/lc_0/out
T_15_15_sp4_h_l_0
T_18_11_sp4_v_t_43
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_4/in_1

End 

Net : n19443
T_26_17_wire_logic_cluster/lc_3/cout
T_26_17_wire_logic_cluster/lc_4/in_3

Net : VAC_CS
T_9_21_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g1_6
T_9_21_input_2_1
T_9_21_wire_logic_cluster/lc_1/in_2

T_9_21_wire_logic_cluster/lc_6/out
T_8_21_sp4_h_l_4
T_7_21_sp4_v_t_41
T_4_25_sp4_h_l_9
T_0_25_span4_horz_20
T_0_25_lc_trk_g0_4
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : cmd_rdadctmp_12_adj_1431
T_11_19_wire_logic_cluster/lc_5/out
T_11_19_sp12_h_l_1
T_22_19_sp12_v_t_22
T_22_20_lc_trk_g2_6
T_22_20_input_2_4
T_22_20_wire_logic_cluster/lc_4/in_2

T_11_19_wire_logic_cluster/lc_5/out
T_12_19_sp4_h_l_10
T_16_19_sp4_h_l_10
T_19_19_sp4_v_t_47
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_1/in_3

T_11_19_wire_logic_cluster/lc_5/out
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_5/in_0

End 

Net : ADC_VDC.n19403
T_15_13_wire_logic_cluster/lc_4/cout
T_15_13_wire_logic_cluster/lc_5/in_3

Net : ADC_IAC.n19354
T_11_25_wire_logic_cluster/lc_4/cout
T_11_25_wire_logic_cluster/lc_5/in_3

Net : n19451
T_21_15_wire_logic_cluster/lc_4/cout
T_21_15_wire_logic_cluster/lc_5/in_3

Net : ADC_VAC.n19361
T_11_23_wire_logic_cluster/lc_4/cout
T_11_23_wire_logic_cluster/lc_5/in_3

Net : n11700_cascade_
T_7_13_wire_logic_cluster/lc_0/ltout
T_7_13_wire_logic_cluster/lc_1/in_2

End 

Net : ADC_VDC.genclk.n19414
T_15_9_wire_logic_cluster/lc_4/cout
T_15_9_wire_logic_cluster/lc_5/in_3

Net : buf_dds1_13
T_15_17_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_15_17_sp4_h_l_1
T_14_17_sp4_v_t_42
T_14_19_lc_trk_g3_7
T_14_19_wire_logic_cluster/lc_3/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VDC.n19473
T_17_12_wire_logic_cluster/lc_4/cout
T_17_12_wire_logic_cluster/lc_5/in_3

Net : ADC_VDC.genclk.n19429
T_19_9_wire_logic_cluster/lc_4/cout
T_19_9_wire_logic_cluster/lc_5/in_3

Net : ADC_IAC.bit_cnt_2
T_11_25_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g1_2
T_12_25_wire_logic_cluster/lc_2/in_3

T_11_25_wire_logic_cluster/lc_2/out
T_11_25_lc_trk_g1_2
T_11_25_wire_logic_cluster/lc_2/in_1

End 

Net : ADC_VAC.bit_cnt_2
T_11_23_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g1_2
T_11_22_wire_logic_cluster/lc_2/in_3

T_11_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g1_2
T_11_23_wire_logic_cluster/lc_2/in_1

End 

Net : comm_spi.bit_cnt_3
T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_6/in_0

T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_4/in_0

T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_2/in_0

T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_0/in_0

T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g1_6
T_17_15_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_6/out
T_16_15_sp12_h_l_0
T_22_15_lc_trk_g0_7
T_22_15_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_14_adj_1429
T_18_20_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_37
T_16_19_sp4_h_l_0
T_19_15_sp4_v_t_43
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g0_2
T_18_20_input_2_2
T_18_20_wire_logic_cluster/lc_2/in_2

T_18_20_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g2_2
T_19_21_input_2_4
T_19_21_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n14612
T_19_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_5
T_22_9_sp4_v_t_46
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_0/in_3

T_19_13_wire_logic_cluster/lc_0/out
T_16_13_sp12_h_l_0
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_0/in_3

End 

Net : n19442
T_26_17_wire_logic_cluster/lc_2/cout
T_26_17_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n19365
T_13_11_wire_logic_cluster/lc_1/cout
T_13_11_wire_logic_cluster/lc_2/in_3

Net : comm_buf_2_7
T_18_16_wire_logic_cluster/lc_1/out
T_18_5_sp12_v_t_22
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_0/in_1

End 

Net : n20573_cascade_
T_9_21_wire_logic_cluster/lc_5/ltout
T_9_21_wire_logic_cluster/lc_6/in_2

End 

Net : ADC_VAC.n19360
T_11_23_wire_logic_cluster/lc_3/cout
T_11_23_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n19402
T_15_13_wire_logic_cluster/lc_3/cout
T_15_13_wire_logic_cluster/lc_4/in_3

Net : ADC_IAC.n19353
T_11_25_wire_logic_cluster/lc_3/cout
T_11_25_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n19413
T_15_9_wire_logic_cluster/lc_3/cout
T_15_9_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.genclk.n19428
T_19_9_wire_logic_cluster/lc_3/cout
T_19_9_wire_logic_cluster/lc_4/in_3

Net : ADC_VDC.n19472
T_17_12_wire_logic_cluster/lc_3/cout
T_17_12_wire_logic_cluster/lc_4/in_3

Net : n19450
T_21_15_wire_logic_cluster/lc_3/cout
T_21_15_wire_logic_cluster/lc_4/in_3

Net : comm_spi.n14624
T_21_9_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_45
T_20_11_lc_trk_g2_0
T_20_11_wire_logic_cluster/lc_0/in_0

T_21_9_wire_logic_cluster/lc_0/out
T_20_10_lc_trk_g1_0
T_20_10_wire_logic_cluster/lc_0/in_3

End 

Net : n19441
T_26_17_wire_logic_cluster/lc_1/cout
T_26_17_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadctmp_7
T_12_21_wire_logic_cluster/lc_0/out
T_12_19_sp4_v_t_45
T_9_19_sp4_h_l_8
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_6/in_0

T_12_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g1_0
T_12_21_wire_logic_cluster/lc_0/in_1

End 

Net : ADC_VDC.n19364
T_13_11_wire_logic_cluster/lc_0/cout
T_13_11_wire_logic_cluster/lc_1/in_3

Net : cmd_rdadctmp_14
T_22_23_wire_logic_cluster/lc_2/out
T_22_23_sp4_h_l_9
T_21_19_sp4_v_t_44
T_21_20_lc_trk_g2_4
T_21_20_wire_logic_cluster/lc_5/in_1

T_22_23_wire_logic_cluster/lc_2/out
T_22_13_sp12_v_t_23
T_22_20_lc_trk_g2_3
T_22_20_input_2_3
T_22_20_wire_logic_cluster/lc_3/in_2

T_22_23_wire_logic_cluster/lc_2/out
T_22_23_lc_trk_g2_2
T_22_23_wire_logic_cluster/lc_2/in_0

End 

Net : ADC_IAC.bit_cnt_5
T_11_25_wire_logic_cluster/lc_5/out
T_12_24_sp4_v_t_43
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_4/in_0

T_11_25_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g3_5
T_11_25_wire_logic_cluster/lc_5/in_1

End 

Net : tmp_buf_15_adj_1448
T_14_19_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_46
T_15_19_sp4_v_t_39
T_14_21_lc_trk_g0_2
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_14_19_wire_logic_cluster/lc_5/out
T_15_15_sp4_v_t_46
T_12_15_sp4_h_l_11
T_11_15_lc_trk_g0_3
T_11_15_wire_logic_cluster/lc_4/in_1

End 

Net : ADC_IAC.bit_cnt_6
T_11_25_wire_logic_cluster/lc_6/out
T_12_25_lc_trk_g1_6
T_12_25_wire_logic_cluster/lc_3/in_0

T_11_25_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g1_6
T_11_25_wire_logic_cluster/lc_6/in_1

End 

Net : ADC_VAC.bit_cnt_6
T_11_23_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g1_6
T_11_22_wire_logic_cluster/lc_3/in_0

T_11_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g1_6
T_11_23_wire_logic_cluster/lc_6/in_1

End 

Net : comm_buf_5_5
T_18_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_5/in_0

End 

Net : comm_buf_4_3
T_16_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_2/in_1

End 

Net : cmd_rdadctmp_26
T_14_23_wire_logic_cluster/lc_4/out
T_15_23_sp4_h_l_8
T_11_23_sp4_h_l_11
T_12_23_lc_trk_g2_3
T_12_23_wire_logic_cluster/lc_2/in_1

T_14_23_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g0_4
T_14_23_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g0_4
T_13_24_input_2_6
T_13_24_wire_logic_cluster/lc_6/in_2

End 

Net : SIG_DDS.tmp_buf_6
T_18_25_wire_logic_cluster/lc_7/out
T_18_24_sp4_v_t_46
T_15_24_sp4_h_l_11
T_16_24_lc_trk_g2_3
T_16_24_wire_logic_cluster/lc_0/in_1

End 

Net : comm_buf_6_3
T_15_17_wire_logic_cluster/lc_5/out
T_16_17_sp4_h_l_10
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_3/in_1

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_5/in_0

End 

Net : ADC_VDC.n19471
T_17_12_wire_logic_cluster/lc_2/cout
T_17_12_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.n19401
T_15_13_wire_logic_cluster/lc_2/cout
T_15_13_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19427
T_19_9_wire_logic_cluster/lc_2/cout
T_19_9_wire_logic_cluster/lc_3/in_3

Net : ADC_VAC.n19359
T_11_23_wire_logic_cluster/lc_2/cout
T_11_23_wire_logic_cluster/lc_3/in_3

Net : ADC_VDC.genclk.n19412
T_15_9_wire_logic_cluster/lc_2/cout
T_15_9_wire_logic_cluster/lc_3/in_3

Net : ADC_IAC.n19352
T_11_25_wire_logic_cluster/lc_2/cout
T_11_25_wire_logic_cluster/lc_3/in_3

Net : n19449
T_21_15_wire_logic_cluster/lc_2/cout
T_21_15_wire_logic_cluster/lc_3/in_3

Net : cmd_rdadctmp_20_adj_1423
T_12_18_wire_logic_cluster/lc_7/out
T_13_17_sp4_v_t_47
T_10_17_sp4_h_l_10
T_10_17_lc_trk_g0_7
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g1_7
T_12_19_input_2_2
T_12_19_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_23
T_12_22_wire_logic_cluster/lc_3/out
T_12_19_sp4_v_t_46
T_13_19_sp4_h_l_4
T_13_19_lc_trk_g1_1
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

T_12_22_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_39
T_13_22_lc_trk_g3_7
T_13_22_input_2_0
T_13_22_wire_logic_cluster/lc_0/in_2

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g3_3
T_12_22_wire_logic_cluster/lc_3/in_3

End 

Net : SIG_DDS.tmp_buf_14
T_16_25_wire_logic_cluster/lc_4/out
T_14_25_sp4_h_l_5
T_18_25_sp4_h_l_8
T_19_25_lc_trk_g3_0
T_19_25_input_2_1
T_19_25_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_7_adj_1436
T_9_20_wire_logic_cluster/lc_0/out
T_8_20_sp4_h_l_8
T_11_16_sp4_v_t_45
T_11_19_lc_trk_g0_5
T_11_19_wire_logic_cluster/lc_6/in_3

T_9_20_wire_logic_cluster/lc_0/out
T_9_20_lc_trk_g0_0
T_9_20_wire_logic_cluster/lc_0/in_0

End 

Net : read_buf_7
T_6_16_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g1_2
T_6_15_input_2_3
T_6_15_wire_logic_cluster/lc_3/in_2

T_6_16_wire_logic_cluster/lc_2/out
T_6_13_sp4_v_t_44
T_6_14_lc_trk_g2_4
T_6_14_wire_logic_cluster/lc_3/in_3

T_6_16_wire_logic_cluster/lc_2/out
T_6_16_lc_trk_g3_2
T_6_16_wire_logic_cluster/lc_2/in_1

End 

Net : read_buf_4
T_7_16_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g2_4
T_6_15_input_2_2
T_6_15_wire_logic_cluster/lc_2/in_2

T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g0_4
T_7_16_wire_logic_cluster/lc_4/in_0

T_7_16_wire_logic_cluster/lc_4/out
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_5/in_0

End 

Net : ADC_VAC.bit_cnt_7
T_11_23_wire_logic_cluster/lc_7/out
T_11_22_lc_trk_g1_7
T_11_22_wire_logic_cluster/lc_3/in_3

T_11_23_wire_logic_cluster/lc_7/out
T_11_23_lc_trk_g1_7
T_11_23_wire_logic_cluster/lc_7/in_1

End 

Net : ADC_IAC.bit_cnt_7
T_11_25_wire_logic_cluster/lc_7/out
T_12_25_lc_trk_g1_7
T_12_25_wire_logic_cluster/lc_3/in_3

T_11_25_wire_logic_cluster/lc_7/out
T_11_25_lc_trk_g1_7
T_11_25_wire_logic_cluster/lc_7/in_1

End 

Net : comm_spi.n14604
T_24_14_wire_logic_cluster/lc_0/out
T_24_14_sp4_h_l_5
T_20_14_sp4_h_l_8
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_0/in_3

T_24_14_wire_logic_cluster/lc_0/out
T_24_14_sp4_h_l_5
T_20_14_sp4_h_l_8
T_19_14_sp4_v_t_45
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_0/in_3

End 

Net : ADC_VDC.n19400
T_15_13_wire_logic_cluster/lc_1/cout
T_15_13_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19411
T_15_9_wire_logic_cluster/lc_1/cout
T_15_9_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.genclk.n19426
T_19_9_wire_logic_cluster/lc_1/cout
T_19_9_wire_logic_cluster/lc_2/in_3

Net : ADC_VAC.n19358
T_11_23_wire_logic_cluster/lc_1/cout
T_11_23_wire_logic_cluster/lc_2/in_3

Net : ADC_IAC.n19351
T_11_25_wire_logic_cluster/lc_1/cout
T_11_25_wire_logic_cluster/lc_2/in_3

Net : ADC_VAC.bit_cnt_5
T_11_23_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g1_5
T_11_23_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g0_5
T_11_22_wire_logic_cluster/lc_4/in_1

End 

Net : n19448
T_21_15_wire_logic_cluster/lc_1/cout
T_21_15_wire_logic_cluster/lc_2/in_3

Net : ADC_VDC.n19470
T_17_12_wire_logic_cluster/lc_1/cout
T_17_12_wire_logic_cluster/lc_2/in_3

Net : cmd_rdadctmp_10_adj_1433
T_11_19_wire_logic_cluster/lc_3/out
T_11_10_sp12_v_t_22
T_11_17_lc_trk_g2_2
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_3/in_0

T_11_19_wire_logic_cluster/lc_3/out
T_10_19_lc_trk_g3_3
T_10_19_input_2_2
T_10_19_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_24
T_13_19_wire_logic_cluster/lc_2/out
T_13_17_sp12_v_t_23
T_13_24_lc_trk_g3_3
T_13_24_input_2_0
T_13_24_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_2/out
T_13_17_sp12_v_t_23
T_13_23_lc_trk_g2_4
T_13_23_wire_logic_cluster/lc_7/in_3

T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_2/in_1

End 

Net : CLK_DDS.tmp_buf_7
T_14_21_wire_logic_cluster/lc_7/out
T_14_16_sp12_v_t_22
T_14_19_lc_trk_g3_2
T_14_19_input_2_7
T_14_19_wire_logic_cluster/lc_7/in_2

End 

Net : read_buf_0
T_6_14_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g1_7
T_6_15_wire_logic_cluster/lc_5/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g2_7
T_6_14_wire_logic_cluster/lc_7/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g2_7
T_6_14_wire_logic_cluster/lc_4/in_1

End 

Net : RTD.cfg_tmp_7
T_10_14_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_41
T_7_12_sp4_h_l_10
T_9_12_lc_trk_g3_7
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_10_14_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g2_6
T_10_14_wire_logic_cluster/lc_7/in_1

End 

Net : adress_4
T_7_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_11
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_3/out
T_7_15_sp4_h_l_11
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_17
T_10_21_wire_logic_cluster/lc_7/out
T_10_21_sp4_h_l_3
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_7/in_0

T_10_21_wire_logic_cluster/lc_7/out
T_10_21_sp4_h_l_3
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_6/in_1

T_10_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_46
T_10_24_lc_trk_g0_3
T_10_24_input_2_3
T_10_24_wire_logic_cluster/lc_3/in_2

End 

Net : ADC_VAC.n19357
T_11_23_wire_logic_cluster/lc_0/cout
T_11_23_wire_logic_cluster/lc_1/in_3

Net : ADC_IAC.n19350
T_11_25_wire_logic_cluster/lc_0/cout
T_11_25_wire_logic_cluster/lc_1/in_3

Net : n19447
T_21_15_wire_logic_cluster/lc_0/cout
T_21_15_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n19399
T_15_13_wire_logic_cluster/lc_0/cout
T_15_13_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19410
T_15_9_wire_logic_cluster/lc_0/cout
T_15_9_wire_logic_cluster/lc_1/in_3

Net : n19440
T_26_17_wire_logic_cluster/lc_0/cout
T_26_17_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.n19469
T_17_12_wire_logic_cluster/lc_0/cout
T_17_12_wire_logic_cluster/lc_1/in_3

Net : ADC_VDC.genclk.n19425
T_19_9_wire_logic_cluster/lc_0/cout
T_19_9_wire_logic_cluster/lc_1/in_3

Net : cmd_rdadctmp_21_adj_1422
T_10_17_wire_logic_cluster/lc_5/out
T_10_10_sp12_v_t_22
T_10_21_lc_trk_g2_2
T_10_21_wire_logic_cluster/lc_3/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_10_16_sp4_v_t_42
T_10_19_lc_trk_g1_2
T_10_19_input_2_7
T_10_19_wire_logic_cluster/lc_7/in_2

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_5/in_0

End 

Net : comm_spi.n14623
T_21_11_wire_logic_cluster/lc_4/out
T_20_10_lc_trk_g3_4
T_20_10_wire_logic_cluster/lc_0/in_1

T_21_11_wire_logic_cluster/lc_4/out
T_20_11_lc_trk_g3_4
T_20_11_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_22
T_9_22_wire_logic_cluster/lc_4/out
T_10_22_sp4_h_l_8
T_12_22_lc_trk_g3_5
T_12_22_wire_logic_cluster/lc_3/in_1

T_9_22_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g1_4
T_9_22_input_2_7
T_9_22_wire_logic_cluster/lc_7/in_2

T_9_22_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_24_adj_1419
T_10_18_wire_logic_cluster/lc_4/out
T_11_18_sp4_h_l_8
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_6/in_1

T_10_18_wire_logic_cluster/lc_4/out
T_10_18_lc_trk_g2_4
T_10_18_wire_logic_cluster/lc_4/in_0

T_10_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g1_4
T_11_18_wire_logic_cluster/lc_6/in_3

End 

Net : cmd_rdadctmp_25_adj_1418
T_12_18_wire_logic_cluster/lc_6/out
T_11_18_sp4_h_l_4
T_10_18_lc_trk_g0_4
T_10_18_wire_logic_cluster/lc_1/in_1

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_3/in_3

End 

Net : cmd_rdadctmp_28
T_12_24_wire_logic_cluster/lc_2/out
T_12_24_sp4_h_l_9
T_14_24_lc_trk_g2_4
T_14_24_input_2_0
T_14_24_wire_logic_cluster/lc_0/in_2

T_12_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g2_2
T_12_24_input_2_2
T_12_24_wire_logic_cluster/lc_2/in_2

T_12_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g2_2
T_12_24_wire_logic_cluster/lc_1/in_3

End 

Net : cmd_rdadctmp_5
T_12_23_wire_logic_cluster/lc_4/out
T_13_19_sp4_v_t_44
T_12_21_lc_trk_g2_1
T_12_21_input_2_5
T_12_21_wire_logic_cluster/lc_5/in_2

T_12_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g1_4
T_12_23_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_19_adj_1424
T_11_19_wire_logic_cluster/lc_4/out
T_12_15_sp4_v_t_44
T_12_18_lc_trk_g1_4
T_12_18_input_2_7
T_12_18_wire_logic_cluster/lc_7/in_2

T_11_19_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g2_4
T_12_20_input_2_0
T_12_20_wire_logic_cluster/lc_0/in_2

T_11_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g1_4
T_11_19_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_8
T_10_19_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_36
T_10_17_lc_trk_g3_4
T_10_17_input_2_3
T_10_17_wire_logic_cluster/lc_3/in_2

T_10_19_wire_logic_cluster/lc_6/out
T_10_19_lc_trk_g2_6
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_10_19_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g3_6
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_8_adj_1435
T_11_19_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_36
T_11_17_lc_trk_g3_4
T_11_17_input_2_1
T_11_17_wire_logic_cluster/lc_1/in_2

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g1_6
T_11_19_wire_logic_cluster/lc_6/in_1

T_11_19_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g1_6
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : CLK_DDS.tmp_buf_3
T_14_21_wire_logic_cluster/lc_3/out
T_14_20_sp4_v_t_38
T_14_21_lc_trk_g2_6
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_29
T_12_24_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_39
T_12_21_lc_trk_g2_7
T_12_21_input_2_1
T_12_21_wire_logic_cluster/lc_1/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g0_1
T_12_23_input_2_7
T_12_23_wire_logic_cluster/lc_7/in_2

T_12_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g0_1
T_12_24_input_2_1
T_12_24_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_18
T_10_21_wire_logic_cluster/lc_6/out
T_10_20_sp4_v_t_44
T_10_23_lc_trk_g1_4
T_10_23_input_2_5
T_10_23_wire_logic_cluster/lc_5/in_2

T_10_21_wire_logic_cluster/lc_6/out
T_10_22_lc_trk_g1_6
T_10_22_input_2_3
T_10_22_wire_logic_cluster/lc_3/in_2

T_10_21_wire_logic_cluster/lc_6/out
T_10_21_lc_trk_g3_6
T_10_21_wire_logic_cluster/lc_6/in_3

End 

Net : buf_adcdata_vdc_17
T_12_15_wire_logic_cluster/lc_3/out
T_12_14_sp4_v_t_38
T_12_15_lc_trk_g3_6
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

T_12_15_wire_logic_cluster/lc_3/out
T_12_12_sp4_v_t_46
T_11_16_lc_trk_g2_3
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

End 

Net : SIG_DDS.tmp_buf_0
T_19_25_wire_logic_cluster/lc_7/out
T_17_25_sp4_h_l_11
T_16_25_lc_trk_g0_3
T_16_25_input_2_5
T_16_25_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_15
T_21_20_wire_logic_cluster/lc_5/out
T_22_19_sp4_v_t_43
T_21_20_lc_trk_g3_3
T_21_20_input_2_6
T_21_20_wire_logic_cluster/lc_6/in_2

T_21_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g2_5
T_21_20_input_2_5
T_21_20_wire_logic_cluster/lc_5/in_2

T_21_20_wire_logic_cluster/lc_5/out
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_0/in_3

End 

Net : read_buf_1
T_6_14_wire_logic_cluster/lc_4/out
T_6_6_sp12_v_t_23
T_6_16_lc_trk_g3_4
T_6_16_input_2_3
T_6_16_wire_logic_cluster/lc_3/in_2

T_6_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_1/in_3

T_6_14_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g1_4
T_6_14_wire_logic_cluster/lc_4/in_3

End 

Net : SIG_DDS.bit_cnt_2
T_13_21_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g1_4
T_13_20_wire_logic_cluster/lc_0/in_1

T_13_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g3_4
T_13_21_wire_logic_cluster/lc_0/in_1

T_13_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g3_4
T_13_21_wire_logic_cluster/lc_4/in_3

End 

Net : comm_spi.n14619
T_22_11_wire_logic_cluster/lc_0/out
T_21_11_lc_trk_g3_0
T_21_11_wire_logic_cluster/lc_4/in_1

T_22_11_wire_logic_cluster/lc_0/out
T_22_7_sp4_v_t_37
T_21_9_lc_trk_g1_0
T_21_9_wire_logic_cluster/lc_0/in_1

End 

Net : SIG_DDS.bit_cnt_1
T_13_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g1_1
T_13_20_input_2_0
T_13_20_wire_logic_cluster/lc_0/in_2

T_13_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_1/in_1

T_13_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_input_2_4
T_13_21_wire_logic_cluster/lc_4/in_2

T_13_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

End 

Net : read_buf_6
T_6_14_wire_logic_cluster/lc_6/out
T_6_12_sp4_v_t_41
T_6_16_lc_trk_g0_4
T_6_16_wire_logic_cluster/lc_0/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_6_12_sp4_v_t_41
T_6_16_lc_trk_g0_4
T_6_16_input_2_2
T_6_16_wire_logic_cluster/lc_2/in_2

T_6_14_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g1_6
T_6_14_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.n14578
T_24_13_wire_logic_cluster/lc_0/out
T_24_14_lc_trk_g1_0
T_24_14_wire_logic_cluster/lc_0/in_3

T_24_13_wire_logic_cluster/lc_0/out
T_24_11_sp4_v_t_45
T_24_15_lc_trk_g0_0
T_24_15_wire_logic_cluster/lc_7/in_1

End 

Net : cmd_rdadctmp_23_adj_1420
T_10_19_wire_logic_cluster/lc_0/out
T_10_16_sp4_v_t_40
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_2/in_3

T_10_19_wire_logic_cluster/lc_0/out
T_10_19_lc_trk_g1_0
T_10_19_wire_logic_cluster/lc_0/in_1

T_10_19_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g0_0
T_10_18_input_2_4
T_10_18_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n14608
T_19_14_wire_logic_cluster/lc_0/out
T_19_13_lc_trk_g1_0
T_19_13_wire_logic_cluster/lc_0/in_3

T_19_14_wire_logic_cluster/lc_0/out
T_18_14_sp4_h_l_8
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n14616
T_22_13_wire_logic_cluster/lc_0/out
T_22_10_sp4_v_t_40
T_22_11_lc_trk_g3_0
T_22_11_wire_logic_cluster/lc_0/in_3

T_22_13_wire_logic_cluster/lc_0/out
T_22_9_sp4_v_t_37
T_22_10_lc_trk_g2_5
T_22_10_wire_logic_cluster/lc_0/in_3

End 

Net : comm_spi.n14620
T_22_10_wire_logic_cluster/lc_0/out
T_21_11_lc_trk_g1_0
T_21_11_wire_logic_cluster/lc_4/in_3

T_22_10_wire_logic_cluster/lc_0/out
T_21_9_lc_trk_g3_0
T_21_9_wire_logic_cluster/lc_0/in_3

End 

Net : read_buf_14
T_6_14_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_6_14_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_1/in_3

T_6_14_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g3_1
T_6_14_wire_logic_cluster/lc_1/in_1

End 

Net : read_buf_10
T_7_14_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g0_3
T_6_15_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g0_3
T_7_14_input_2_3
T_7_14_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_6/in_0

End 

Net : cmd_rdadctmp_30
T_12_23_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g0_7
T_12_23_wire_logic_cluster/lc_7/in_0

T_12_23_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g0_7
T_12_23_input_2_5
T_12_23_wire_logic_cluster/lc_5/in_2

T_12_23_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g0_7
T_12_24_wire_logic_cluster/lc_4/in_3

End 

Net : cmd_rdadctmp_25
T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g0_0
T_13_24_wire_logic_cluster/lc_0/in_0

T_13_24_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_0/in_1

T_13_24_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g2_0
T_14_23_input_2_4
T_14_23_wire_logic_cluster/lc_4/in_2

End 

Net : cmd_rdadctmp_21
T_10_22_wire_logic_cluster/lc_1/out
T_10_22_lc_trk_g0_1
T_10_22_wire_logic_cluster/lc_1/in_0

T_10_22_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g2_1
T_9_22_wire_logic_cluster/lc_4/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g1_1
T_9_23_input_2_2
T_9_23_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_20
T_9_22_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g2_5
T_9_22_wire_logic_cluster/lc_5/in_0

T_9_22_wire_logic_cluster/lc_5/out
T_10_22_lc_trk_g0_5
T_10_22_input_2_1
T_10_22_wire_logic_cluster/lc_1/in_2

T_9_22_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g2_5
T_9_22_input_2_1
T_9_22_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_27_adj_1416
T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g0_6
T_9_19_input_2_4
T_9_19_wire_logic_cluster/lc_4/in_2

T_10_18_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g0_6
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_1_adj_1442
T_11_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_6/in_0

T_11_20_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_5/in_1

End 

Net : cmd_rdadctmp_9_adj_1434
T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g0_7
T_11_19_wire_logic_cluster/lc_7/in_0

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g0_7
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

T_11_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g0_7
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_9
T_9_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g0_3
T_9_18_wire_logic_cluster/lc_3/in_0

T_9_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g1_3
T_10_18_wire_logic_cluster/lc_3/in_1

T_9_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g1_3
T_10_18_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_0_adj_1443
T_11_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g0_0
T_11_20_wire_logic_cluster/lc_0/in_0

T_11_20_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g0_0
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

End 

Net : dds0_mclk
T_24_17_wire_logic_cluster/lc_3/out
T_24_17_lc_trk_g2_3
T_24_17_wire_logic_cluster/lc_3/in_0

T_24_17_wire_logic_cluster/lc_3/out
T_24_16_sp12_v_t_22
T_24_20_lc_trk_g3_1
T_24_20_wire_logic_cluster/lc_1/in_1

End 

Net : cmd_rdadctmp_1
T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g0_3
T_12_23_wire_logic_cluster/lc_3/in_0

T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g0_3
T_12_23_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_10
T_10_18_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_3/out
T_9_18_lc_trk_g2_3
T_9_18_input_2_5
T_9_18_wire_logic_cluster/lc_5/in_2

T_10_18_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g2_3
T_9_17_input_2_7
T_9_17_wire_logic_cluster/lc_7/in_2

End 

Net : read_buf_9
T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_3/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_input_2_5
T_7_14_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_13
T_23_22_wire_logic_cluster/lc_5/out
T_23_22_lc_trk_g2_5
T_23_22_wire_logic_cluster/lc_5/in_0

T_23_22_wire_logic_cluster/lc_5/out
T_22_23_lc_trk_g1_5
T_22_23_input_2_2
T_22_23_wire_logic_cluster/lc_2/in_2

T_23_22_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g3_5
T_22_21_input_2_6
T_22_21_wire_logic_cluster/lc_6/in_2

End 

Net : tmp_buf_15
T_19_25_wire_logic_cluster/lc_1/out
T_20_25_lc_trk_g1_1
T_20_25_wire_logic_cluster/lc_2/in_0

T_19_25_wire_logic_cluster/lc_1/out
T_19_25_lc_trk_g2_1
T_19_25_input_2_7
T_19_25_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_19
T_10_22_wire_logic_cluster/lc_3/out
T_10_22_lc_trk_g0_3
T_10_22_wire_logic_cluster/lc_3/in_0

T_10_22_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g2_3
T_9_22_input_2_5
T_9_22_wire_logic_cluster/lc_5/in_2

T_10_22_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g0_3
T_9_23_input_2_7
T_9_23_wire_logic_cluster/lc_7/in_2

End 

Net : cmd_rdadctmp_4_adj_1439
T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g0_1
T_10_21_wire_logic_cluster/lc_1/in_0

T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g1_1
T_10_21_input_2_4
T_10_21_wire_logic_cluster/lc_4/in_2

End 

Net : VDC_SCLK
T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_6/in_0

T_14_12_wire_logic_cluster/lc_6/out
T_13_12_sp12_h_l_0
T_0_12_span12_horz_0
T_0_12_lc_trk_g1_0
T_0_12_wire_io_cluster/io_1/D_OUT_0

End 

Net : cmd_rdadctmp_31_adj_1412
T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_30_adj_1413
T_10_18_wire_logic_cluster/lc_2/out
T_10_18_lc_trk_g0_2
T_10_18_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_input_2_4
T_11_18_wire_logic_cluster/lc_4/in_2

T_10_18_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g0_2
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_16_adj_1427
T_11_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_4/in_0

T_11_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_3/in_1

T_11_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_1/in_3

End 

Net : wdtick_cnt_2
T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_0/in_0

T_16_14_wire_logic_cluster/lc_1/out
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_1/in_3

T_16_14_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g1_1
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

End 

Net : adress_2
T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_1/in_3

End 

Net : read_buf_3
T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g2_6
T_7_16_wire_logic_cluster/lc_6/in_0

T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g3_6
T_7_16_wire_logic_cluster/lc_7/in_0

T_7_16_wire_logic_cluster/lc_6/out
T_7_16_lc_trk_g2_6
T_7_16_input_2_4
T_7_16_wire_logic_cluster/lc_4/in_2

End 

Net : wdtick_cnt_1
T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_1/in_0

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_0/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_2/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g1_2
T_16_15_wire_logic_cluster/lc_0/in_1

End 

Net : read_buf_2
T_6_16_wire_logic_cluster/lc_3/out
T_6_16_lc_trk_g0_3
T_6_16_wire_logic_cluster/lc_3/in_0

T_6_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_1/in_0

T_6_16_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g0_3
T_7_16_wire_logic_cluster/lc_6/in_3

End 

Net : read_buf_15
T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_4/in_0

T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_3/in_1

End 

Net : adress_1
T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g0_0
T_7_15_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g0_0
T_7_15_wire_logic_cluster/lc_1/in_1

End 

Net : n12853_cascade_
T_14_11_wire_logic_cluster/lc_1/ltout
T_14_11_wire_logic_cluster/lc_2/in_2

End 

Net : read_buf_12
T_6_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g3_4
T_6_15_wire_logic_cluster/lc_4/in_1

T_6_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g0_4
T_6_15_wire_logic_cluster/lc_7/in_1

T_6_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g3_4
T_6_15_input_2_1
T_6_15_wire_logic_cluster/lc_1/in_2

End 

Net : read_buf_5
T_6_15_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g3_2
T_6_15_wire_logic_cluster/lc_2/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g3_2
T_6_15_wire_logic_cluster/lc_6/in_1

T_6_15_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g1_2
T_6_14_wire_logic_cluster/lc_6/in_1

End 

Net : wdtick_cnt_0
T_16_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_2/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_0/in_1

T_16_14_wire_logic_cluster/lc_0/out
T_16_14_lc_trk_g1_0
T_16_14_input_2_1
T_16_14_wire_logic_cluster/lc_1/in_2

T_16_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : cmd_rdadctmp_6
T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g3_5
T_12_21_wire_logic_cluster/lc_5/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g3_5
T_12_21_input_2_0
T_12_21_wire_logic_cluster/lc_0/in_2

End 

Net : cmd_rdadctmp_6_adj_1437
T_10_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_2/out
T_9_20_lc_trk_g2_2
T_9_20_input_2_0
T_9_20_wire_logic_cluster/lc_0/in_2

End 

Net : buf_readRTD_8
T_7_16_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g3_0
T_7_16_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_0/out
T_7_16_sp4_h_l_5
T_11_16_sp4_h_l_8
T_11_16_lc_trk_g1_5
T_11_16_input_2_2
T_11_16_wire_logic_cluster/lc_2/in_2

End 

Net : buf_readRTD_14
T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g1_1
T_7_13_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_11_sp4_v_t_47
T_8_15_sp4_h_l_10
T_12_15_sp4_h_l_10
T_12_15_lc_trk_g1_7
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

End 

Net : cmd_rdadctmp_2_adj_1441
T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g3_5
T_11_20_wire_logic_cluster/lc_7/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g3_5
T_11_20_wire_logic_cluster/lc_5/in_3

End 

Net : cmd_rdadctmp_29_adj_1414
T_9_19_wire_logic_cluster/lc_1/out
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_1/in_1

T_9_19_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g3_1
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

T_9_19_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g1_1
T_9_18_input_2_2
T_9_18_wire_logic_cluster/lc_2/in_2

End 

Net : cmd_rdadctmp_0
T_12_24_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g1_3
T_12_24_wire_logic_cluster/lc_3/in_3

End 

Net : read_buf_8
T_6_15_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g1_3
T_6_15_wire_logic_cluster/lc_3/in_1

T_6_15_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_2/in_1

T_6_15_wire_logic_cluster/lc_3/out
T_7_16_lc_trk_g2_3
T_7_16_wire_logic_cluster/lc_0/in_3

End 

Net : comm_rx_buf_6
T_18_15_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_0/in_1

T_18_15_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g1_1
T_18_16_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp12_v_t_22
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_2
T_15_15_sp4_h_l_5
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_47
T_15_17_sp4_h_l_10
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_18_12_sp4_v_t_42
T_15_16_sp4_h_l_0
T_15_16_lc_trk_g0_5
T_15_16_input_2_7
T_15_16_wire_logic_cluster/lc_7/in_2

T_18_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_10
T_16_15_sp4_v_t_41
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_5/in_3

T_18_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_2
T_15_15_sp4_h_l_5
T_14_15_sp4_v_t_46
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_1/in_0

T_18_15_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_43
T_19_16_sp4_v_t_43
T_16_20_sp4_h_l_6
T_15_20_lc_trk_g1_6
T_15_20_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_28_adj_1415
T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_4/in_1

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_input_2_1
T_9_19_wire_logic_cluster/lc_1/in_2

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_6/in_3

End 

Net : DDS_MOSI
T_20_25_wire_logic_cluster/lc_2/out
T_20_25_lc_trk_g3_2
T_20_25_wire_logic_cluster/lc_2/in_1

T_20_25_wire_logic_cluster/lc_2/out
T_20_25_sp4_h_l_9
T_23_25_sp4_v_t_39
T_24_29_sp4_h_l_8
T_27_29_sp4_v_t_36
T_27_33_span4_horz_r_0
T_30_33_lc_trk_g1_4
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : cmd_rdadctmp_17_adj_1426
T_11_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g1_3
T_11_20_wire_logic_cluster/lc_3/in_3

T_11_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g0_3
T_11_19_wire_logic_cluster/lc_2/in_3

End 

Net : cmd_rdadctmp_3
T_12_24_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g3_6
T_12_24_wire_logic_cluster/lc_6/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g3_6
T_12_24_input_2_5
T_12_24_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_5_adj_1438
T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_4/in_1

T_10_21_wire_logic_cluster/lc_4/out
T_10_21_lc_trk_g1_4
T_10_21_wire_logic_cluster/lc_2/in_3

End 

Net : comm_spi.n14577
T_23_12_wire_logic_cluster/lc_0/out
T_24_10_sp4_v_t_44
T_24_14_lc_trk_g0_1
T_24_14_wire_logic_cluster/lc_0/in_1

T_23_12_wire_logic_cluster/lc_0/out
T_24_10_sp4_v_t_44
T_24_14_sp4_v_t_44
T_24_15_lc_trk_g2_4
T_24_15_wire_logic_cluster/lc_7/in_3

End 

Net : cmd_rdadctmp_13_adj_1430
T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g2_1
T_18_20_input_2_1
T_18_20_wire_logic_cluster/lc_1/in_2

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_0/in_3

End 

Net : cmd_rdadctmp_18_adj_1425
T_11_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_4/in_1

T_11_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_3/in_1

T_11_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_wire_logic_cluster/lc_0/in_3

End 

Net : read_buf_13
T_6_15_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g3_1
T_6_15_wire_logic_cluster/lc_1/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_4/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g0_1
T_6_14_wire_logic_cluster/lc_1/in_0

End 

Net : cmd_rdadctmp_4
T_12_24_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g0_5
T_12_23_wire_logic_cluster/lc_4/in_1

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g1_5
T_12_24_wire_logic_cluster/lc_5/in_3

End 

Net : RTD.adress_7
T_9_15_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_1/in_1

T_9_15_wire_logic_cluster/lc_0/out
T_9_3_sp12_v_t_23
T_9_12_lc_trk_g2_7
T_9_12_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_12
T_22_22_wire_logic_cluster/lc_0/out
T_22_22_lc_trk_g1_0
T_22_22_wire_logic_cluster/lc_0/in_1

T_22_22_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g1_0
T_23_22_input_2_5
T_23_22_wire_logic_cluster/lc_5/in_2

T_22_22_wire_logic_cluster/lc_0/out
T_22_22_lc_trk_g1_0
T_22_22_input_2_1
T_22_22_wire_logic_cluster/lc_1/in_2

End 

Net : cmd_rdadctmp_22_adj_1421
T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g1_7
T_10_19_wire_logic_cluster/lc_7/in_1

T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g1_7
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_7/out
T_10_19_lc_trk_g1_7
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

End 

Net : RTD.cfg_tmp_6
T_10_14_wire_logic_cluster/lc_5/out
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_6/in_1

End 

Net : RTD.cfg_tmp_5
T_10_14_wire_logic_cluster/lc_4/out
T_10_14_lc_trk_g2_4
T_10_14_wire_logic_cluster/lc_5/in_1

End 

Net : RTD.cfg_tmp_3
T_10_14_wire_logic_cluster/lc_2/out
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_3/in_1

End 

Net : RTD.cfg_tmp_2
T_10_14_wire_logic_cluster/lc_1/out
T_10_14_lc_trk_g0_1
T_10_14_wire_logic_cluster/lc_2/in_1

End 

Net : RTD.cfg_tmp_0
T_10_14_wire_logic_cluster/lc_7/out
T_10_14_lc_trk_g2_7
T_10_14_wire_logic_cluster/lc_0/in_1

End 

Net : cmd_rdadctmp_11_adj_1432
T_10_19_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g3_2
T_10_19_wire_logic_cluster/lc_2/in_1

T_10_19_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

T_10_19_wire_logic_cluster/lc_2/out
T_10_19_lc_trk_g3_2
T_10_19_input_2_3
T_10_19_wire_logic_cluster/lc_3/in_2

End 

Net : comm_rx_buf_1
T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_5/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g0_6
T_18_16_wire_logic_cluster/lc_6/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_40
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_36
T_18_16_sp4_v_t_44
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_6/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_17_15_sp4_h_l_4
T_13_15_sp4_h_l_0
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_40
T_16_17_sp4_h_l_5
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_40
T_16_17_sp4_h_l_5
T_15_17_lc_trk_g0_5
T_15_17_input_2_7
T_15_17_wire_logic_cluster/lc_7/in_2

T_18_15_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_36
T_18_16_sp4_v_t_44
T_19_16_sp4_h_l_2
T_15_16_sp4_h_l_10
T_11_16_sp4_h_l_6
T_12_16_lc_trk_g3_6
T_12_16_wire_logic_cluster/lc_6/in_1

T_18_15_wire_logic_cluster/lc_6/out
T_18_12_sp4_v_t_36
T_18_16_sp4_v_t_44
T_19_16_sp4_h_l_2
T_15_16_sp4_h_l_10
T_11_16_sp4_h_l_10
T_14_16_sp4_v_t_38
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_6/in_0

End 

Net : comm_rx_buf_2
T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g0_5
T_18_16_input_2_5
T_18_16_wire_logic_cluster/lc_5/in_2

T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_18_17_lc_trk_g0_2
T_18_17_wire_logic_cluster/lc_6/in_0

T_18_15_wire_logic_cluster/lc_5/out
T_16_15_sp4_h_l_7
T_12_15_sp4_h_l_7
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_6/in_0

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_sp12_h_l_1
T_18_15_sp4_h_l_0
T_17_15_sp4_v_t_43
T_16_17_lc_trk_g0_6
T_16_17_wire_logic_cluster/lc_6/in_0

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_sp12_h_l_1
T_18_15_sp4_h_l_0
T_17_15_sp4_v_t_43
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_2
T_16_15_sp4_v_t_39
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_2
T_16_15_sp4_v_t_39
T_15_17_lc_trk_g1_2
T_15_17_wire_logic_cluster/lc_0/in_3

T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_15_14_sp4_h_l_1
T_14_14_sp4_v_t_36
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : comm_rx_buf_3
T_18_15_wire_logic_cluster/lc_4/out
T_18_15_lc_trk_g0_4
T_18_15_wire_logic_cluster/lc_3/in_1

T_18_15_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_37
T_18_17_lc_trk_g0_0
T_18_17_wire_logic_cluster/lc_5/in_1

T_18_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_0
T_16_15_sp4_v_t_43
T_16_16_lc_trk_g2_3
T_16_16_input_2_3
T_16_16_wire_logic_cluster/lc_3/in_2

T_18_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_0
T_13_15_sp4_h_l_3
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_5/in_3

T_18_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_0
T_16_15_sp4_v_t_37
T_16_17_lc_trk_g2_0
T_16_17_wire_logic_cluster/lc_5/in_1

T_18_15_wire_logic_cluster/lc_4/out
T_17_15_sp4_h_l_0
T_16_15_sp4_v_t_37
T_15_17_lc_trk_g1_0
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_18_15_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_37
T_15_17_sp4_h_l_5
T_11_17_sp4_h_l_5
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_3/in_0

T_18_15_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_37
T_15_17_sp4_h_l_5
T_18_13_sp4_v_t_46
T_18_17_sp4_v_t_46
T_17_21_lc_trk_g2_3
T_17_21_wire_logic_cluster/lc_4/in_1

End 

Net : comm_rx_buf_4
T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_2/in_1

T_18_15_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_3/in_1

T_18_15_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_38
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_3/out
T_12_15_sp12_h_l_1
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_3/out
T_18_14_sp12_v_t_22
T_18_17_sp4_v_t_42
T_15_17_sp4_h_l_7
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_4/in_0

T_18_15_wire_logic_cluster/lc_3/out
T_19_12_sp4_v_t_47
T_16_16_sp4_h_l_10
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_5/in_0

T_18_15_wire_logic_cluster/lc_3/out
T_18_14_sp12_v_t_22
T_18_17_sp4_v_t_42
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_6/in_1

T_18_15_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_38
T_15_18_sp4_h_l_3
T_15_18_lc_trk_g1_6
T_15_18_input_2_7
T_15_18_wire_logic_cluster/lc_7/in_2

T_18_15_wire_logic_cluster/lc_3/out
T_18_14_sp12_v_t_22
T_18_17_sp4_v_t_42
T_15_17_sp4_h_l_7
T_11_17_sp4_h_l_10
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : comm_rx_buf_5
T_18_15_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_1/in_1

T_18_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_36
T_18_17_lc_trk_g1_4
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

T_18_15_wire_logic_cluster/lc_2/out
T_16_15_sp4_h_l_1
T_12_15_sp4_h_l_9
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_3/in_3

T_18_15_wire_logic_cluster/lc_2/out
T_19_14_sp4_v_t_37
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_2/in_3

T_18_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_9
T_17_11_sp4_v_t_39
T_17_15_sp4_v_t_39
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_3/in_1

T_18_15_wire_logic_cluster/lc_2/out
T_19_14_sp4_v_t_37
T_16_14_sp4_h_l_6
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_39
T_15_17_lc_trk_g0_7
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_18_15_wire_logic_cluster/lc_2/out
T_19_14_sp4_v_t_37
T_16_18_sp4_h_l_0
T_15_18_lc_trk_g0_0
T_15_18_input_2_6
T_15_18_wire_logic_cluster/lc_6/in_2

T_18_15_wire_logic_cluster/lc_2/out
T_19_14_sp4_v_t_37
T_16_14_sp4_h_l_6
T_12_14_sp4_h_l_2
T_15_14_sp4_v_t_39
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_7/in_0

T_18_15_wire_logic_cluster/lc_2/out
T_18_15_sp4_h_l_9
T_17_15_sp4_v_t_38
T_17_19_sp4_v_t_46
T_16_20_lc_trk_g3_6
T_16_20_wire_logic_cluster/lc_6/in_1

End 

Net : cmd_rdadctmp_31
T_12_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g0_4
T_12_24_input_2_4
T_12_24_wire_logic_cluster/lc_4/in_2

T_12_24_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g1_4
T_13_24_input_2_3
T_13_24_wire_logic_cluster/lc_3/in_2

End 

Net : CLK_DDS.tmp_buf_5
T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

End 

Net : CLK_DDS.tmp_buf_4
T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g3_4
T_14_21_input_2_5
T_14_21_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_vdc_10
T_12_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g0_5
T_12_12_input_2_5
T_12_12_wire_logic_cluster/lc_5/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_12_15_sp4_v_t_47
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_7/in_0

End 

Net : buf_adcdata_vdc_11
T_14_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g2_1
T_14_13_input_2_1
T_14_13_wire_logic_cluster/lc_1/in_2

T_14_13_wire_logic_cluster/lc_1/out
T_14_10_sp4_v_t_42
T_14_14_sp4_v_t_42
T_14_18_sp4_v_t_42
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_7/in_0

End 

Net : CLK_DDS.tmp_buf_14
T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g3_4
T_14_19_input_2_5
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : CLK_DDS.tmp_buf_13
T_14_19_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g3_3
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

End 

Net : CLK_DDS.tmp_buf_12
T_14_19_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g1_2
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

End 

Net : CLK_DDS.tmp_buf_11
T_14_19_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

End 

Net : CLK_DDS.tmp_buf_10
T_14_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g3_0
T_14_19_input_2_1
T_14_19_wire_logic_cluster/lc_1/in_2

End 

Net : CLK_DDS.tmp_buf_1
T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g1_1
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : CLK_DDS.tmp_buf_0
T_14_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g1_0
T_14_21_input_2_1
T_14_21_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vdc_12
T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_input_2_0
T_14_13_wire_logic_cluster/lc_0/in_2

T_14_13_wire_logic_cluster/lc_0/out
T_13_13_sp4_h_l_8
T_12_13_sp4_v_t_45
T_12_17_sp4_v_t_45
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_5/in_0

End 

Net : buf_adcdata_vdc_22
T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g0_2
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

T_12_15_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g0_2
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

End 

Net : buf_readRTD_7
T_6_14_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g0_3
T_6_14_input_2_3
T_6_14_wire_logic_cluster/lc_3/in_2

T_6_14_wire_logic_cluster/lc_3/out
T_6_14_sp4_h_l_11
T_9_14_sp4_v_t_41
T_9_17_lc_trk_g0_1
T_9_17_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata_vdc_23
T_12_15_wire_logic_cluster/lc_7/out
T_12_15_lc_trk_g2_7
T_12_15_input_2_7
T_12_15_wire_logic_cluster/lc_7/in_2

T_12_15_wire_logic_cluster/lc_7/out
T_12_10_sp12_v_t_22
T_12_20_lc_trk_g2_5
T_12_20_wire_logic_cluster/lc_6/in_3

End 

Net : VAC_SCLK
T_9_21_wire_logic_cluster/lc_7/out
T_9_21_lc_trk_g2_7
T_9_21_input_2_7
T_9_21_wire_logic_cluster/lc_7/in_2

T_9_21_wire_logic_cluster/lc_7/out
T_8_21_sp4_h_l_6
T_4_21_sp4_h_l_6
T_0_21_span4_horz_19
T_0_21_span4_vert_t_15
T_0_22_lc_trk_g0_7
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : SIG_DDS.tmp_buf_9
T_16_25_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g2_2
T_16_25_input_2_0
T_16_25_wire_logic_cluster/lc_0/in_2

End 

Net : SIG_DDS.tmp_buf_8
T_16_25_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g1_7
T_16_25_input_2_2
T_16_25_wire_logic_cluster/lc_2/in_2

End 

Net : buf_adcdata_vdc_1
T_12_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g0_3
T_12_12_input_2_3
T_12_12_wire_logic_cluster/lc_3/in_2

T_12_12_wire_logic_cluster/lc_3/out
T_12_11_sp12_v_t_22
T_12_17_lc_trk_g3_5
T_12_17_wire_logic_cluster/lc_4/in_0

End 

Net : SIG_DDS.tmp_buf_7
T_16_24_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g1_0
T_16_25_input_2_7
T_16_25_wire_logic_cluster/lc_7/in_2

End 

Net : read_buf_11
T_6_15_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g0_0
T_6_15_input_2_0
T_6_15_wire_logic_cluster/lc_0/in_2

T_6_15_wire_logic_cluster/lc_0/out
T_6_15_lc_trk_g0_0
T_6_15_input_2_4
T_6_15_wire_logic_cluster/lc_4/in_2

T_6_15_wire_logic_cluster/lc_0/out
T_6_13_sp4_v_t_45
T_6_16_lc_trk_g1_5
T_6_16_wire_logic_cluster/lc_4/in_0

End 

Net : SIG_DDS.tmp_buf_5
T_18_25_wire_logic_cluster/lc_6/out
T_18_25_lc_trk_g1_6
T_18_25_input_2_7
T_18_25_wire_logic_cluster/lc_7/in_2

End 

Net : SIG_DDS.tmp_buf_4
T_18_25_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g1_5
T_18_25_input_2_6
T_18_25_wire_logic_cluster/lc_6/in_2

End 

Net : SIG_DDS.tmp_buf_3
T_18_25_wire_logic_cluster/lc_4/out
T_18_25_lc_trk_g1_4
T_18_25_input_2_5
T_18_25_wire_logic_cluster/lc_5/in_2

End 

Net : buf_adcdata_vdc_3
T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g0_1
T_12_11_input_2_1
T_12_11_wire_logic_cluster/lc_1/in_2

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_sp4_h_l_7
T_11_11_sp4_v_t_36
T_11_15_sp4_v_t_41
T_10_17_lc_trk_g1_4
T_10_17_wire_logic_cluster/lc_1/in_0

End 

Net : SIG_DDS.tmp_buf_13
T_16_25_wire_logic_cluster/lc_3/out
T_16_25_lc_trk_g1_3
T_16_25_input_2_4
T_16_25_wire_logic_cluster/lc_4/in_2

End 

Net : CLK_DDS.tmp_buf_2
T_14_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g3_2
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : buf_readRTD_13
T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g2_4
T_7_14_input_2_4
T_7_14_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_8
T_11_14_sp4_v_t_45
T_11_17_lc_trk_g1_5
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

End 

Net : buf_readRTD_12
T_6_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g2_7
T_6_15_input_2_7
T_6_15_wire_logic_cluster/lc_7/in_2

T_6_15_wire_logic_cluster/lc_7/out
T_6_15_sp4_h_l_3
T_9_15_sp4_v_t_45
T_10_19_sp4_h_l_8
T_13_19_sp4_v_t_45
T_13_20_lc_trk_g3_5
T_13_20_input_2_2
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : buf_readRTD_1
T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g0_1
T_7_14_input_2_1
T_7_14_wire_logic_cluster/lc_1/in_2

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_7
T_11_14_sp4_h_l_3
T_15_14_sp4_h_l_3
T_18_14_sp4_v_t_45
T_18_18_lc_trk_g1_0
T_18_18_wire_logic_cluster/lc_0/in_1

End 

Net : buf_readRTD_0
T_6_15_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g0_5
T_6_15_input_2_5
T_6_15_wire_logic_cluster/lc_5/in_2

T_6_15_wire_logic_cluster/lc_5/out
T_6_14_sp4_v_t_42
T_7_18_sp4_h_l_7
T_10_18_sp4_v_t_37
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_4/in_1

End 

Net : SIG_DDS.tmp_buf_12
T_17_25_wire_logic_cluster/lc_1/out
T_16_25_lc_trk_g2_1
T_16_25_input_2_3
T_16_25_wire_logic_cluster/lc_3/in_2

End 

Net : SIG_DDS.tmp_buf_11
T_16_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g0_1
T_17_25_input_2_1
T_17_25_wire_logic_cluster/lc_1/in_2

End 

Net : SIG_DDS.tmp_buf_1
T_16_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g0_5
T_17_25_input_2_3
T_17_25_wire_logic_cluster/lc_3/in_2

End 

Net : cmd_rdadctmp_3_adj_1440
T_11_20_wire_logic_cluster/lc_7/out
T_10_21_lc_trk_g0_7
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

T_11_20_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g1_7
T_11_20_wire_logic_cluster/lc_7/in_3

End 

Net : buf_readRTD_5
T_6_15_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g2_6
T_6_15_input_2_6
T_6_15_wire_logic_cluster/lc_6/in_2

T_6_15_wire_logic_cluster/lc_6/out
T_6_15_sp4_h_l_1
T_9_15_sp4_v_t_36
T_9_19_sp4_v_t_41
T_9_20_lc_trk_g2_1
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

End 

Net : cmd_rdadctmp_26_adj_1417
T_10_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g1_1
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_1/out
T_9_18_lc_trk_g3_1
T_9_18_input_2_0
T_9_18_wire_logic_cluster/lc_0/in_2

T_10_18_wire_logic_cluster/lc_1/out
T_10_18_lc_trk_g1_1
T_10_18_wire_logic_cluster/lc_1/in_3

End 

Net : buf_adcdata_vdc_9
T_14_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g2_3
T_14_13_input_2_3
T_14_13_wire_logic_cluster/lc_3/in_2

T_14_13_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_39
T_16_16_sp4_h_l_2
T_19_16_sp4_v_t_39
T_18_18_lc_trk_g0_2
T_18_18_wire_logic_cluster/lc_1/in_1

End 

Net : buf_adcdata_vdc_8
T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g2_4
T_14_13_input_2_4
T_14_13_wire_logic_cluster/lc_4/in_2

T_14_13_wire_logic_cluster/lc_4/out
T_14_12_sp4_v_t_40
T_14_16_sp4_v_t_45
T_11_20_sp4_h_l_1
T_10_20_lc_trk_g1_1
T_10_20_wire_logic_cluster/lc_3/in_1

End 

Net : cmd_rdadctmp_2
T_12_23_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g0_6
T_12_24_input_2_6
T_12_24_wire_logic_cluster/lc_6/in_2

T_12_23_wire_logic_cluster/lc_6/out
T_12_23_lc_trk_g3_6
T_12_23_wire_logic_cluster/lc_6/in_3

End 

Net : RTD.cfg_tmp_1
T_10_14_wire_logic_cluster/lc_0/out
T_10_14_lc_trk_g1_0
T_10_14_input_2_1
T_10_14_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vdc_7
T_14_13_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g0_5
T_14_13_input_2_5
T_14_13_wire_logic_cluster/lc_5/in_2

T_14_13_wire_logic_cluster/lc_5/out
T_14_13_sp12_h_l_1
T_24_13_sp4_h_l_10
T_23_13_sp4_v_t_41
T_23_17_sp4_v_t_41
T_22_20_lc_trk_g3_1
T_22_20_wire_logic_cluster/lc_5/in_1

End 

Net : IAC_SCLK
T_13_25_wire_logic_cluster/lc_7/out
T_13_25_lc_trk_g2_7
T_13_25_input_2_7
T_13_25_wire_logic_cluster/lc_7/in_2

T_13_25_wire_logic_cluster/lc_7/out
T_12_25_sp4_h_l_6
T_11_25_sp4_v_t_37
T_8_29_sp4_h_l_0
T_7_29_sp4_v_t_37
T_7_33_lc_trk_g0_0
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : cmd_rdadctmp_27
T_12_23_wire_logic_cluster/lc_2/out
T_12_22_lc_trk_g1_2
T_12_22_input_2_1
T_12_22_wire_logic_cluster/lc_1/in_2

T_12_23_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g3_2
T_12_23_wire_logic_cluster/lc_2/in_3

T_12_23_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g1_2
T_12_24_wire_logic_cluster/lc_2/in_3

End 

Net : buf_adcdata_vdc_6
T_14_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g2_6
T_14_13_input_2_6
T_14_13_wire_logic_cluster/lc_6/in_2

T_14_13_wire_logic_cluster/lc_6/out
T_14_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_18_17_sp4_h_l_7
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_2/in_0

End 

Net : DDS_SCK
T_24_23_wire_logic_cluster/lc_0/out
T_24_23_lc_trk_g0_0
T_24_23_input_2_0
T_24_23_wire_logic_cluster/lc_0/in_2

T_24_23_wire_logic_cluster/lc_0/out
T_24_19_sp12_v_t_23
T_25_31_sp12_h_l_0
T_28_31_sp4_h_l_5
T_31_31_sp4_v_t_47
T_31_33_lc_trk_g0_2
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK_DDS.tmp_buf_9
T_14_19_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g2_6
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

End 

Net : buf_readRTD_15
T_7_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g0_3
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_7_13_wire_logic_cluster/lc_3/out
T_8_13_sp4_h_l_6
T_11_13_sp4_v_t_46
T_11_17_lc_trk_g0_3
T_11_17_input_2_5
T_11_17_wire_logic_cluster/lc_5/in_2

End 

Net : CLK_DDS.tmp_buf_6
T_14_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g1_6
T_14_21_input_2_7
T_14_21_wire_logic_cluster/lc_7/in_2

End 

Net : buf_adcdata_vdc_0
T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g0_1
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

T_12_12_wire_logic_cluster/lc_1/out
T_12_9_sp12_v_t_22
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_4/in_0

End 

Net : DDS_SCK1
T_11_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g2_4
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_11_13_wire_logic_cluster/lc_4/out
T_11_5_sp12_v_t_23
T_11_3_sp4_v_t_47
T_11_0_span4_vert_25
T_7_0_span4_horz_r_0
T_8_0_lc_trk_g0_4
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : buf_readRTD_11
T_6_16_wire_logic_cluster/lc_4/out
T_6_16_lc_trk_g2_4
T_6_16_input_2_4
T_6_16_wire_logic_cluster/lc_4/in_2

T_6_16_wire_logic_cluster/lc_4/out
T_7_16_sp4_h_l_8
T_11_16_sp4_h_l_4
T_10_16_lc_trk_g0_4
T_10_16_input_2_4
T_10_16_wire_logic_cluster/lc_4/in_2

End 

Net : buf_readRTD_10
T_7_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g2_6
T_7_15_input_2_6
T_7_15_wire_logic_cluster/lc_6/in_2

T_7_15_wire_logic_cluster/lc_6/out
T_6_15_sp4_h_l_4
T_10_15_sp4_h_l_4
T_13_15_sp4_v_t_44
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : adress_5
T_7_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_input_2_4
T_7_15_wire_logic_cluster/lc_4/in_2

T_7_15_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/in_3

End 

Net : buf_adcdata_vdc_16
T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g0_4
T_12_14_input_2_4
T_12_14_wire_logic_cluster/lc_4/in_2

T_12_14_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_37
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_3/in_0

End 

Net : buf_adcdata_vdc_21
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g0_0
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_12_14_wire_logic_cluster/lc_0/out
T_12_14_sp4_h_l_5
T_11_14_sp4_v_t_40
T_11_16_lc_trk_g2_5
T_11_16_input_2_1
T_11_16_wire_logic_cluster/lc_1/in_2

End 

Net : buf_adcdata_vdc_20
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g2_1
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

T_12_14_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_46
T_13_16_sp4_v_t_42
T_13_20_lc_trk_g0_7
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

End 

Net : buf_readRTD_6
T_6_16_wire_logic_cluster/lc_0/out
T_6_16_lc_trk_g2_0
T_6_16_input_2_0
T_6_16_wire_logic_cluster/lc_0/in_2

T_6_16_wire_logic_cluster/lc_0/out
T_6_16_sp4_h_l_5
T_9_16_sp4_v_t_47
T_10_20_sp4_h_l_4
T_14_20_sp4_h_l_0
T_15_20_lc_trk_g3_0
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : buf_adcdata_vdc_13
T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g0_2
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

T_12_14_wire_logic_cluster/lc_2/out
T_12_14_sp4_h_l_9
T_11_14_sp4_v_t_44
T_11_18_sp4_v_t_37
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_2/in_1

End 

Net : buf_adcdata_vdc_2
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g2_5
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

T_12_14_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_42
T_11_17_lc_trk_g1_7
T_11_17_wire_logic_cluster/lc_2/in_0

End 

Net : buf_readRTD_3
T_7_16_wire_logic_cluster/lc_7/out
T_7_16_lc_trk_g2_7
T_7_16_input_2_7
T_7_16_wire_logic_cluster/lc_7/in_2

T_7_16_wire_logic_cluster/lc_7/out
T_5_16_sp12_h_l_1
T_16_16_sp12_v_t_22
T_16_21_sp4_v_t_40
T_17_21_sp4_h_l_5
T_17_21_lc_trk_g1_0
T_17_21_input_2_5
T_17_21_wire_logic_cluster/lc_5/in_2

End 

Net : buf_readRTD_4
T_7_16_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g2_5
T_7_16_input_2_5
T_7_16_wire_logic_cluster/lc_5/in_2

T_7_16_wire_logic_cluster/lc_5/out
T_7_16_sp12_h_l_1
T_15_16_sp4_h_l_8
T_18_16_sp4_v_t_45
T_17_20_lc_trk_g2_0
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

End 

Net : buf_adcdata_vdc_19
T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g2_6
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

T_12_14_wire_logic_cluster/lc_6/out
T_12_14_sp4_h_l_1
T_11_14_sp4_v_t_42
T_10_16_lc_trk_g1_7
T_10_16_wire_logic_cluster/lc_5/in_3

End 

Net : buf_readRTD_2
T_7_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g2_1
T_7_16_input_2_1
T_7_16_wire_logic_cluster/lc_1/in_2

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_11_16_sp4_h_l_3
T_15_16_sp4_h_l_11
T_18_16_sp4_v_t_46
T_17_19_lc_trk_g3_6
T_17_19_wire_logic_cluster/lc_6/in_1

End 

Net : adress_3
T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g0_2
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_3/in_3

End 

Net : buf_adcdata_vdc_18
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

T_12_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_3
T_13_14_sp4_v_t_38
T_12_16_lc_trk_g0_3
T_12_16_wire_logic_cluster/lc_1/in_0

End 

Net : buf_adcdata_vdc_15
T_12_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g2_7
T_12_14_input_2_7
T_12_14_wire_logic_cluster/lc_7/in_2

T_12_14_wire_logic_cluster/lc_7/out
T_11_14_sp4_h_l_6
T_10_14_sp4_v_t_43
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_0/in_0

End 

Net : ADC_VDC.n21673_cascade_
T_14_12_wire_logic_cluster/lc_5/ltout
T_14_12_wire_logic_cluster/lc_6/in_2

End 

Net : adress_0
T_9_15_wire_logic_cluster/lc_1/out
T_5_15_sp12_h_l_1
T_7_15_lc_trk_g1_6
T_7_15_wire_logic_cluster/lc_0/in_1

End 

Net : buf_adcdata_vdc_4
T_14_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g3_2
T_14_13_wire_logic_cluster/lc_2/in_3

T_14_13_wire_logic_cluster/lc_2/out
T_14_11_sp12_v_t_23
T_15_11_sp12_h_l_0
T_20_11_sp4_h_l_7
T_23_11_sp4_v_t_37
T_23_15_sp4_v_t_38
T_23_19_lc_trk_g0_3
T_23_19_wire_logic_cluster/lc_3/in_0

End 

Net : buf_adcdata_vdc_5
T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g1_7
T_14_13_wire_logic_cluster/lc_7/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_39
T_16_14_sp4_h_l_2
T_19_14_sp4_v_t_42
T_19_18_lc_trk_g1_7
T_19_18_wire_logic_cluster/lc_3/in_1

End 

Net : DDS_MOSI1
T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_4/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_11_7_sp12_v_t_23
T_11_0_span12_vert_12
T_11_0_lc_trk_g1_4
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : SIG_DDS.tmp_buf_10
T_16_25_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g2_0
T_16_25_wire_logic_cluster/lc_1/in_3

End 

Net : buf_readRTD_9
T_7_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_5/out
T_6_14_sp4_h_l_2
T_10_14_sp4_h_l_2
T_13_14_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

End 

Net : RTD.cfg_tmp_4
T_10_14_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g2_3
T_10_14_wire_logic_cluster/lc_4/in_3

End 

Net : CLK_DDS.tmp_buf_8
T_14_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_6/in_3

End 

Net : SIG_DDS.tmp_buf_2
T_17_25_wire_logic_cluster/lc_3/out
T_18_25_lc_trk_g0_3
T_18_25_wire_logic_cluster/lc_4/in_3

End 

Net : buf_adcdata_vdc_14
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_1/in_3

T_12_15_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_42
T_12_16_sp4_v_t_47
T_11_18_lc_trk_g0_1
T_11_18_wire_logic_cluster/lc_2/in_1

End 

Net : comm_spi.n14615
T_22_12_wire_logic_cluster/lc_0/out
T_22_9_sp4_v_t_40
T_22_10_lc_trk_g3_0
T_22_10_wire_logic_cluster/lc_0/in_1

T_22_12_wire_logic_cluster/lc_0/out
T_22_11_lc_trk_g1_0
T_22_11_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.data_tx_7__N_760
T_23_11_wire_logic_cluster/lc_7/out
T_21_11_sp12_h_l_1
T_22_11_lc_trk_g1_5
T_22_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_761
T_19_12_wire_logic_cluster/lc_7/out
T_17_12_sp12_h_l_1
T_22_12_lc_trk_g1_5
T_22_12_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_762
T_17_13_wire_logic_cluster/lc_7/out
T_17_8_sp12_v_t_22
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_763
T_19_12_wire_logic_cluster/lc_3/out
T_19_11_sp12_v_t_22
T_19_12_sp4_v_t_44
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_764
T_24_16_wire_logic_cluster/lc_2/out
T_25_16_sp4_h_l_4
T_24_12_sp4_v_t_44
T_24_15_lc_trk_g0_4
T_24_15_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_765
T_24_12_wire_logic_cluster/lc_6/out
T_24_10_sp4_v_t_41
T_23_12_lc_trk_g0_4
T_23_12_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_769
T_17_18_wire_logic_cluster/lc_6/out
T_17_16_sp4_v_t_41
T_17_12_sp4_v_t_41
T_18_12_sp4_h_l_9
T_21_8_sp4_v_t_44
T_21_9_lc_trk_g2_4
T_21_9_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_772
T_13_10_wire_logic_cluster/lc_5/out
T_13_10_sp12_h_l_1
T_22_10_lc_trk_g1_5
T_22_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_775
T_24_16_wire_logic_cluster/lc_6/out
T_24_16_sp4_h_l_1
T_23_12_sp4_v_t_36
T_22_13_lc_trk_g2_4
T_22_13_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_778
T_17_13_wire_logic_cluster/lc_6/out
T_17_13_sp4_h_l_1
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_781
T_19_12_wire_logic_cluster/lc_1/out
T_19_10_sp4_v_t_47
T_20_14_sp4_h_l_4
T_19_14_lc_trk_g0_4
T_19_14_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_784
T_24_16_wire_logic_cluster/lc_3/out
T_24_7_sp12_v_t_22
T_24_12_sp4_v_t_40
T_24_14_lc_trk_g3_5
T_24_14_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.data_tx_7__N_787
T_24_12_wire_logic_cluster/lc_2/out
T_24_10_sp12_v_t_23
T_24_10_sp4_v_t_45
T_24_13_lc_trk_g1_5
T_24_13_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.iclk
T_21_10_wire_logic_cluster/lc_4/out
T_21_8_sp4_v_t_37
T_20_10_lc_trk_g0_0
T_20_10_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_45
T_21_10_sp4_v_t_41
T_21_11_lc_trk_g3_1
T_21_11_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_45
T_21_10_sp4_v_t_41
T_21_6_sp4_v_t_41
T_21_9_lc_trk_g1_1
T_21_9_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_45
T_21_10_sp4_v_t_41
T_22_10_sp4_h_l_4
T_22_10_lc_trk_g1_1
T_22_10_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_45
T_21_10_sp4_v_t_41
T_20_11_lc_trk_g3_1
T_20_11_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_22_9_sp4_v_t_41
T_23_9_sp4_h_l_9
T_22_9_sp4_v_t_44
T_22_11_lc_trk_g3_1
T_22_11_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_8_sp4_v_t_37
T_18_12_sp4_h_l_5
T_20_12_lc_trk_g2_0
T_20_12_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_22_9_sp4_v_t_41
T_22_12_lc_trk_g1_1
T_22_12_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_14_10_sp12_h_l_0
T_17_10_lc_trk_g0_0
T_17_10_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_22_9_sp4_v_t_41
T_23_9_sp4_h_l_9
T_22_9_sp4_v_t_44
T_19_9_sp4_h_l_9
T_18_9_lc_trk_g1_1
T_18_9_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_22_9_sp4_v_t_41
T_23_9_sp4_h_l_9
T_22_9_sp4_v_t_44
T_22_13_lc_trk_g1_1
T_22_13_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_8_sp4_v_t_37
T_22_12_sp4_h_l_0
T_23_12_lc_trk_g2_0
T_23_12_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_22_9_sp4_v_t_41
T_19_13_sp4_h_l_4
T_19_13_lc_trk_g1_1
T_19_13_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_45
T_21_10_sp4_v_t_41
T_18_14_sp4_h_l_9
T_19_14_lc_trk_g3_1
T_19_14_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_45
T_21_10_sp4_v_t_41
T_22_10_sp4_h_l_4
T_25_10_sp4_v_t_41
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_8_sp4_v_t_37
T_18_12_sp4_h_l_5
T_17_12_sp4_v_t_40
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_0
T_19_10_sp4_v_t_43
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_19_15_lc_trk_g3_1
T_19_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_8_sp4_v_t_37
T_22_12_sp4_h_l_0
T_25_12_sp4_v_t_37
T_24_14_lc_trk_g0_0
T_24_14_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_45
T_21_10_sp4_v_t_41
T_18_14_sp4_h_l_9
T_17_14_lc_trk_g1_1
T_17_14_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_0
T_19_10_sp4_v_t_43
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_0
T_19_10_sp4_v_t_43
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_0
T_19_10_sp4_v_t_43
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_0
T_19_10_sp4_v_t_43
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_0
T_19_10_sp4_v_t_43
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_0
T_19_10_sp4_v_t_43
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_20_10_sp4_h_l_0
T_19_10_sp4_v_t_43
T_16_14_sp4_h_l_11
T_19_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_45
T_21_10_sp4_v_t_41
T_22_10_sp4_h_l_4
T_25_10_sp4_v_t_41
T_25_14_sp4_v_t_41
T_24_15_lc_trk_g3_1
T_24_15_wire_logic_cluster/lc_3/clk

T_21_10_wire_logic_cluster/lc_4/out
T_21_8_sp4_v_t_37
T_18_12_sp4_h_l_5
T_17_12_sp4_v_t_40
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_3/clk

End 

Net : comm_spi.imosi_cascade_
T_17_9_wire_logic_cluster/lc_5/ltout
T_17_9_wire_logic_cluster/lc_6/in_2

End 

Net : comm_spi.n14581
T_23_10_wire_logic_cluster/lc_0/out
T_22_10_sp4_h_l_8
T_21_10_lc_trk_g1_0
T_21_10_wire_logic_cluster/lc_4/in_3

End 

Net : comm_spi.n14582
T_24_10_wire_logic_cluster/lc_0/out
T_21_10_sp12_h_l_0
T_21_10_lc_trk_g0_3
T_21_10_wire_logic_cluster/lc_4/in_1

End 

Net : comm_spi.n14589
T_19_12_wire_logic_cluster/lc_0/out
T_19_12_sp4_h_l_5
T_22_8_sp4_v_t_40
T_21_10_lc_trk_g0_5
T_21_10_wire_logic_cluster/lc_6/in_3

End 

Net : comm_spi.n14590
T_21_12_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_40
T_21_10_lc_trk_g3_0
T_21_10_wire_logic_cluster/lc_6/in_1

End 

Net : comm_spi.n14595
T_17_13_wire_logic_cluster/lc_0/out
T_16_13_sp4_h_l_8
T_19_9_sp4_v_t_39
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_0/in_1

T_17_13_wire_logic_cluster/lc_0/out
T_18_13_sp4_h_l_0
T_21_9_sp4_v_t_43
T_21_12_lc_trk_g0_3
T_21_12_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n14596
T_20_12_wire_logic_cluster/lc_0/out
T_21_12_lc_trk_g0_0
T_21_12_wire_logic_cluster/lc_0/in_0

T_20_12_wire_logic_cluster/lc_0/out
T_19_12_lc_trk_g2_0
T_19_12_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22623
T_20_9_wire_logic_cluster/lc_4/out
T_20_9_lc_trk_g0_4
T_20_9_wire_logic_cluster/lc_4/in_0

T_20_9_wire_logic_cluster/lc_4/out
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_0/in_0

T_20_9_wire_logic_cluster/lc_4/out
T_20_8_sp4_v_t_40
T_20_11_lc_trk_g1_0
T_20_11_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n22626
T_21_10_wire_logic_cluster/lc_3/out
T_21_10_lc_trk_g3_3
T_21_10_wire_logic_cluster/lc_3/in_1

End 

Net : comm_spi.n22626_cascade_
T_21_10_wire_logic_cluster/lc_3/ltout
T_21_10_wire_logic_cluster/lc_4/in_2

End 

Net : comm_spi.n22635
T_17_11_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_3/out
T_11_11_sp12_h_l_1
T_21_11_lc_trk_g0_6
T_21_11_wire_logic_cluster/lc_4/in_0

T_17_11_wire_logic_cluster/lc_3/out
T_18_11_sp4_h_l_6
T_21_7_sp4_v_t_43
T_21_9_lc_trk_g2_6
T_21_9_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22638
T_19_15_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g0_2
T_19_15_wire_logic_cluster/lc_2/in_0

T_19_15_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_41
T_20_11_sp4_h_l_9
T_22_11_lc_trk_g2_4
T_22_11_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_41
T_20_11_sp4_h_l_9
T_23_7_sp4_v_t_38
T_22_10_lc_trk_g2_6
T_22_10_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22641
T_19_15_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g1_1
T_19_15_wire_logic_cluster/lc_1/in_3

T_19_15_wire_logic_cluster/lc_1/out
T_15_15_sp12_h_l_1
T_19_15_sp4_h_l_4
T_22_11_sp4_v_t_47
T_22_13_lc_trk_g2_2
T_22_13_wire_logic_cluster/lc_0/in_0

T_19_15_wire_logic_cluster/lc_1/out
T_15_15_sp12_h_l_1
T_19_15_sp4_h_l_4
T_22_11_sp4_v_t_47
T_22_12_lc_trk_g3_7
T_22_12_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22644
T_19_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g1_4
T_19_12_wire_logic_cluster/lc_4/in_1

T_19_12_wire_logic_cluster/lc_4/out
T_19_13_lc_trk_g0_4
T_19_13_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_0
T_17_12_sp4_v_t_43
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_0/in_1

End 

Net : comm_spi.n22647
T_23_16_wire_logic_cluster/lc_0/out
T_23_16_lc_trk_g3_0
T_23_16_wire_logic_cluster/lc_0/in_1

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_20_14_sp4_h_l_2
T_19_14_sp4_v_t_39
T_19_15_lc_trk_g3_7
T_19_15_wire_logic_cluster/lc_0/in_0

T_23_16_wire_logic_cluster/lc_0/out
T_23_14_sp4_v_t_45
T_20_14_sp4_h_l_2
T_19_14_lc_trk_g0_2
T_19_14_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.n22650
T_24_16_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g1_0
T_24_16_wire_logic_cluster/lc_0/in_1

T_24_16_wire_logic_cluster/lc_0/out
T_24_15_lc_trk_g1_0
T_24_15_wire_logic_cluster/lc_7/in_0

T_24_16_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_40
T_24_14_lc_trk_g2_0
T_24_14_wire_logic_cluster/lc_0/in_0

End 

Net : comm_tx_buf_0
T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_21_14_sp4_h_l_5
T_24_10_sp4_v_t_40
T_24_12_lc_trk_g2_5
T_24_12_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_21_14_sp4_h_l_5
T_24_10_sp4_v_t_40
T_24_12_lc_trk_g2_5
T_24_12_wire_logic_cluster/lc_6/in_3

T_18_14_wire_logic_cluster/lc_5/out
T_17_14_sp4_h_l_2
T_21_14_sp4_h_l_5
T_24_14_sp4_v_t_40
T_24_16_lc_trk_g3_5
T_24_16_wire_logic_cluster/lc_0/in_0

End 

Net : comm_tx_buf_1
T_22_17_wire_logic_cluster/lc_4/out
T_23_13_sp4_v_t_44
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_0/in_0

T_22_17_wire_logic_cluster/lc_4/out
T_21_17_sp4_h_l_0
T_24_13_sp4_v_t_37
T_24_16_lc_trk_g1_5
T_24_16_wire_logic_cluster/lc_3/in_3

T_22_17_wire_logic_cluster/lc_4/out
T_21_17_sp4_h_l_0
T_24_13_sp4_v_t_37
T_24_16_lc_trk_g1_5
T_24_16_wire_logic_cluster/lc_2/in_0

End 

Net : comm_tx_buf_2
T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_4/in_0

End 

Net : comm_tx_buf_3
T_17_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_37
T_17_11_sp4_v_t_37
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_37
T_17_11_sp4_v_t_37
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_7/in_0

T_17_17_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_37
T_14_15_sp4_h_l_0
T_18_15_sp4_h_l_3
T_19_15_lc_trk_g3_3
T_19_15_wire_logic_cluster/lc_1/in_1

End 

Net : comm_tx_buf_4
T_22_16_wire_logic_cluster/lc_1/out
T_22_16_sp4_h_l_7
T_24_16_lc_trk_g2_2
T_24_16_wire_logic_cluster/lc_6/in_0

T_22_16_wire_logic_cluster/lc_1/out
T_21_16_sp4_h_l_10
T_17_16_sp4_h_l_1
T_20_12_sp4_v_t_42
T_19_15_lc_trk_g3_2
T_19_15_wire_logic_cluster/lc_2/in_1

T_22_16_wire_logic_cluster/lc_1/out
T_21_16_sp4_h_l_10
T_17_16_sp4_h_l_1
T_20_12_sp4_v_t_42
T_17_12_sp4_h_l_7
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_7/in_3

End 

Net : comm_tx_buf_5
T_17_17_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_38
T_17_10_sp4_v_t_46
T_17_11_lc_trk_g2_6
T_17_11_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_38
T_17_10_sp4_v_t_46
T_14_10_sp4_h_l_11
T_13_10_lc_trk_g1_3
T_13_10_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_7/out
T_17_12_sp12_v_t_22
T_18_12_sp12_h_l_1
T_20_12_sp4_h_l_2
T_23_8_sp4_v_t_39
T_23_11_lc_trk_g1_7
T_23_11_wire_logic_cluster/lc_7/in_1

End 

Net : comm_tx_buf_6
T_17_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_6/in_1

T_17_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_7/in_0

T_17_18_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_39
T_18_14_sp4_h_l_2
T_21_10_sp4_v_t_45
T_21_6_sp4_v_t_46
T_20_9_lc_trk_g3_6
T_20_9_wire_logic_cluster/lc_4/in_1

End 

Net : clk_RTD
T_20_17_wire_logic_cluster/lc_0/out
T_20_17_lc_trk_g0_0
T_20_17_wire_logic_cluster/lc_0/in_0

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_11_13_sp4_v_t_36
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_9_16_lc_trk_g2_0
T_9_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_10_13_sp4_h_l_3
T_9_13_sp4_v_t_44
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_10_13_sp4_h_l_3
T_9_13_sp4_v_t_44
T_9_15_lc_trk_g3_1
T_9_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_10_13_lc_trk_g3_1
T_10_13_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_7_16_lc_trk_g1_1
T_7_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_10_14_sp4_h_l_1
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_6_16_lc_trk_g3_1
T_6_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_6_16_lc_trk_g3_1
T_6_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_6_16_lc_trk_g3_1
T_6_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_13_sp4_v_t_41
T_6_16_lc_trk_g3_1
T_6_16_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_37
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_37
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_37
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_37
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_37
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_37
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_37
T_7_15_lc_trk_g2_0
T_7_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_7_13_sp4_v_t_36
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_7_13_sp4_v_t_36
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_7_13_sp4_v_t_36
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_7_13_sp4_v_t_36
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_7_13_sp4_v_t_36
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_7_13_sp4_v_t_36
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_7_13_sp4_v_t_36
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_7_13_sp4_v_t_36
T_6_15_lc_trk_g1_1
T_6_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_6_14_sp4_h_l_8
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_6_14_sp4_h_l_8
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_6_14_sp4_h_l_8
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_6_14_sp4_h_l_8
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_6_14_sp4_h_l_8
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_10_14_sp4_h_l_1
T_9_10_sp4_v_t_36
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_10_14_sp4_h_l_1
T_6_14_sp4_h_l_4
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_10_14_sp4_h_l_1
T_6_14_sp4_h_l_4
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_10_14_sp4_h_l_1
T_6_14_sp4_h_l_4
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_10_14_sp4_h_l_1
T_6_14_sp4_h_l_4
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_41
T_18_18_sp4_h_l_9
T_14_18_sp4_h_l_0
T_10_18_sp4_h_l_3
T_9_14_sp4_v_t_45
T_10_14_sp4_h_l_1
T_6_14_sp4_h_l_4
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_0
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_10_13_sp4_h_l_3
T_9_9_sp4_v_t_45
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_10_13_sp4_h_l_3
T_9_9_sp4_v_t_45
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_10_13_sp4_h_l_3
T_9_9_sp4_v_t_45
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_4_13_sp4_h_l_4
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_12_13_sp4_h_l_4
T_8_13_sp4_h_l_4
T_7_9_sp4_v_t_44
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_0/out
T_20_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_8_13_sp4_h_l_1
T_7_9_sp4_v_t_36
T_6_11_lc_trk_g1_1
T_6_11_wire_logic_cluster/lc_3/clk

End 

Net : clk_32MHz
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_7_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_8_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_10_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_9_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_11_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_12_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_13_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_14_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_15_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_16_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_17_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_18_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_17_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_18_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_19_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_20_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_19_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_20_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_21_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_22_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_9_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_23_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_24_wire_bram/ram/WCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_25_wire_bram/ram/RCLK

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_26_wire_bram/ram/WCLK

End 

Net : clk_16MHz
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_15_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_11_7_glb2local_0
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_7/in_3

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_20_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_24_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_26_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_24_20_glb2local_1
T_24_20_lc_trk_g0_5
T_24_20_wire_logic_cluster/lc_1/in_0

End 

Net : flagcntwd
T_20_14_wire_logic_cluster/lc_5/out
T_19_14_sp4_h_l_2
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_sp4_h_l_2
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_20_14_wire_logic_cluster/lc_5/out
T_19_14_sp4_h_l_2
T_15_14_sp4_h_l_5
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_5/s_r

T_20_14_wire_logic_cluster/lc_5/out
T_18_14_sp4_h_l_7
T_17_14_sp4_v_t_36
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_5/s_r

End 

Net : bfn_7_19_0_
Net : bfn_7_17_0_
Net : bfn_22_11_0_
Net : bfn_17_9_0_
Net : bfn_16_15_0_
Net : bfn_15_3_0_
Net : bfn_13_6_0_
Net : bfn_12_12_0_
Net : bfn_11_7_0_
Net : bfn_11_3_0_
Net : VDC_SDO
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_13_12_sp4_v_t_40
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_1/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_8_16_sp4_h_l_9
T_12_16_sp4_h_l_5
T_15_12_sp4_v_t_46
T_15_8_sp4_v_t_46
T_14_11_lc_trk_g3_6
T_14_11_input_2_3
T_14_11_wire_logic_cluster/lc_3/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_13_12_sp4_v_t_40
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_13_12_sp4_v_t_40
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_4/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_16
T_5_16_sp12_h_l_0
T_16_4_sp12_v_t_23
T_16_13_lc_trk_g3_7
T_16_13_input_2_6
T_16_13_wire_logic_cluster/lc_6/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_13_12_sp4_v_t_40
T_14_12_sp4_h_l_10
T_17_8_sp4_v_t_47
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_7/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_8_16_sp4_h_l_9
T_12_16_sp4_h_l_5
T_15_12_sp4_v_t_46
T_15_8_sp4_v_t_39
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_0/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_13_12_sp4_v_t_40
T_14_12_sp4_h_l_10
T_17_8_sp4_v_t_47
T_16_11_lc_trk_g3_7
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_13_12_sp4_v_t_40
T_14_12_sp4_h_l_10
T_17_8_sp4_v_t_47
T_16_11_lc_trk_g3_7
T_16_11_input_2_4
T_16_11_wire_logic_cluster/lc_4/in_2

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_10_16_sp4_h_l_11
T_13_12_sp4_v_t_40
T_14_12_sp4_h_l_10
T_18_12_sp4_h_l_6
T_18_12_lc_trk_g1_3
T_18_12_wire_logic_cluster/lc_4/in_0

End 

Net : AC_ADC_SYNC
T_13_24_wire_logic_cluster/lc_4/out
T_6_24_sp12_h_l_0
T_5_24_sp4_h_l_1
T_4_24_sp4_v_t_42
T_4_28_sp4_v_t_38
T_4_32_sp4_v_t_43
T_4_33_lc_trk_g0_3
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : VDC_CLK
T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_16_11_lc_trk_g2_0
T_16_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_14_10_lc_trk_g0_0
T_14_10_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_15_11_lc_trk_g0_0
T_15_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_14_10_sp4_h_l_9
T_13_10_lc_trk_g1_1
T_13_10_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_14_11_lc_trk_g1_1
T_14_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_14_12_sp4_h_l_0
T_15_12_lc_trk_g2_0
T_15_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_14_12_sp4_h_l_0
T_17_8_sp4_v_t_37
T_14_12_sp4_h_l_5
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_14_12_sp4_h_l_0
T_17_8_sp4_v_t_37
T_14_12_sp4_h_l_5
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_14_12_sp4_h_l_0
T_17_8_sp4_v_t_37
T_14_12_sp4_h_l_5
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_14_12_sp4_h_l_0
T_17_8_sp4_v_t_37
T_14_12_sp4_h_l_5
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_14_12_sp4_h_l_0
T_17_8_sp4_v_t_37
T_14_12_sp4_h_l_5
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_14_12_sp4_h_l_0
T_17_8_sp4_v_t_37
T_14_12_sp4_h_l_5
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_14_12_sp4_h_l_0
T_17_8_sp4_v_t_37
T_14_12_sp4_h_l_5
T_14_12_lc_trk_g0_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_11_sp4_h_l_4
T_10_11_sp4_h_l_4
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_12_sp4_v_t_38
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_12_sp4_v_t_38
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_12_sp4_v_t_38
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_12_sp4_v_t_38
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_12_sp4_v_t_38
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_12_sp4_v_t_38
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_12_sp4_v_t_38
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_36
T_18_8_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_12_sp4_v_t_38
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_14_13_lc_trk_g3_1
T_14_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_16_9_sp4_v_t_37
T_13_13_sp4_h_l_5
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_14_14_sp4_h_l_4
T_14_14_lc_trk_g1_1
T_14_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_13_13_sp4_h_l_9
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_17_14_sp4_v_t_45
T_14_14_sp4_h_l_8
T_13_14_lc_trk_g0_0
T_13_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_17_10_sp4_v_t_40
T_14_10_sp4_h_l_5
T_13_10_sp4_v_t_46
T_10_14_sp4_h_l_4
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_15_sp4_h_l_9
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_14_15_sp4_h_l_9
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_sp4_v_t_45
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_sp4_v_t_45
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_sp4_v_t_45
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_7_sp12_v_t_23
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_13_11_sp4_v_t_45
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_17_9_wire_logic_cluster/lc_2/out
T_17_9_sp4_h_l_9
T_13_9_sp4_h_l_0
T_9_9_sp4_h_l_8
T_5_9_sp4_h_l_4
T_0_9_span4_horz_7
T_0_9_span4_vert_t_13
T_0_12_lc_trk_g1_5
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : VAC_MISO
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_6_20_sp4_h_l_9
T_10_20_sp4_h_l_0
T_11_20_lc_trk_g2_0
T_11_20_input_2_0
T_11_20_wire_logic_cluster/lc_0/in_2

End 

Net : VAC_DRDY
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_6_20_sp4_h_l_11
T_9_20_sp4_v_t_46
T_9_21_lc_trk_g2_6
T_9_21_wire_logic_cluster/lc_6/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_8_20_sp4_h_l_0
T_11_20_sp4_v_t_37
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_0/in_1

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_8_20_sp4_h_l_0
T_11_20_sp4_v_t_37
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_4/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_8_20_sp4_h_l_0
T_11_20_sp4_v_t_37
T_11_22_lc_trk_g3_0
T_11_22_input_2_1
T_11_22_wire_logic_cluster/lc_1/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_4_20_sp4_h_l_9
T_8_20_sp4_h_l_0
T_11_20_sp4_v_t_37
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_6/in_3

End 

Net : THERMOSTAT
T_12_0_wire_io_cluster/io_0/D_IN_0
T_12_0_span4_vert_32
T_12_3_sp4_v_t_46
T_12_7_sp4_v_t_42
T_13_11_sp4_h_l_7
T_16_11_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_3/in_0

End 

Net : TEST_LED
T_20_17_wire_logic_cluster/lc_1/out
T_20_17_lc_trk_g1_1
T_20_17_wire_logic_cluster/lc_1/in_1

T_20_17_wire_logic_cluster/lc_1/out
T_21_15_sp4_v_t_46
T_18_19_sp4_h_l_11
T_17_15_sp4_v_t_46
T_14_15_sp4_h_l_5
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp12_v_t_22
T_9_14_sp12_h_l_1
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp12_v_t_22
T_9_14_sp12_h_l_1
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp12_v_t_22
T_9_14_sp12_h_l_1
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/clk

T_20_17_wire_logic_cluster/lc_1/out
T_20_14_sp12_v_t_22
T_20_2_sp12_v_t_22
T_9_2_sp12_h_l_1
T_9_2_sp4_h_l_0
T_8_0_span4_vert_13
T_4_0_span4_horz_r_2
T_4_0_lc_trk_g1_2
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD_SDO
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_16
T_4_4_sp12_v_t_23
T_4_10_sp4_v_t_39
T_5_14_sp4_h_l_8
T_6_14_lc_trk_g3_0
T_6_14_input_2_7
T_6_14_wire_logic_cluster/lc_7/in_2

End 

Net : RTD_SDI
T_9_12_wire_logic_cluster/lc_0/out
T_6_12_sp12_h_l_0
T_5_12_sp4_h_l_1
T_4_8_sp4_v_t_36
T_0_8_span4_horz_7
T_0_4_span4_vert_t_13
T_0_5_lc_trk_g0_5
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : RTD_DRDY
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_6_6_sp4_h_l_7
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_38
T_9_13_lc_trk_g0_6
T_9_13_wire_logic_cluster/lc_1/in_1

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_6_6_sp4_h_l_7
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_38
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_1/in_1

T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_0
T_6_6_sp4_h_l_7
T_9_6_sp4_v_t_37
T_9_10_sp4_v_t_38
T_9_14_sp4_v_t_43
T_9_15_lc_trk_g2_3
T_9_15_wire_logic_cluster/lc_4/in_1

End 

Net : RTD_CS
T_6_13_wire_logic_cluster/lc_5/out
T_5_13_sp4_h_l_2
T_4_9_sp4_v_t_42
T_4_5_sp4_v_t_42
T_0_5_span4_horz_7
T_0_1_span4_vert_t_13
T_0_4_lc_trk_g0_5
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : ICE_SYSCLK
T_4_0_wire_io_cluster/io_0/D_IN_0
T_4_0_span4_horz_r_0
T_8_0_span4_horz_r_0
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : ICE_SPI_SCLK
T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_10_lc_trk_g2_7
T_24_10_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_11_lc_trk_g2_4
T_24_11_wire_logic_cluster/lc_0/in_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_7_sp4_v_t_39
T_23_10_lc_trk_g2_7
T_23_10_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_0/D_IN_0
T_25_1_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_7_sp4_v_t_39
T_23_11_lc_trk_g1_2
T_23_11_wire_logic_cluster/lc_3/in_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_32_1_sp12_v_t_23
T_21_13_sp12_h_l_0
T_22_13_sp4_h_l_3
T_21_9_sp4_v_t_45
T_21_10_lc_trk_g2_5
T_21_10_wire_logic_cluster/lc_3/in_0

End 

Net : ICE_SPI_MOSI
T_33_1_wire_io_cluster/io_1/D_IN_0
T_31_1_sp12_h_l_0
T_19_1_sp12_h_l_0
T_18_1_sp12_v_t_23
T_18_7_sp4_v_t_39
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_4/in_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_31_1_sp12_h_l_0
T_19_1_sp12_h_l_0
T_18_1_sp12_v_t_23
T_18_7_sp4_v_t_39
T_19_11_sp4_h_l_2
T_19_11_lc_trk_g1_7
T_19_11_wire_logic_cluster/lc_0/in_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_15_13_sp12_h_l_0
T_20_13_sp4_h_l_7
T_19_9_sp4_v_t_37
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_5/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_26_1_sp12_v_t_23
T_15_13_sp12_h_l_0
T_20_13_sp4_h_l_7
T_19_9_sp4_v_t_37
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_6/in_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_31_1_sp12_h_l_0
T_19_1_sp12_h_l_0
T_18_1_sp12_v_t_23
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_0/in_3

End 

Net : ICE_SPI_MISO
T_21_10_wire_logic_cluster/lc_6/out
T_20_10_sp12_h_l_0
T_31_0_span12_vert_19
T_31_2_sp4_v_t_41
T_32_2_sp4_h_l_9
T_33_2_lc_trk_g0_4
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : ICE_SPI_CE0
T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_2/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_38
T_23_15_lc_trk_g3_6
T_23_15_wire_logic_cluster/lc_1/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_38
T_23_15_lc_trk_g3_6
T_23_15_wire_logic_cluster/lc_0/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_30_6_sp4_v_t_41
T_27_10_sp4_h_l_4
T_23_10_sp4_h_l_4
T_22_10_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_4/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_30_6_sp4_v_t_41
T_27_10_sp4_h_l_4
T_23_10_sp4_h_l_4
T_22_10_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_5/in_3

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_30_6_sp4_v_t_41
T_27_10_sp4_h_l_4
T_23_10_sp4_h_l_4
T_22_10_sp4_v_t_47
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_3/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_22_14_lc_trk_g3_6
T_22_14_wire_logic_cluster/lc_6/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_38
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_7/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_38
T_22_15_lc_trk_g2_6
T_22_15_input_2_4
T_22_15_wire_logic_cluster/lc_4/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_3/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_38
T_23_16_lc_trk_g2_3
T_23_16_input_2_5
T_23_16_wire_logic_cluster/lc_5/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_38
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_5/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_21_14_lc_trk_g3_3
T_21_14_input_2_6
T_21_14_wire_logic_cluster/lc_6/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_38
T_22_15_lc_trk_g2_6
T_22_15_input_2_0
T_22_15_wire_logic_cluster/lc_0/in_2

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_0/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_31_2_sp12_h_l_0
T_30_2_sp12_v_t_23
T_19_14_sp12_h_l_0
T_20_14_sp4_h_l_3
T_23_14_sp4_v_t_38
T_22_16_lc_trk_g0_3
T_22_16_wire_logic_cluster/lc_5/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_23_14_sp12_h_l_0
T_22_14_sp4_h_l_1
T_21_14_sp4_v_t_42
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_4/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_23_14_sp12_h_l_0
T_22_14_sp4_h_l_1
T_21_14_sp4_v_t_42
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_5/in_0

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_sp12_v_t_23
T_22_18_sp4_v_t_41
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_7/in_1

T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_23_14_sp12_h_l_0
T_22_14_sp4_h_l_1
T_21_14_sp4_v_t_42
T_21_18_sp4_v_t_42
T_21_21_lc_trk_g1_2
T_21_21_wire_logic_cluster/lc_7/in_0

End 

Net : ICE_GPMO_2
T_33_4_wire_io_cluster/io_1/D_IN_0
T_27_4_sp12_h_l_0
T_15_4_sp12_h_l_0
T_14_4_sp4_h_l_1
T_13_0_span4_vert_43
T_9_0_span4_horz_r_3
T_12_0_lc_trk_g0_7
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : ICE_GPMI_0
T_23_13_wire_logic_cluster/lc_0/out
T_20_13_sp12_h_l_0
T_31_1_sp12_v_t_23
T_31_5_sp4_v_t_41
T_32_5_sp4_h_l_9
T_33_5_lc_trk_g0_4
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : IAC_MISO
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_25_sp12_v_t_23
T_7_25_sp12_h_l_0
T_10_25_sp4_h_l_5
T_13_21_sp4_v_t_40
T_12_24_lc_trk_g3_0
T_12_24_input_2_3
T_12_24_wire_logic_cluster/lc_3/in_2

End 

Net : RTD_SCLK
T_6_11_wire_logic_cluster/lc_0/out
T_5_11_sp4_h_l_8
T_4_7_sp4_v_t_36
T_0_7_span4_horz_1
T_0_3_span4_vert_t_12
T_0_5_lc_trk_g0_0
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : IAC_DRDY
T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_32_sp4_v_t_40
T_6_32_sp4_h_l_10
T_9_28_sp4_v_t_47
T_9_24_sp4_v_t_43
T_10_24_sp4_h_l_6
T_11_24_lc_trk_g2_6
T_11_24_wire_logic_cluster/lc_0/in_0

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_12_25_lc_trk_g0_7
T_12_25_input_2_1
T_12_25_wire_logic_cluster/lc_1/in_2

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_32_sp4_v_t_40
T_6_32_sp4_h_l_10
T_9_28_sp4_v_t_47
T_9_24_sp4_v_t_43
T_10_24_sp4_h_l_6
T_11_24_lc_trk_g3_6
T_11_24_wire_logic_cluster/lc_4/in_1

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_25_sp12_v_t_23
T_6_25_sp12_h_l_0
T_12_25_lc_trk_g0_7
T_12_25_wire_logic_cluster/lc_6/in_1

T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_32_sp4_v_t_40
T_6_32_sp4_h_l_10
T_9_28_sp4_v_t_47
T_9_24_sp4_v_t_43
T_10_24_sp4_h_l_6
T_12_24_lc_trk_g3_3
T_12_24_input_2_0
T_12_24_wire_logic_cluster/lc_0/in_2

End 

Net : IAC_CLK
T_14_9_wire_logic_cluster/lc_6/out
T_5_9_sp12_h_l_0
T_4_9_sp12_v_t_23
T_4_17_sp4_v_t_37
T_4_21_sp4_v_t_45
T_0_25_span4_horz_8
T_0_25_lc_trk_g1_0
T_0_25_wire_io_cluster/io_1/D_OUT_0

T_14_9_wire_logic_cluster/lc_6/out
T_5_9_sp12_h_l_0
T_4_9_sp12_v_t_23
T_4_21_sp12_v_t_23
T_4_25_sp4_v_t_41
T_5_29_sp4_h_l_10
T_8_29_sp4_v_t_38
T_8_33_lc_trk_g1_3
T_8_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : EIS_SYNCCLK
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_5_sp4_v_t_39
T_14_9_lc_trk_g1_2
T_14_9_wire_logic_cluster/lc_6/in_3

End 

Net : DDS_MCLK1
T_11_7_wire_logic_cluster/lc_7/out
T_11_7_sp4_h_l_3
T_7_7_sp4_h_l_11
T_6_3_sp4_v_t_41
T_6_0_span4_vert_31
T_6_0_lc_trk_g0_7
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_MCLK
T_24_20_wire_logic_cluster/lc_1/out
T_24_17_sp12_v_t_22
T_25_29_sp12_h_l_1
T_27_29_sp4_h_l_2
T_30_29_sp4_v_t_42
T_30_33_lc_trk_g1_7
T_30_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : DDS_CS1
T_11_11_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_46
T_8_8_sp4_h_l_11
T_7_4_sp4_v_t_46
T_7_0_span4_vert_39
T_7_0_lc_trk_g0_7
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DDS_CS
T_24_24_wire_logic_cluster/lc_2/out
T_24_24_sp4_h_l_9
T_27_24_sp4_v_t_44
T_27_28_sp4_v_t_40
T_28_32_sp4_h_l_5
T_31_32_sp4_v_t_47
T_31_33_lc_trk_g0_7
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONT_SD
T_23_23_wire_logic_cluster/lc_2/out
T_23_23_sp4_h_l_9
T_26_23_sp4_v_t_44
T_26_27_sp4_v_t_44
T_26_31_sp4_v_t_37
T_26_33_lc_trk_g0_0
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_15_10_lc_trk_g3_7
T_15_10_input_2_2
T_15_10_wire_logic_cluster/lc_2/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_15_10_lc_trk_g3_7
T_15_10_wire_logic_cluster/lc_3/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_15_10_lc_trk_g3_7
T_15_10_input_2_4
T_15_10_wire_logic_cluster/lc_4/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_15_10_lc_trk_g3_7
T_15_10_wire_logic_cluster/lc_5/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_15_10_lc_trk_g3_7
T_15_10_input_2_6
T_15_10_wire_logic_cluster/lc_6/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_15_10_lc_trk_g3_7
T_15_10_wire_logic_cluster/lc_7/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_15_10_lc_trk_g3_7
T_15_10_input_2_0
T_15_10_wire_logic_cluster/lc_0/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_15_10_lc_trk_g3_7
T_15_10_wire_logic_cluster/lc_1/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_15_9_lc_trk_g2_7
T_15_9_input_2_1
T_15_9_wire_logic_cluster/lc_1/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_15_9_lc_trk_g2_7
T_15_9_wire_logic_cluster/lc_2/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_15_9_lc_trk_g2_7
T_15_9_input_2_3
T_15_9_wire_logic_cluster/lc_3/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_15_9_lc_trk_g2_7
T_15_9_wire_logic_cluster/lc_4/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_15_9_lc_trk_g2_7
T_15_9_input_2_5
T_15_9_wire_logic_cluster/lc_5/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_15_9_lc_trk_g2_7
T_15_9_wire_logic_cluster/lc_6/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_15_9_lc_trk_g2_7
T_15_9_input_2_7
T_15_9_wire_logic_cluster/lc_7/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_4
T_20_9_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_input_2_2
T_19_10_wire_logic_cluster/lc_2/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_4
T_20_9_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_3/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_4
T_20_9_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_input_2_4
T_19_10_wire_logic_cluster/lc_4/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_4
T_20_9_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_5/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_4
T_20_9_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_input_2_6
T_19_10_wire_logic_cluster/lc_6/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_4
T_20_9_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_7/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_4
T_20_9_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_input_2_0
T_19_10_wire_logic_cluster/lc_0/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_4
T_20_9_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_1/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_17_9_sp4_h_l_10
T_19_9_lc_trk_g2_7
T_19_9_input_2_1
T_19_9_wire_logic_cluster/lc_1/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_17_9_sp4_h_l_10
T_19_9_lc_trk_g2_7
T_19_9_wire_logic_cluster/lc_2/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_17_9_sp4_h_l_10
T_19_9_lc_trk_g2_7
T_19_9_input_2_3
T_19_9_wire_logic_cluster/lc_3/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_17_9_sp4_h_l_10
T_19_9_lc_trk_g2_7
T_19_9_wire_logic_cluster/lc_4/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_17_9_sp4_h_l_10
T_19_9_lc_trk_g2_7
T_19_9_input_2_5
T_19_9_wire_logic_cluster/lc_5/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_17_9_sp4_h_l_10
T_19_9_lc_trk_g2_7
T_19_9_wire_logic_cluster/lc_6/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_17_9_sp4_h_l_10
T_19_9_lc_trk_g2_7
T_19_9_input_2_7
T_19_9_wire_logic_cluster/lc_7/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_11_13_sp12_h_l_0
T_0_13_span12_horz_4
T_8_13_lc_trk_g0_4
T_8_13_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_11_13_sp12_h_l_0
T_23_13_sp12_h_l_0
T_24_13_lc_trk_g1_4
T_24_13_wire_logic_cluster/lc_0/in_3

T_16_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_4
T_21_13_sp4_h_l_0
T_24_9_sp4_v_t_43
T_23_12_lc_trk_g3_3
T_23_12_wire_logic_cluster/lc_0/in_0

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_10
T_8_9_sp4_v_t_41
T_8_11_lc_trk_g2_4
T_8_11_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_10
T_8_9_sp4_v_t_41
T_8_13_sp4_v_t_41
T_8_15_lc_trk_g2_4
T_8_15_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_37
T_17_16_sp4_v_t_38
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_1/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_37
T_17_16_sp4_v_t_38
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g2_3
T_17_22_wire_logic_cluster/lc_2/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_37
T_17_16_sp4_v_t_38
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_3/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_37
T_17_16_sp4_v_t_38
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g2_3
T_17_22_wire_logic_cluster/lc_4/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_37
T_17_16_sp4_v_t_38
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_5/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_37
T_17_16_sp4_v_t_38
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g2_3
T_17_22_wire_logic_cluster/lc_6/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_37
T_17_16_sp4_v_t_38
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_7/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_10
T_8_9_sp4_v_t_41
T_8_13_sp4_v_t_41
T_8_17_lc_trk_g0_4
T_8_17_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_10
T_8_9_sp4_v_t_41
T_9_9_sp4_h_l_4
T_8_9_lc_trk_g0_4
T_8_9_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_17_9_sp4_h_l_10
T_20_5_sp4_v_t_41
T_20_1_sp4_v_t_41
T_20_0_span4_vert_0
T_20_0_lc_trk_g1_0
T_16_0_wire_pll/RESET

T_16_13_wire_logic_cluster/lc_2/out
T_11_13_sp12_h_l_0
T_23_13_sp12_h_l_0
T_26_13_sp4_h_l_5
T_25_13_sp4_v_t_40
T_25_17_lc_trk_g1_5
T_25_17_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_10
T_8_9_sp4_v_t_41
T_8_13_sp4_v_t_41
T_8_17_sp4_v_t_41
T_8_19_lc_trk_g2_4
T_8_19_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_10
T_8_9_sp4_v_t_41
T_9_9_sp4_h_l_4
T_8_5_sp4_v_t_41
T_8_7_lc_trk_g2_4
T_8_7_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_6
T_22_16_sp4_h_l_9
T_25_16_sp4_v_t_44
T_25_19_lc_trk_g0_4
T_25_19_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_10
T_8_9_sp4_v_t_41
T_8_13_sp4_v_t_41
T_8_17_sp4_v_t_41
T_8_21_lc_trk_g0_4
T_8_21_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_10
T_8_9_sp4_v_t_41
T_8_13_sp4_v_t_41
T_8_17_sp4_v_t_41
T_8_21_sp4_v_t_41
T_8_23_lc_trk_g2_4
T_8_23_wire_bram/ram/RE

T_16_13_wire_logic_cluster/lc_2/out
T_16_11_sp12_v_t_23
T_16_9_sp4_v_t_47
T_13_9_sp4_h_l_10
T_9_9_sp4_h_l_10
T_8_9_sp4_v_t_41
T_8_13_sp4_v_t_41
T_8_17_sp4_v_t_41
T_8_21_sp4_v_t_41
T_8_25_lc_trk_g0_4
T_8_25_wire_bram/ram/RE

End 

Net : comm_spi.data_tx_7__N_759
T_17_18_wire_logic_cluster/lc_7/out
T_17_17_sp4_v_t_46
T_17_13_sp4_v_t_46
T_18_13_sp4_h_l_4
T_21_9_sp4_v_t_41
T_21_11_lc_trk_g2_4
T_21_11_wire_logic_cluster/lc_5/s_r

End 

Net : comm_rx_buf_7
T_18_15_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g1_0
T_18_16_input_2_1
T_18_16_wire_logic_cluster/lc_1/in_2

T_18_15_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_44
T_18_17_lc_trk_g2_1
T_18_17_input_2_1
T_18_17_wire_logic_cluster/lc_1/in_2

T_18_15_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_40
T_15_16_sp4_h_l_5
T_16_16_lc_trk_g3_5
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

T_18_15_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_40
T_15_16_sp4_h_l_5
T_14_12_sp4_v_t_47
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_1/in_1

T_18_15_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_44
T_16_17_sp4_h_l_9
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_1/in_1

T_18_15_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_44
T_16_17_sp4_h_l_9
T_15_17_sp4_v_t_38
T_15_18_lc_trk_g3_6
T_15_18_wire_logic_cluster/lc_4/in_1

T_18_15_wire_logic_cluster/lc_0/out
T_19_13_sp4_v_t_44
T_16_17_sp4_h_l_9
T_12_17_sp4_h_l_9
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_0/in_1

T_18_15_wire_logic_cluster/lc_0/out
T_18_3_sp12_v_t_23
T_18_15_sp12_v_t_23
T_18_24_lc_trk_g3_7
T_18_24_wire_logic_cluster/lc_0/in_0

End 

Net : comm_spi.DOUT_7__N_738
T_17_9_wire_logic_cluster/lc_6/out
T_18_6_sp4_v_t_37
T_15_10_sp4_h_l_0
T_17_10_lc_trk_g3_5
T_17_10_wire_logic_cluster/lc_5/s_r

End 

Net : comm_spi.DOUT_7__N_739
T_17_9_wire_logic_cluster/lc_7/out
T_15_9_sp12_h_l_1
T_19_9_sp4_h_l_4
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_5/s_r

End 

