{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456835140703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456835140703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 01 12:25:40 2016 " "Processing started: Tue Mar 01 12:25:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456835140703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456835140703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder --generate_symbol=\"//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder --generate_symbol=\"//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456835140703 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\" decoder.v(14) " "Verilog HDL syntax error at decoder.v(14) near text \"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\"" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier decoder.v(14) " "Verilog HDL syntax error at decoder.v(14) near text \")\";  expecting \".\", or an identifier" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\" decoder.v(15) " "Verilog HDL syntax error at decoder.v(15) near text \"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\"" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier decoder.v(15) " "Verilog HDL syntax error at decoder.v(15) near text \")\";  expecting \".\", or an identifier" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\" decoder.v(16) " "Verilog HDL syntax error at decoder.v(16) near text \"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\"" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier decoder.v(16) " "Verilog HDL syntax error at decoder.v(16) near text \")\";  expecting \".\", or an identifier" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\" decoder.v(17) " "Verilog HDL syntax error at decoder.v(17) near text \"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\"" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier decoder.v(17) " "Verilog HDL syntax error at decoder.v(17) near text \")\";  expecting \".\", or an identifier" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\" decoder.v(18) " "Verilog HDL syntax error at decoder.v(18) near text \"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\"" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier decoder.v(18) " "Verilog HDL syntax error at decoder.v(18) near text \")\";  expecting \".\", or an identifier" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\" decoder.v(19) " "Verilog HDL syntax error at decoder.v(19) near text \"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\"" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier decoder.v(19) " "Verilog HDL syntax error at decoder.v(19) near text \")\";  expecting \".\", or an identifier" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\" decoder.v(20) " "Verilog HDL syntax error at decoder.v(20) near text \"~\";  expecting \"highz0\", or \"highz1\", or \"large\", or \"medium\", or \"pull0\", or \"pull1\", or \"small\", or \"strong0\", or \"strong1\", or \"supply0\", or \"weak0\", or \"weak1\"" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier decoder.v(20) " "Verilog HDL syntax error at decoder.v(20) near text \")\";  expecting \".\", or an identifier" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1456835141414 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decode_7segment decoder.v(1) " "Ignored design unit \"decode_7segment\" at decoder.v(1) due to previous errors" {  } { { "decoder.v" "" { Text "//icnas3.cc.ic.ac.uk/ml7715/Desktop/FPGA Lab/Stopwatch 2/decoder/decoder.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1456835141415 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 15 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was unsuccessful. 15 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456835141415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 01 12:25:41 2016 " "Processing ended: Tue Mar 01 12:25:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456835141415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456835141415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456835141415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456835141415 ""}
