m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/VERILOG/aula28_BrentKung/sim_bent_kung
T_opt
!s110 1747350377
VL67:0>8f=QTFmA0lJz9co3
04 18 4 work BrentKungAdder8_tb fast 0
=1-ac675dfda9e9-68267367-16c-3490
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vBrentKungAdder8
2D:/RTL_FPGA/VERILOG/aula28_BrentKung/tree_bent_kurg.v
Z3 !s110 1747350373
!i10b 1
!s100 W83?f^]3DaOY6FiLKz:Di1
IYFS>Efl65CDE^[gcX=ggj0
R1
w1747350324
8D:/RTL_FPGA/VERILOG/aula28_BrentKung/tree_bent_kurg.v
FD:/RTL_FPGA/VERILOG/aula28_BrentKung/tree_bent_kurg.v
!i122 0
L0 1 52
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.2;79
r1
!s85 0
31
Z6 !s108 1747350373.000000
!s107 D:/RTL_FPGA/VERILOG/aula28_BrentKung/tree_bent_kurg.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula28_BrentKung|-work|work|D:/RTL_FPGA/VERILOG/aula28_BrentKung/tree_bent_kurg.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 +incdir+D:/RTL_FPGA/VERILOG/aula28_BrentKung -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@brent@kung@adder8
vBrentKungAdder8_tb
2D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKungAdder8_tf.v
R3
!i10b 1
!s100 eB=nd3`ClA7S;jC?^ReF93
IJRgJSnZmANM@@`6`:34Oo2
R1
w1747350317
8D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKungAdder8_tf.v
FD:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKungAdder8_tf.v
!i122 1
L0 2 28
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKungAdder8_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/VERILOG/aula28_BrentKung|-work|work|D:/RTL_FPGA/VERILOG/aula28_BrentKung/BrentKungAdder8_tf.v|
!i113 0
R7
R8
R2
n@brent@kung@adder8_tb
