INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:47:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 load3/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            load3/data_tehb/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 1.806ns (19.642%)  route 7.389ns (80.358%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=3 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1456, unset)         0.508     0.508    load3/data_tehb/control/clk
    SLICE_X32Y78         FDRE                                         r  load3/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load3/data_tehb/control/fullReg_reg/Q
                         net (fo=75, routed)          0.943     1.667    mem_controller2/read_arbiter/data/fullReg
    SLICE_X25Y64         LUT5 (Prop_lut5_I4_O)        0.051     1.718 f  mem_controller2/read_arbiter/data/data_tehb/expSum_c1[1]_i_1/O
                         net (fo=6, routed)           0.386     2.104    mem_controller2/read_arbiter/data/A_loadData[31][0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.137     2.241 f  mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0/O
                         net (fo=2, routed)           0.297     2.538    mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0_n_0
    SLICE_X29Y66         LUT5 (Prop_lut5_I4_O)        0.137     2.675 r  mem_controller2/read_arbiter/data/g0_b2_i_13/O
                         net (fo=1, routed)           0.321     2.996    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/eqOp1_in
    SLICE_X37Y66         LUT6 (Prop_lut6_I0_O)        0.129     3.125 r  mem_controller2/read_arbiter/data/g0_b2_i_7/O
                         net (fo=23, routed)          0.399     3.524    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/sfracX1__0
    SLICE_X37Y69         LUT3 (Prop_lut3_I1_O)        0.050     3.574 f  mem_controller2/read_arbiter/data/g0_b2__6_i_2/O
                         net (fo=50, routed)          0.644     4.218    mem_controller2/read_arbiter/data/A_loadData_14_sn_1
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.126     4.344 r  mem_controller2/read_arbiter/data/eqOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.344    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__1_0[1]
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.601 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.601    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__0_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.708 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/eqOp_carry__1/CO[2]
                         net (fo=1, routed)           0.178     4.886    mem_controller2/read_arbiter/data/dataReg_reg[0][0]
    SLICE_X28Y65         LUT6 (Prop_lut6_I0_O)        0.123     5.009 r  mem_controller2/read_arbiter/data/A_storeData[0]_INST_0_i_5/O
                         net (fo=13, routed)          0.312     5.321    control_merge2/tehb/control/cmpf0_result
    SLICE_X27Y72         LUT6 (Prop_lut6_I0_O)        0.043     5.364 f  control_merge2/tehb/control/A_storeData[0]_INST_0_i_2/O
                         net (fo=39, routed)          0.409     5.773    control_merge2/tehb/control/fullReg_reg_3
    SLICE_X23Y72         LUT3 (Prop_lut3_I0_O)        0.043     5.816 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__1/O
                         net (fo=156, routed)         0.515     6.331    control_merge2/tehb/control/oehb_ready_1
    SLICE_X26Y74         LUT4 (Prop_lut4_I0_O)        0.043     6.374 f  control_merge2/tehb/control/sticky_c3_i_1__0/O
                         net (fo=297, routed)         0.376     6.750    control_merge2/tehb/control/mulf2_result_ready
    SLICE_X23Y73         LUT2 (Prop_lut2_I0_O)        0.043     6.793 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__0/O
                         net (fo=156, routed)         0.348     7.140    control_merge2/tehb/control/oehb_ready_0
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.043     7.183 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1/O
                         net (fo=157, routed)         0.236     7.420    mulf0/oehb/oehb_ready
    SLICE_X26Y72         LUT5 (Prop_lut5_I3_O)        0.043     7.463 f  mulf0/oehb/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__2/O
                         net (fo=153, routed)         0.238     7.701    fork7/control/generateBlocks[1].regblock/transmitValue_reg_5
    SLICE_X27Y74         LUT6 (Prop_lut6_I4_O)        0.043     7.744 f  fork7/control/generateBlocks[1].regblock/transmitValue_i_2__6/O
                         net (fo=8, routed)           0.379     8.123    mem_controller2/read_arbiter/data/transmitValue_reg_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I2_O)        0.043     8.166 r  mem_controller2/read_arbiter/data/transmitValue_i_2__5/O
                         net (fo=2, routed)           0.144     8.310    fork6/control/generateBlocks[3].regblock/transmitValue_reg_16
    SLICE_X31Y80         LUT6 (Prop_lut6_I5_O)        0.043     8.353 f  fork6/control/generateBlocks[3].regblock/transmitValue_i_2__1/O
                         net (fo=7, routed)           0.264     8.617    fork5/control/generateBlocks[0].regblock/cmpf0_result_ready
    SLICE_X32Y79         LUT5 (Prop_lut5_I1_O)        0.043     8.660 r  fork5/control/generateBlocks[0].regblock/fullReg_i_2__0/O
                         net (fo=4, routed)           0.321     8.981    fork5/control/generateBlocks[0].regblock/fullReg_i_2__0_n_0
    SLICE_X32Y79         LUT4 (Prop_lut4_I1_O)        0.043     9.024 r  fork5/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.678     9.703    load3/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X39Y64         FDRE                                         r  load3/data_tehb/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=1456, unset)         0.483    12.183    load3/data_tehb/clk
    SLICE_X39Y64         FDRE                                         r  load3/data_tehb/dataReg_reg[2]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.194    11.953    load3/data_tehb/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.953    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  2.251    




