// Seed: 1099404147
module module_0 (
    output wire  id_0,
    input  wand  id_1,
    input  tri   id_2,
    output tri0  id_3,
    output wire  id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    input  tri   id_8,
    input  wire  id_9,
    input  uwire id_10,
    input  wor   id_11,
    inout  wor   id_12,
    input  tri   id_13,
    input  uwire id_14
);
  assign id_12 = id_11;
  assign id_0  = id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5
    , id_9,
    output wire id_6,
    input wor id_7
);
  tri id_10;
  final @(posedge (1'h0) ? 1 : id_1) id_6 = id_0;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_9,
      id_9,
      id_5,
      id_0,
      id_4,
      id_7,
      id_9,
      id_7,
      id_2,
      id_9,
      id_2,
      id_9
  );
  assign id_10 = 1'h0 ? id_10 : 'b0;
  id_11 :
  assert property (@(posedge id_9) id_3)
  else;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
