{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710567264841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710567264841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 01:34:24 2024 " "Processing started: Sat Mar 16 01:34:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710567264841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710567264841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_lab6_74ls93 -c Counter_lab6_74ls93 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_lab6_74ls93 -c Counter_lab6_74ls93" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710567264841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710567265762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710567265762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_lab6_74ls93.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_lab6_74ls93.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_lab6_74ls93 " "Found entity 1: Counter_lab6_74ls93" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/Counter_lab6_74ls93.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710567272829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710567272829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JK_flipflop " "Found entity 1: JK_flipflop" {  } { { "JK_flipflop.sv" "" { Text "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/JK_flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710567272839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710567272839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "J Counter_lab6_74ls93.sv(10) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(10): created implicit net for \"J\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/Counter_lab6_74ls93.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710567272869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "K Counter_lab6_74ls93.sv(11) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(11): created implicit net for \"K\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/Counter_lab6_74ls93.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710567272879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MR1 Counter_lab6_74ls93.sv(15) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(15): created implicit net for \"MR1\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/Counter_lab6_74ls93.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710567272879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MR2 Counter_lab6_74ls93.sv(16) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(16): created implicit net for \"MR2\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/Counter_lab6_74ls93.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710567272879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InvCd Counter_lab6_74ls93.sv(18) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(18): created implicit net for \"InvCd\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/Counter_lab6_74ls93.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710567272879 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cd Counter_lab6_74ls93.sv(19) " "Verilog HDL Implicit Net warning at Counter_lab6_74ls93.sv(19): created implicit net for \"Cd\"" {  } { { "Counter_lab6_74ls93.sv" "" { Text "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/Counter_lab6_74ls93.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710567272879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter_lab6_74ls93 " "Elaborating entity \"Counter_lab6_74ls93\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710567272929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_flipflop JK_flipflop:mod2_counter " "Elaborating entity \"JK_flipflop\" for hierarchy \"JK_flipflop:mod2_counter\"" {  } { { "Counter_lab6_74ls93.sv" "mod2_counter" { Text "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/Counter_lab6_74ls93.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710567272939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710567273811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710567274121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710567274121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710567274181 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710567274181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710567274181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710567274181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710567274211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 01:34:34 2024 " "Processing ended: Sat Mar 16 01:34:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710567274211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710567274211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710567274211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710567274211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1710567276134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710567276134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 01:34:35 2024 " "Processing started: Sat Mar 16 01:34:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710567276134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1710567276134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Counter_lab6_74ls93 -c Counter_lab6_74ls93 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Counter_lab6_74ls93 -c Counter_lab6_74ls93" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1710567276134 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1710567276374 ""}
{ "Info" "0" "" "Project  = Counter_lab6_74ls93" {  } {  } 0 0 "Project  = Counter_lab6_74ls93" 0 0 "Fitter" 0 0 1710567276374 ""}
{ "Info" "0" "" "Revision = Counter_lab6_74ls93" {  } {  } 0 0 "Revision = Counter_lab6_74ls93" 0 0 "Fitter" 0 0 1710567276374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1710567276494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710567276494 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Counter_lab6_74ls93 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Counter_lab6_74ls93\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710567276494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710567276534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710567276534 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1710567276935 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1710567276945 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710567277045 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1710567277185 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1710567282721 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710567282751 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710567282751 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710567282751 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710567282751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1710567282751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1710567282751 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710567282751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Counter_lab6_74ls93.sdc " "Synopsys Design Constraints File file not found: 'Counter_lab6_74ls93.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1710567283212 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1710567283212 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1710567283212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1710567283212 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1710567283212 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710567283232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1710567283232 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710567283232 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710567283232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710567287735 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1710567287825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710567288615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710567289035 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710567290546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710567290546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710567291508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1710567296303 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710567296303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1710567296984 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1710567296984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710567296984 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710567297755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710567297784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710567298055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710567298055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710567298766 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710567301109 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/output_files/Counter_lab6_74ls93.fit.smsg " "Generated suppressed messages file C:/Users/aghol/Documents/SystemVerilog/Counter_4ls93/output_files/Counter_lab6_74ls93.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710567301339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6610 " "Peak virtual memory: 6610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710567301920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 01:35:01 2024 " "Processing ended: Sat Mar 16 01:35:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710567301920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710567301920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710567301920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710567301920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1710567303172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710567303172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 01:35:03 2024 " "Processing started: Sat Mar 16 01:35:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710567303172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1710567303172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Counter_lab6_74ls93 -c Counter_lab6_74ls93 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Counter_lab6_74ls93 -c Counter_lab6_74ls93" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1710567303172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1710567304413 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1710567309678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710567310139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 01:35:10 2024 " "Processing ended: Sat Mar 16 01:35:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710567310139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710567310139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710567310139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1710567310139 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1710567310850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1710567312012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710567312012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 01:35:11 2024 " "Processing started: Sat Mar 16 01:35:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710567312012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1710567312012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Counter_lab6_74ls93 -c Counter_lab6_74ls93 " "Command: quartus_sta Counter_lab6_74ls93 -c Counter_lab6_74ls93" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1710567312012 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1710567312272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1710567312762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1710567312762 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567312792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567312792 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Counter_lab6_74ls93.sdc " "Synopsys Design Constraints File file not found: 'Counter_lab6_74ls93.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1710567313253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567313253 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InvCp0 InvCp0 " "create_clock -period 1.000 -name InvCp0 InvCp0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710567313253 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:mod2_counter\|Q JK_flipflop:mod2_counter\|Q " "create_clock -period 1.000 -name JK_flipflop:mod2_counter\|Q JK_flipflop:mod2_counter\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710567313253 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:mod8_counter2\|Q JK_flipflop:mod8_counter2\|Q " "create_clock -period 1.000 -name JK_flipflop:mod8_counter2\|Q JK_flipflop:mod8_counter2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710567313253 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name JK_flipflop:mod8_counter1\|Q JK_flipflop:mod8_counter1\|Q " "create_clock -period 1.000 -name JK_flipflop:mod8_counter1\|Q JK_flipflop:mod8_counter1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1710567313253 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710567313253 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1710567313263 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710567313263 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1710567313263 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710567313333 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710567313353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710567313353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.408 " "Worst-case setup slack is -3.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.408              -3.408 InvCp0  " "   -3.408              -3.408 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178              -2.178 JK_flipflop:mod2_counter\|Q  " "   -2.178              -2.178 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.115              -2.115 JK_flipflop:mod8_counter1\|Q  " "   -2.115              -2.115 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360              -1.360 JK_flipflop:mod8_counter2\|Q  " "   -1.360              -1.360 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567313363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.506 " "Worst-case hold slack is 0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 JK_flipflop:mod8_counter2\|Q  " "    0.506               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 JK_flipflop:mod8_counter1\|Q  " "    0.557               0.000 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 JK_flipflop:mod2_counter\|Q  " "    0.619               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.253               0.000 InvCp0  " "    1.253               0.000 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567313363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.504 " "Worst-case recovery slack is -5.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.504              -5.504 JK_flipflop:mod8_counter2\|Q  " "   -5.504              -5.504 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.535              -3.535 JK_flipflop:mod8_counter1\|Q  " "   -3.535              -3.535 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.471              -3.471 InvCp0  " "   -3.471              -3.471 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.373              -3.373 JK_flipflop:mod2_counter\|Q  " "   -3.373              -3.373 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567313373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.239 " "Worst-case removal slack is 1.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.239               0.000 InvCp0  " "    1.239               0.000 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.829               0.000 JK_flipflop:mod2_counter\|Q  " "    1.829               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.018               0.000 JK_flipflop:mod8_counter1\|Q  " "    2.018               0.000 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.858               0.000 JK_flipflop:mod8_counter2\|Q  " "    3.858               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567313373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.288 JK_flipflop:mod8_counter1\|Q  " "   -0.724              -1.288 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.270 JK_flipflop:mod8_counter2\|Q  " "   -0.724              -1.270 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.208 InvCp0  " "   -0.724              -1.208 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.197 JK_flipflop:mod2_counter\|Q  " "   -0.724              -1.197 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567313383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567313383 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710567313393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710567313413 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710567314454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710567314534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710567314544 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710567314544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.079 " "Worst-case setup slack is -3.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.079              -3.079 InvCp0  " "   -3.079              -3.079 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194              -2.194 JK_flipflop:mod8_counter1\|Q  " "   -2.194              -2.194 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.074              -2.074 JK_flipflop:mod2_counter\|Q  " "   -2.074              -2.074 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.279              -1.279 JK_flipflop:mod8_counter2\|Q  " "   -1.279              -1.279 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567314584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.527 " "Worst-case hold slack is 0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 JK_flipflop:mod2_counter\|Q  " "    0.527               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 JK_flipflop:mod8_counter2\|Q  " "    0.584               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 JK_flipflop:mod8_counter1\|Q  " "    0.710               0.000 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 InvCp0  " "    0.970               0.000 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567314584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.311 " "Worst-case recovery slack is -5.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.311              -5.311 JK_flipflop:mod8_counter2\|Q  " "   -5.311              -5.311 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.302              -3.302 JK_flipflop:mod8_counter1\|Q  " "   -3.302              -3.302 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.174              -3.174 InvCp0  " "   -3.174              -3.174 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.062              -3.062 JK_flipflop:mod2_counter\|Q  " "   -3.062              -3.062 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567314595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.938 " "Worst-case removal slack is 0.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.938               0.000 InvCp0  " "    0.938               0.000 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.791               0.000 JK_flipflop:mod2_counter\|Q  " "    1.791               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.064               0.000 JK_flipflop:mod8_counter1\|Q  " "    2.064               0.000 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.738               0.000 JK_flipflop:mod8_counter2\|Q  " "    3.738               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567314604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.188 JK_flipflop:mod8_counter1\|Q  " "   -0.724              -1.188 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.149 JK_flipflop:mod8_counter2\|Q  " "   -0.724              -1.149 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.113 InvCp0  " "   -0.724              -1.113 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -1.110 JK_flipflop:mod2_counter\|Q  " "   -0.724              -1.110 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567314604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567314604 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1710567314625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1710567314815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1710567315306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710567315336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710567315346 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710567315346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.640 " "Worst-case setup slack is -1.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.640              -1.640 InvCp0  " "   -1.640              -1.640 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936              -0.936 JK_flipflop:mod2_counter\|Q  " "   -0.936              -0.936 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.753              -0.753 JK_flipflop:mod8_counter1\|Q  " "   -0.753              -0.753 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151              -0.151 JK_flipflop:mod8_counter2\|Q  " "   -0.151              -0.151 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.002 " "Worst-case hold slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 JK_flipflop:mod8_counter1\|Q  " "    0.002               0.000 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 JK_flipflop:mod2_counter\|Q  " "    0.091               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 JK_flipflop:mod8_counter2\|Q  " "    0.265               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 InvCp0  " "    0.656               0.000 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.761 " "Worst-case recovery slack is -2.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.761              -2.761 JK_flipflop:mod8_counter2\|Q  " "   -2.761              -2.761 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.527              -1.527 InvCp0  " "   -1.527              -1.527 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.526              -1.526 JK_flipflop:mod8_counter1\|Q  " "   -1.526              -1.526 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.454              -1.454 JK_flipflop:mod2_counter\|Q  " "   -1.454              -1.454 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.083 " "Worst-case removal slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 InvCp0  " "    0.083               0.000 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 JK_flipflop:mod2_counter\|Q  " "    0.506               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 JK_flipflop:mod8_counter1\|Q  " "    0.589               0.000 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.746               0.000 JK_flipflop:mod8_counter2\|Q  " "    1.746               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.185 " "Worst-case minimum pulse width slack is -0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -0.185 InvCp0  " "   -0.185              -0.185 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092               0.000 JK_flipflop:mod8_counter1\|Q  " "    0.092               0.000 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 JK_flipflop:mod8_counter2\|Q  " "    0.134               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 JK_flipflop:mod2_counter\|Q  " "    0.136               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315366 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1710567315376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1710567315526 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1710567315526 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1710567315526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.223 " "Worst-case setup slack is -1.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223              -1.223 InvCp0  " "   -1.223              -1.223 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.839              -0.839 JK_flipflop:mod2_counter\|Q  " "   -0.839              -0.839 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709              -0.709 JK_flipflop:mod8_counter1\|Q  " "   -0.709              -0.709 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -0.095 JK_flipflop:mod8_counter2\|Q  " "   -0.095              -0.095 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.005 JK_flipflop:mod8_counter1\|Q  " "   -0.005              -0.005 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 JK_flipflop:mod2_counter\|Q  " "    0.036               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 JK_flipflop:mod8_counter2\|Q  " "    0.251               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 InvCp0  " "    0.315               0.000 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.328 " "Worst-case recovery slack is -2.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.328              -2.328 JK_flipflop:mod8_counter2\|Q  " "   -2.328              -2.328 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.341              -1.341 JK_flipflop:mod8_counter1\|Q  " "   -1.341              -1.341 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.265              -1.265 JK_flipflop:mod2_counter\|Q  " "   -1.265              -1.265 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061              -1.061 InvCp0  " "   -1.061              -1.061 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.132 " "Worst-case removal slack is -0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132              -0.132 InvCp0  " "   -0.132              -0.132 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 JK_flipflop:mod2_counter\|Q  " "    0.414               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 JK_flipflop:mod8_counter1\|Q  " "    0.499               0.000 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.559               0.000 JK_flipflop:mod8_counter2\|Q  " "    1.559               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.231 " "Worst-case minimum pulse width slack is -0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -0.231 InvCp0  " "   -0.231              -0.231 InvCp0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 JK_flipflop:mod8_counter1\|Q  " "    0.112               0.000 JK_flipflop:mod8_counter1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 JK_flipflop:mod8_counter2\|Q  " "    0.151               0.000 JK_flipflop:mod8_counter2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 JK_flipflop:mod2_counter\|Q  " "    0.160               0.000 JK_flipflop:mod2_counter\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1710567315597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1710567315597 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710567316608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1710567316608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5172 " "Peak virtual memory: 5172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710567316778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 01:35:16 2024 " "Processing ended: Sat Mar 16 01:35:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710567316778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710567316778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710567316778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710567316778 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1710567317630 ""}
