<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="digital.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AND_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AND_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AND_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4x4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX4x4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX4x4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4x4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comparador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="comparador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="comparador.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gen_reloj.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="gen_reloj.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="gen_reloj.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="refresco_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_desp40.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_desp40.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg_desp40.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="registro.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="registro.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="registro.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="registro.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="registro.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="registro.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="registro.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="registro_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registro_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="registro_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sumador40.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sumador40.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sumador40.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_reg_desp40_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_reg_desp40_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_reg_desp40_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_reg_desp40_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_registro_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_registro_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_visualizacion_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testvisu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testvisu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testvisu_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testvisu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="visualizacion.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="visualizacion.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="visualizacion.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="visualizacion.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="visualizacion.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="visualizacion.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="visualizacion.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="visualizacion.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="visualizacion.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="visualizacion.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="visualizacion.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="visualizacion.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="visualizacion.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="visualizacion.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="visualizacion.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="visualizacion.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="visualizacion.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="visualizacion.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="visualizacion.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="visualizacion.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="visualizacion.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="visualizacion.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="visualizacion.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="visualizacion_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="visualizacion_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="visualizacion_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="visualizacion_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="visualizacion_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="visualizacion_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="visualizacion_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="visualizacion_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="visualizacion_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="visualizacion_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="visualizacion_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="visualizacion_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="visualizacion_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="visualizacion_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="visualizacion_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="visualizacion_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="visualizacion_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="visualizacion_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1508430351" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1508430351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511217490" xil_pn:in_ck="-6901936762235117894" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511217490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AND_2.vhd"/>
      <outfile xil_pn:name="MUX4x4.vhd"/>
      <outfile xil_pn:name="automata.vhd"/>
      <outfile xil_pn:name="comparador.vhd"/>
      <outfile xil_pn:name="decod7s.vhd"/>
      <outfile xil_pn:name="gen_reloj.vhd"/>
      <outfile xil_pn:name="principal.vhd"/>
      <outfile xil_pn:name="refresco.vhd"/>
      <outfile xil_pn:name="reg_desp.vhd"/>
      <outfile xil_pn:name="reg_desp40.vhd"/>
      <outfile xil_pn:name="registro.vhd"/>
      <outfile xil_pn:name="sumador40.vhd"/>
      <outfile xil_pn:name="test_automata.vhd"/>
      <outfile xil_pn:name="test_reg_desp40.vhd"/>
      <outfile xil_pn:name="test_registro.vhd"/>
      <outfile xil_pn:name="test_sumador40.vhd"/>
      <outfile xil_pn:name="testvisu.vhd"/>
      <outfile xil_pn:name="visualizacion.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511209503" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1512314097106038365" xil_pn:start_ts="1511209503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511209503" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3563006004827521439" xil_pn:start_ts="1511209503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1509635737" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-659000699688551733" xil_pn:start_ts="1509635737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1511217490" xil_pn:in_ck="-6901936762235117894" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1511217490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AND_2.vhd"/>
      <outfile xil_pn:name="MUX4x4.vhd"/>
      <outfile xil_pn:name="automata.vhd"/>
      <outfile xil_pn:name="comparador.vhd"/>
      <outfile xil_pn:name="decod7s.vhd"/>
      <outfile xil_pn:name="gen_reloj.vhd"/>
      <outfile xil_pn:name="principal.vhd"/>
      <outfile xil_pn:name="refresco.vhd"/>
      <outfile xil_pn:name="reg_desp.vhd"/>
      <outfile xil_pn:name="reg_desp40.vhd"/>
      <outfile xil_pn:name="registro.vhd"/>
      <outfile xil_pn:name="sumador40.vhd"/>
      <outfile xil_pn:name="test_automata.vhd"/>
      <outfile xil_pn:name="test_reg_desp40.vhd"/>
      <outfile xil_pn:name="test_registro.vhd"/>
      <outfile xil_pn:name="test_sumador40.vhd"/>
      <outfile xil_pn:name="testvisu.vhd"/>
      <outfile xil_pn:name="visualizacion.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1511217495" xil_pn:in_ck="-6901936762235117894" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3608280391865218500" xil_pn:start_ts="1511217490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testvisu_beh.prj"/>
      <outfile xil_pn:name="testvisu_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1511217495" xil_pn:in_ck="8153852925786354022" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6545371730136085975" xil_pn:start_ts="1511217495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testvisu_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1509027460" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1509027458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511433388" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6621636464145077558" xil_pn:start_ts="1511433388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511433388" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1566432767851981396" xil_pn:start_ts="1511433388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511433388" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1511433388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511433388" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3088641515833568648" xil_pn:start_ts="1511433388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511433388" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1511433388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511433388" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7845153439787369822" xil_pn:start_ts="1511433388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511433780" xil_pn:in_ck="1892845146956661710" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3832710381613223089" xil_pn:start_ts="1511433774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="visualizacion.lso"/>
      <outfile xil_pn:name="visualizacion.ngc"/>
      <outfile xil_pn:name="visualizacion.ngr"/>
      <outfile xil_pn:name="visualizacion.prj"/>
      <outfile xil_pn:name="visualizacion.stx"/>
      <outfile xil_pn:name="visualizacion.syr"/>
      <outfile xil_pn:name="visualizacion.xst"/>
      <outfile xil_pn:name="visualizacion_stx_beh.prj"/>
      <outfile xil_pn:name="visualizacion_vhdl.prj"/>
      <outfile xil_pn:name="visualizacion_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1511433780" xil_pn:in_ck="-1908179228345253502" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5588097673330832573" xil_pn:start_ts="1511433780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511433785" xil_pn:in_ck="5241647194556701534" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="239299787469275457" xil_pn:start_ts="1511433780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="visualizacion.bld"/>
      <outfile xil_pn:name="visualizacion.ngd"/>
      <outfile xil_pn:name="visualizacion_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1511433788" xil_pn:in_ck="-7055501403812175926" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1511433785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="visualizacion.pcf"/>
      <outfile xil_pn:name="visualizacion_map.map"/>
      <outfile xil_pn:name="visualizacion_map.mrp"/>
      <outfile xil_pn:name="visualizacion_map.ncd"/>
      <outfile xil_pn:name="visualizacion_map.ngm"/>
      <outfile xil_pn:name="visualizacion_map.xrpt"/>
      <outfile xil_pn:name="visualizacion_summary.xml"/>
      <outfile xil_pn:name="visualizacion_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1511433796" xil_pn:in_ck="-8635914337175403549" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1511433788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="visualizacion.ncd"/>
      <outfile xil_pn:name="visualizacion.pad"/>
      <outfile xil_pn:name="visualizacion.par"/>
      <outfile xil_pn:name="visualizacion.ptwx"/>
      <outfile xil_pn:name="visualizacion.unroutes"/>
      <outfile xil_pn:name="visualizacion.xpi"/>
      <outfile xil_pn:name="visualizacion_pad.csv"/>
      <outfile xil_pn:name="visualizacion_pad.txt"/>
      <outfile xil_pn:name="visualizacion_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1511433804" xil_pn:in_ck="3112060071735339396" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1511433796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="visualizacion.bgn"/>
      <outfile xil_pn:name="visualizacion.bit"/>
      <outfile xil_pn:name="visualizacion.drc"/>
      <outfile xil_pn:name="visualizacion.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1511433796" xil_pn:in_ck="-7055501403812176058" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1511433794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="visualizacion.twr"/>
      <outfile xil_pn:name="visualizacion.twx"/>
    </transform>
  </transforms>

</generated_project>
