
Dicycle_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010804  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000738  080109d8  080109d8  000119d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011110  08011110  000132b8  2**0
                  CONTENTS
  4 .ARM          00000008  08011110  08011110  00012110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011118  08011118  000132b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011118  08011118  00012118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801111c  0801111c  0001211c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002b8  20000000  08011120  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008d4  200002b8  080113d8  000132b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b8c  080113d8  00013b8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000132b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e924  00000000  00000000  000132e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000432b  00000000  00000000  00031c0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001858  00000000  00000000  00035f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ef  00000000  00000000  00037790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a69f  00000000  00000000  00038a7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000220f5  00000000  00000000  0006311e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff045  00000000  00000000  00085213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00184258  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007bd8  00000000  00000000  0018429c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  0018be74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002b8 	.word	0x200002b8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080109bc 	.word	0x080109bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002bc 	.word	0x200002bc
 800020c:	080109bc 	.word	0x080109bc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800102a:	463b      	mov	r3, r7
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
 8001030:	605a      	str	r2, [r3, #4]
 8001032:	609a      	str	r2, [r3, #8]
 8001034:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001036:	4b21      	ldr	r3, [pc, #132]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001038:	4a21      	ldr	r2, [pc, #132]	@ (80010c0 <MX_ADC1_Init+0x9c>)
 800103a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800103c:	4b1f      	ldr	r3, [pc, #124]	@ (80010bc <MX_ADC1_Init+0x98>)
 800103e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001042:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001044:	4b1d      	ldr	r3, [pc, #116]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800104a:	4b1c      	ldr	r3, [pc, #112]	@ (80010bc <MX_ADC1_Init+0x98>)
 800104c:	2201      	movs	r2, #1
 800104e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001050:	4b1a      	ldr	r3, [pc, #104]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001052:	2201      	movs	r2, #1
 8001054:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001056:	4b19      	ldr	r3, [pc, #100]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001058:	2200      	movs	r2, #0
 800105a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105e:	4b17      	ldr	r3, [pc, #92]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001060:	2200      	movs	r2, #0
 8001062:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001064:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001066:	4a17      	ldr	r2, [pc, #92]	@ (80010c4 <MX_ADC1_Init+0xa0>)
 8001068:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800106a:	4b14      	ldr	r3, [pc, #80]	@ (80010bc <MX_ADC1_Init+0x98>)
 800106c:	2200      	movs	r2, #0
 800106e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001070:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001072:	2201      	movs	r2, #1
 8001074:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001076:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001078:	2201      	movs	r2, #1
 800107a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800107e:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001080:	2201      	movs	r2, #1
 8001082:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001084:	480d      	ldr	r0, [pc, #52]	@ (80010bc <MX_ADC1_Init+0x98>)
 8001086:	f004 f801 	bl	800508c <HAL_ADC_Init>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001090:	f002 fce2 	bl	8003a58 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001094:	2300      	movs	r3, #0
 8001096:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001098:	2301      	movs	r3, #1
 800109a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800109c:	2307      	movs	r3, #7
 800109e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a0:	463b      	mov	r3, r7
 80010a2:	4619      	mov	r1, r3
 80010a4:	4805      	ldr	r0, [pc, #20]	@ (80010bc <MX_ADC1_Init+0x98>)
 80010a6:	f004 f963 	bl	8005370 <HAL_ADC_ConfigChannel>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010b0:	f002 fcd2 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	200002d4 	.word	0x200002d4
 80010c0:	40012000 	.word	0x40012000
 80010c4:	0f000001 	.word	0x0f000001

080010c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08a      	sub	sp, #40	@ 0x28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a31      	ldr	r2, [pc, #196]	@ (80011ac <HAL_ADC_MspInit+0xe4>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d15b      	bne.n	80011a2 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010ea:	4b31      	ldr	r3, [pc, #196]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 80010ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ee:	4a30      	ldr	r2, [pc, #192]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 80010f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010f6:	4b2e      	ldr	r3, [pc, #184]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 80010f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	4b2b      	ldr	r3, [pc, #172]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	4a2a      	ldr	r2, [pc, #168]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6313      	str	r3, [r2, #48]	@ 0x30
 800110e:	4b28      	ldr	r3, [pc, #160]	@ (80011b0 <HAL_ADC_MspInit+0xe8>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800111a:	2301      	movs	r3, #1
 800111c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800111e:	2303      	movs	r3, #3
 8001120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001126:	f107 0314 	add.w	r3, r7, #20
 800112a:	4619      	mov	r1, r3
 800112c:	4821      	ldr	r0, [pc, #132]	@ (80011b4 <HAL_ADC_MspInit+0xec>)
 800112e:	f005 fefd 	bl	8006f2c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001132:	4b21      	ldr	r3, [pc, #132]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 8001134:	4a21      	ldr	r2, [pc, #132]	@ (80011bc <HAL_ADC_MspInit+0xf4>)
 8001136:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001138:	4b1f      	ldr	r3, [pc, #124]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 800113a:	2200      	movs	r2, #0
 800113c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800113e:	4b1e      	ldr	r3, [pc, #120]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001144:	4b1c      	ldr	r3, [pc, #112]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800114a:	4b1b      	ldr	r3, [pc, #108]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 800114c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001150:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001152:	4b19      	ldr	r3, [pc, #100]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 8001154:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001158:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800115a:	4b17      	ldr	r3, [pc, #92]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 800115c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001160:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001162:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 8001164:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001168:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800116a:	4b13      	ldr	r3, [pc, #76]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 800116c:	2200      	movs	r2, #0
 800116e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 8001172:	2200      	movs	r2, #0
 8001174:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001176:	4810      	ldr	r0, [pc, #64]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 8001178:	f005 face 	bl	8006718 <HAL_DMA_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8001182:	f002 fc69 	bl	8003a58 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a0b      	ldr	r2, [pc, #44]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 800118a:	639a      	str	r2, [r3, #56]	@ 0x38
 800118c:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <HAL_ADC_MspInit+0xf0>)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	2100      	movs	r1, #0
 8001196:	2012      	movs	r0, #18
 8001198:	f005 fa87 	bl	80066aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800119c:	2012      	movs	r0, #18
 800119e:	f005 faa0 	bl	80066e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011a2:	bf00      	nop
 80011a4:	3728      	adds	r7, #40	@ 0x28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40012000 	.word	0x40012000
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40020000 	.word	0x40020000
 80011b8:	2000031c 	.word	0x2000031c
 80011bc:	40026410 	.word	0x40026410

080011c0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80011c4:	4b17      	ldr	r3, [pc, #92]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011c6:	4a18      	ldr	r2, [pc, #96]	@ (8001228 <MX_CAN1_Init+0x68>)
 80011c8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 18;
 80011ca:	4b16      	ldr	r3, [pc, #88]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011cc:	2212      	movs	r2, #18
 80011ce:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80011d0:	4b14      	ldr	r3, [pc, #80]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011d6:	4b13      	ldr	r3, [pc, #76]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011d8:	2200      	movs	r2, #0
 80011da:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 80011dc:	4b11      	ldr	r3, [pc, #68]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011de:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80011e2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80011ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80011f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80011fc:	4b09      	ldr	r3, [pc, #36]	@ (8001224 <MX_CAN1_Init+0x64>)
 80011fe:	2200      	movs	r2, #0
 8001200:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001202:	4b08      	ldr	r3, [pc, #32]	@ (8001224 <MX_CAN1_Init+0x64>)
 8001204:	2200      	movs	r2, #0
 8001206:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001208:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <MX_CAN1_Init+0x64>)
 800120a:	2200      	movs	r2, #0
 800120c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800120e:	4805      	ldr	r0, [pc, #20]	@ (8001224 <MX_CAN1_Init+0x64>)
 8001210:	f004 fb08 	bl	8005824 <HAL_CAN_Init>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800121a:	f002 fc1d 	bl	8003a58 <Error_Handler>
  /* USER CODE BEGIN CAN1_Init 2 */


  /* USER CODE END CAN1_Init 2 */

}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	2000037c 	.word	0x2000037c
 8001228:	40006400 	.word	0x40006400

0800122c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b08a      	sub	sp, #40	@ 0x28
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a1b      	ldr	r2, [pc, #108]	@ (80012b8 <HAL_CAN_MspInit+0x8c>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d12f      	bne.n	80012ae <HAL_CAN_MspInit+0x82>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800124e:	4b1b      	ldr	r3, [pc, #108]	@ (80012bc <HAL_CAN_MspInit+0x90>)
 8001250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001252:	4a1a      	ldr	r2, [pc, #104]	@ (80012bc <HAL_CAN_MspInit+0x90>)
 8001254:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001258:	6413      	str	r3, [r2, #64]	@ 0x40
 800125a:	4b18      	ldr	r3, [pc, #96]	@ (80012bc <HAL_CAN_MspInit+0x90>)
 800125c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800125e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001266:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <HAL_CAN_MspInit+0x90>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126a:	4a14      	ldr	r2, [pc, #80]	@ (80012bc <HAL_CAN_MspInit+0x90>)
 800126c:	f043 0308 	orr.w	r3, r3, #8
 8001270:	6313      	str	r3, [r2, #48]	@ 0x30
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <HAL_CAN_MspInit+0x90>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	f003 0308 	and.w	r3, r3, #8
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800127e:	2303      	movs	r3, #3
 8001280:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001282:	2302      	movs	r3, #2
 8001284:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800128a:	2303      	movs	r3, #3
 800128c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800128e:	2309      	movs	r3, #9
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4619      	mov	r1, r3
 8001298:	4809      	ldr	r0, [pc, #36]	@ (80012c0 <HAL_CAN_MspInit+0x94>)
 800129a:	f005 fe47 	bl	8006f2c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	2100      	movs	r1, #0
 80012a2:	2014      	movs	r0, #20
 80012a4:	f005 fa01 	bl	80066aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80012a8:	2014      	movs	r0, #20
 80012aa:	f005 fa1a 	bl	80066e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80012ae:	bf00      	nop
 80012b0:	3728      	adds	r7, #40	@ 0x28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40006400 	.word	0x40006400
 80012bc:	40023800 	.word	0x40023800
 80012c0:	40020c00 	.word	0x40020c00

080012c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80012ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001334 <MX_DMA_Init+0x70>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4a19      	ldr	r2, [pc, #100]	@ (8001334 <MX_DMA_Init+0x70>)
 80012d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4b17      	ldr	r3, [pc, #92]	@ (8001334 <MX_DMA_Init+0x70>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012e2:	4b14      	ldr	r3, [pc, #80]	@ (8001334 <MX_DMA_Init+0x70>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e6:	4a13      	ldr	r2, [pc, #76]	@ (8001334 <MX_DMA_Init+0x70>)
 80012e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ee:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <MX_DMA_Init+0x70>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012f6:	603b      	str	r3, [r7, #0]
 80012f8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80012fa:	2200      	movs	r2, #0
 80012fc:	2100      	movs	r1, #0
 80012fe:	200e      	movs	r0, #14
 8001300:	f005 f9d3 	bl	80066aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001304:	200e      	movs	r0, #14
 8001306:	f005 f9ec 	bl	80066e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800130a:	2200      	movs	r2, #0
 800130c:	2100      	movs	r1, #0
 800130e:	2010      	movs	r0, #16
 8001310:	f005 f9cb 	bl	80066aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001314:	2010      	movs	r0, #16
 8001316:	f005 f9e4 	bl	80066e2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800131a:	2200      	movs	r2, #0
 800131c:	2100      	movs	r1, #0
 800131e:	2038      	movs	r0, #56	@ 0x38
 8001320:	f005 f9c3 	bl	80066aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001324:	2038      	movs	r0, #56	@ 0x38
 8001326:	f005 f9dc 	bl	80066e2 <HAL_NVIC_EnableIRQ>

}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40023800 	.word	0x40023800

08001338 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08e      	sub	sp, #56	@ 0x38
 800133c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800134e:	4ba6      	ldr	r3, [pc, #664]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	4aa5      	ldr	r2, [pc, #660]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 8001354:	f043 0304 	orr.w	r3, r3, #4
 8001358:	6313      	str	r3, [r2, #48]	@ 0x30
 800135a:	4ba3      	ldr	r3, [pc, #652]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	f003 0304 	and.w	r3, r3, #4
 8001362:	623b      	str	r3, [r7, #32]
 8001364:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001366:	4ba0      	ldr	r3, [pc, #640]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	4a9f      	ldr	r2, [pc, #636]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 800136c:	f043 0320 	orr.w	r3, r3, #32
 8001370:	6313      	str	r3, [r2, #48]	@ 0x30
 8001372:	4b9d      	ldr	r3, [pc, #628]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	f003 0320 	and.w	r3, r3, #32
 800137a:	61fb      	str	r3, [r7, #28]
 800137c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800137e:	4b9a      	ldr	r3, [pc, #616]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	4a99      	ldr	r2, [pc, #612]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 8001384:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001388:	6313      	str	r3, [r2, #48]	@ 0x30
 800138a:	4b97      	ldr	r3, [pc, #604]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001392:	61bb      	str	r3, [r7, #24]
 8001394:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001396:	4b94      	ldr	r3, [pc, #592]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	4a93      	ldr	r2, [pc, #588]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 800139c:	f043 0301 	orr.w	r3, r3, #1
 80013a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a2:	4b91      	ldr	r3, [pc, #580]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	617b      	str	r3, [r7, #20]
 80013ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	4b8e      	ldr	r3, [pc, #568]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	4a8d      	ldr	r2, [pc, #564]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013b4:	f043 0302 	orr.w	r3, r3, #2
 80013b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ba:	4b8b      	ldr	r3, [pc, #556]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013c6:	4b88      	ldr	r3, [pc, #544]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	4a87      	ldr	r2, [pc, #540]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013cc:	f043 0310 	orr.w	r3, r3, #16
 80013d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d2:	4b85      	ldr	r3, [pc, #532]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d6:	f003 0310 	and.w	r3, r3, #16
 80013da:	60fb      	str	r3, [r7, #12]
 80013dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013de:	4b82      	ldr	r3, [pc, #520]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	4a81      	ldr	r2, [pc, #516]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013e4:	f043 0308 	orr.w	r3, r3, #8
 80013e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ea:	4b7f      	ldr	r3, [pc, #508]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	f003 0308 	and.w	r3, r3, #8
 80013f2:	60bb      	str	r3, [r7, #8]
 80013f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013f6:	4b7c      	ldr	r3, [pc, #496]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fa:	4a7b      	ldr	r2, [pc, #492]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 80013fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001400:	6313      	str	r3, [r2, #48]	@ 0x30
 8001402:	4b79      	ldr	r3, [pc, #484]	@ (80015e8 <MX_GPIO_Init+0x2b0>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001414:	4875      	ldr	r0, [pc, #468]	@ (80015ec <MX_GPIO_Init+0x2b4>)
 8001416:	f005 ff35 	bl	8007284 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001420:	4873      	ldr	r0, [pc, #460]	@ (80015f0 <MX_GPIO_Init+0x2b8>)
 8001422:	f005 ff2f 	bl	8007284 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800142c:	4871      	ldr	r0, [pc, #452]	@ (80015f4 <MX_GPIO_Init+0x2bc>)
 800142e:	f005 ff29 	bl	8007284 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001432:	2200      	movs	r2, #0
 8001434:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8001438:	486f      	ldr	r0, [pc, #444]	@ (80015f8 <MX_GPIO_Init+0x2c0>)
 800143a:	f005 ff23 	bl	8007284 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800143e:	2200      	movs	r2, #0
 8001440:	2140      	movs	r1, #64	@ 0x40
 8001442:	486e      	ldr	r0, [pc, #440]	@ (80015fc <MX_GPIO_Init+0x2c4>)
 8001444:	f005 ff1e 	bl	8007284 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001448:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800144e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001458:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800145c:	4619      	mov	r1, r3
 800145e:	4868      	ldr	r0, [pc, #416]	@ (8001600 <MX_GPIO_Init+0x2c8>)
 8001460:	f005 fd64 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001464:	2332      	movs	r3, #50	@ 0x32
 8001466:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001468:	2302      	movs	r3, #2
 800146a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001470:	2303      	movs	r3, #3
 8001472:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001474:	230b      	movs	r3, #11
 8001476:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001478:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800147c:	4619      	mov	r1, r3
 800147e:	4860      	ldr	r0, [pc, #384]	@ (8001600 <MX_GPIO_Init+0x2c8>)
 8001480:	f005 fd54 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001484:	2386      	movs	r3, #134	@ 0x86
 8001486:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001488:	2302      	movs	r3, #2
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001490:	2303      	movs	r3, #3
 8001492:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001494:	230b      	movs	r3, #11
 8001496:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001498:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800149c:	4619      	mov	r1, r3
 800149e:	4859      	ldr	r0, [pc, #356]	@ (8001604 <MX_GPIO_Init+0x2cc>)
 80014a0:	f005 fd44 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80014a4:	f244 0381 	movw	r3, #16513	@ 0x4081
 80014a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ae:	2300      	movs	r3, #0
 80014b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b2:	2300      	movs	r3, #0
 80014b4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ba:	4619      	mov	r1, r3
 80014bc:	484b      	ldr	r0, [pc, #300]	@ (80015ec <MX_GPIO_Init+0x2b4>)
 80014be:	f005 fd35 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80014c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c8:	2301      	movs	r3, #1
 80014ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d0:	2300      	movs	r3, #0
 80014d2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014d8:	4619      	mov	r1, r3
 80014da:	4845      	ldr	r0, [pc, #276]	@ (80015f0 <MX_GPIO_Init+0x2b8>)
 80014dc:	f005 fd26 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e6:	2301      	movs	r3, #1
 80014e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ee:	2300      	movs	r3, #0
 80014f0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014f6:	4619      	mov	r1, r3
 80014f8:	483e      	ldr	r0, [pc, #248]	@ (80015f4 <MX_GPIO_Init+0x2bc>)
 80014fa:	f005 fd17 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80014fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001502:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001504:	2302      	movs	r3, #2
 8001506:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150c:	2303      	movs	r3, #3
 800150e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001510:	230b      	movs	r3, #11
 8001512:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001514:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001518:	4619      	mov	r1, r3
 800151a:	4834      	ldr	r0, [pc, #208]	@ (80015ec <MX_GPIO_Init+0x2b4>)
 800151c:	f005 fd06 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001520:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001524:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001526:	2301      	movs	r3, #1
 8001528:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152e:	2300      	movs	r3, #0
 8001530:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001532:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001536:	4619      	mov	r1, r3
 8001538:	482f      	ldr	r0, [pc, #188]	@ (80015f8 <MX_GPIO_Init+0x2c0>)
 800153a:	f005 fcf7 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800153e:	2340      	movs	r3, #64	@ 0x40
 8001540:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001542:	2301      	movs	r3, #1
 8001544:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001546:	2300      	movs	r3, #0
 8001548:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154a:	2300      	movs	r3, #0
 800154c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800154e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001552:	4619      	mov	r1, r3
 8001554:	4829      	ldr	r0, [pc, #164]	@ (80015fc <MX_GPIO_Init+0x2c4>)
 8001556:	f005 fce9 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800155a:	2380      	movs	r3, #128	@ 0x80
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155e:	2300      	movs	r3, #0
 8001560:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001562:	2300      	movs	r3, #0
 8001564:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001566:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800156a:	4619      	mov	r1, r3
 800156c:	4823      	ldr	r0, [pc, #140]	@ (80015fc <MX_GPIO_Init+0x2c4>)
 800156e:	f005 fcdd 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001572:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001578:	2302      	movs	r3, #2
 800157a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001580:	2303      	movs	r3, #3
 8001582:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001584:	230a      	movs	r3, #10
 8001586:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001588:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800158c:	4619      	mov	r1, r3
 800158e:	481d      	ldr	r0, [pc, #116]	@ (8001604 <MX_GPIO_Init+0x2cc>)
 8001590:	f005 fccc 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001594:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001598:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800159a:	2300      	movs	r3, #0
 800159c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80015a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015a6:	4619      	mov	r1, r3
 80015a8:	4816      	ldr	r0, [pc, #88]	@ (8001604 <MX_GPIO_Init+0x2cc>)
 80015aa:	f005 fcbf 	bl	8006f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80015ae:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80015b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b4:	2302      	movs	r3, #2
 80015b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015bc:	2303      	movs	r3, #3
 80015be:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015c0:	230b      	movs	r3, #11
 80015c2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015c8:	4619      	mov	r1, r3
 80015ca:	480c      	ldr	r0, [pc, #48]	@ (80015fc <MX_GPIO_Init+0x2c4>)
 80015cc:	f005 fcae 	bl	8006f2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2100      	movs	r1, #0
 80015d4:	2028      	movs	r0, #40	@ 0x28
 80015d6:	f005 f868 	bl	80066aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015da:	2028      	movs	r0, #40	@ 0x28
 80015dc:	f005 f881 	bl	80066e2 <HAL_NVIC_EnableIRQ>

}
 80015e0:	bf00      	nop
 80015e2:	3738      	adds	r7, #56	@ 0x38
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	40023800 	.word	0x40023800
 80015ec:	40020400 	.word	0x40020400
 80015f0:	40021400 	.word	0x40021400
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40020c00 	.word	0x40020c00
 80015fc:	40021800 	.word	0x40021800
 8001600:	40020800 	.word	0x40020800
 8001604:	40020000 	.word	0x40020000

08001608 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800160c:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <MX_I2C2_Init+0x74>)
 800160e:	4a1c      	ldr	r2, [pc, #112]	@ (8001680 <MX_I2C2_Init+0x78>)
 8001610:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00808CD2;
 8001612:	4b1a      	ldr	r3, [pc, #104]	@ (800167c <MX_I2C2_Init+0x74>)
 8001614:	4a1b      	ldr	r2, [pc, #108]	@ (8001684 <MX_I2C2_Init+0x7c>)
 8001616:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001618:	4b18      	ldr	r3, [pc, #96]	@ (800167c <MX_I2C2_Init+0x74>)
 800161a:	2200      	movs	r2, #0
 800161c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800161e:	4b17      	ldr	r3, [pc, #92]	@ (800167c <MX_I2C2_Init+0x74>)
 8001620:	2201      	movs	r2, #1
 8001622:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001624:	4b15      	ldr	r3, [pc, #84]	@ (800167c <MX_I2C2_Init+0x74>)
 8001626:	2200      	movs	r2, #0
 8001628:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800162a:	4b14      	ldr	r3, [pc, #80]	@ (800167c <MX_I2C2_Init+0x74>)
 800162c:	2200      	movs	r2, #0
 800162e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <MX_I2C2_Init+0x74>)
 8001632:	2200      	movs	r2, #0
 8001634:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001636:	4b11      	ldr	r3, [pc, #68]	@ (800167c <MX_I2C2_Init+0x74>)
 8001638:	2200      	movs	r2, #0
 800163a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800163c:	4b0f      	ldr	r3, [pc, #60]	@ (800167c <MX_I2C2_Init+0x74>)
 800163e:	2200      	movs	r2, #0
 8001640:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001642:	480e      	ldr	r0, [pc, #56]	@ (800167c <MX_I2C2_Init+0x74>)
 8001644:	f005 fe6a 	bl	800731c <HAL_I2C_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800164e:	f002 fa03 	bl	8003a58 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001652:	2100      	movs	r1, #0
 8001654:	4809      	ldr	r0, [pc, #36]	@ (800167c <MX_I2C2_Init+0x74>)
 8001656:	f006 fbed 	bl	8007e34 <HAL_I2CEx_ConfigAnalogFilter>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001660:	f002 f9fa 	bl	8003a58 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001664:	2100      	movs	r1, #0
 8001666:	4805      	ldr	r0, [pc, #20]	@ (800167c <MX_I2C2_Init+0x74>)
 8001668:	f006 fc2f 	bl	8007eca <HAL_I2CEx_ConfigDigitalFilter>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001672:	f002 f9f1 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	200003a4 	.word	0x200003a4
 8001680:	40005800 	.word	0x40005800
 8001684:	00808cd2 	.word	0x00808cd2

08001688 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b0aa      	sub	sp, #168	@ 0xa8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016a0:	f107 0310 	add.w	r3, r7, #16
 80016a4:	2284      	movs	r2, #132	@ 0x84
 80016a6:	2100      	movs	r1, #0
 80016a8:	4618      	mov	r0, r3
 80016aa:	f00b faaa 	bl	800cc02 <memset>
  if(i2cHandle->Instance==I2C2)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a21      	ldr	r2, [pc, #132]	@ (8001738 <HAL_I2C_MspInit+0xb0>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d13b      	bne.n	8001730 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80016b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016bc:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80016be:	2300      	movs	r3, #0
 80016c0:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016c2:	f107 0310 	add.w	r3, r7, #16
 80016c6:	4618      	mov	r0, r3
 80016c8:	f007 f926 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80016d2:	f002 f9c1 	bl	8003a58 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80016d6:	4b19      	ldr	r3, [pc, #100]	@ (800173c <HAL_I2C_MspInit+0xb4>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	4a18      	ldr	r2, [pc, #96]	@ (800173c <HAL_I2C_MspInit+0xb4>)
 80016dc:	f043 0320 	orr.w	r3, r3, #32
 80016e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e2:	4b16      	ldr	r3, [pc, #88]	@ (800173c <HAL_I2C_MspInit+0xb4>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	f003 0320 	and.w	r3, r3, #32
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80016ee:	2303      	movs	r3, #3
 80016f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016f4:	2312      	movs	r3, #18
 80016f6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001700:	2303      	movs	r3, #3
 8001702:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001706:	2304      	movs	r3, #4
 8001708:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800170c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001710:	4619      	mov	r1, r3
 8001712:	480b      	ldr	r0, [pc, #44]	@ (8001740 <HAL_I2C_MspInit+0xb8>)
 8001714:	f005 fc0a 	bl	8006f2c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001718:	4b08      	ldr	r3, [pc, #32]	@ (800173c <HAL_I2C_MspInit+0xb4>)
 800171a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171c:	4a07      	ldr	r2, [pc, #28]	@ (800173c <HAL_I2C_MspInit+0xb4>)
 800171e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001722:	6413      	str	r3, [r2, #64]	@ 0x40
 8001724:	4b05      	ldr	r3, [pc, #20]	@ (800173c <HAL_I2C_MspInit+0xb4>)
 8001726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001728:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001730:	bf00      	nop
 8001732:	37a8      	adds	r7, #168	@ 0xa8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40005800 	.word	0x40005800
 800173c:	40023800 	.word	0x40023800
 8001740:	40021400 	.word	0x40021400

08001744 <LCD_Reset>:
    {0x00, 0x41, 0x36, 0x08, 0x00}, // }
    {0x10, 0x08, 0x08, 0x10, 0x08}  // ~
};

void LCD_Reset(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
    LCD_RES_LOW();
 8001748:	2200      	movs	r2, #0
 800174a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800174e:	4808      	ldr	r0, [pc, #32]	@ (8001770 <LCD_Reset+0x2c>)
 8001750:	f005 fd98 	bl	8007284 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8001754:	2014      	movs	r0, #20
 8001756:	f003 fc75 	bl	8005044 <HAL_Delay>
    LCD_RES_HIGH();
 800175a:	2201      	movs	r2, #1
 800175c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001760:	4803      	ldr	r0, [pc, #12]	@ (8001770 <LCD_Reset+0x2c>)
 8001762:	f005 fd8f 	bl	8007284 <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8001766:	2078      	movs	r0, #120	@ 0x78
 8001768:	f003 fc6c 	bl	8005044 <HAL_Delay>
}
 800176c:	bf00      	nop
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40020c00 	.word	0x40020c00

08001774 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
    LCD_CS_LOW();
 800177e:	2200      	movs	r2, #0
 8001780:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001784:	480c      	ldr	r0, [pc, #48]	@ (80017b8 <LCD_SendCommand+0x44>)
 8001786:	f005 fd7d 	bl	8007284 <HAL_GPIO_WritePin>
    LCD_DC_LOW();
 800178a:	2200      	movs	r2, #0
 800178c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001790:	480a      	ldr	r0, [pc, #40]	@ (80017bc <LCD_SendCommand+0x48>)
 8001792:	f005 fd77 	bl	8007284 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, &cmd, 1, 100);
 8001796:	1df9      	adds	r1, r7, #7
 8001798:	2364      	movs	r3, #100	@ 0x64
 800179a:	2201      	movs	r2, #1
 800179c:	4808      	ldr	r0, [pc, #32]	@ (80017c0 <LCD_SendCommand+0x4c>)
 800179e:	f007 fd56 	bl	800924e <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 80017a2:	2201      	movs	r2, #1
 80017a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017a8:	4803      	ldr	r0, [pc, #12]	@ (80017b8 <LCD_SendCommand+0x44>)
 80017aa:	f005 fd6b 	bl	8007284 <HAL_GPIO_WritePin>
}
 80017ae:	bf00      	nop
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40021000 	.word	0x40021000
 80017bc:	40021400 	.word	0x40021400
 80017c0:	2000063c 	.word	0x2000063c

080017c4 <LCD_SendData>:

void LCD_SendData(uint8_t *data, uint16_t size)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	460b      	mov	r3, r1
 80017ce:	807b      	strh	r3, [r7, #2]
    LCD_CS_LOW();
 80017d0:	2200      	movs	r2, #0
 80017d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017d6:	480c      	ldr	r0, [pc, #48]	@ (8001808 <LCD_SendData+0x44>)
 80017d8:	f005 fd54 	bl	8007284 <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 80017dc:	2201      	movs	r2, #1
 80017de:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017e2:	480a      	ldr	r0, [pc, #40]	@ (800180c <LCD_SendData+0x48>)
 80017e4:	f005 fd4e 	bl	8007284 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, data, size, 100);
 80017e8:	887a      	ldrh	r2, [r7, #2]
 80017ea:	2364      	movs	r3, #100	@ 0x64
 80017ec:	6879      	ldr	r1, [r7, #4]
 80017ee:	4808      	ldr	r0, [pc, #32]	@ (8001810 <LCD_SendData+0x4c>)
 80017f0:	f007 fd2d 	bl	800924e <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 80017f4:	2201      	movs	r2, #1
 80017f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017fa:	4803      	ldr	r0, [pc, #12]	@ (8001808 <LCD_SendData+0x44>)
 80017fc:	f005 fd42 	bl	8007284 <HAL_GPIO_WritePin>
}
 8001800:	bf00      	nop
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	40021000 	.word	0x40021000
 800180c:	40021400 	.word	0x40021400
 8001810:	2000063c 	.word	0x2000063c

08001814 <LCD_SetAddressWindow>:

void LCD_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8001814:	b590      	push	{r4, r7, lr}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	4604      	mov	r4, r0
 800181c:	4608      	mov	r0, r1
 800181e:	4611      	mov	r1, r2
 8001820:	461a      	mov	r2, r3
 8001822:	4623      	mov	r3, r4
 8001824:	80fb      	strh	r3, [r7, #6]
 8001826:	4603      	mov	r3, r0
 8001828:	80bb      	strh	r3, [r7, #4]
 800182a:	460b      	mov	r3, r1
 800182c:	807b      	strh	r3, [r7, #2]
 800182e:	4613      	mov	r3, r2
 8001830:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];
    LCD_SendCommand(0x2A);
 8001832:	202a      	movs	r0, #42	@ 0x2a
 8001834:	f7ff ff9e 	bl	8001774 <LCD_SendCommand>
    data[0] = (x0 >> 8) & 0xFF;
 8001838:	88fb      	ldrh	r3, [r7, #6]
 800183a:	0a1b      	lsrs	r3, r3, #8
 800183c:	b29b      	uxth	r3, r3
 800183e:	b2db      	uxtb	r3, r3
 8001840:	733b      	strb	r3, [r7, #12]
    data[1] = x0 & 0xFF;
 8001842:	88fb      	ldrh	r3, [r7, #6]
 8001844:	b2db      	uxtb	r3, r3
 8001846:	737b      	strb	r3, [r7, #13]
    data[2] = (x1 >> 8) & 0xFF;
 8001848:	887b      	ldrh	r3, [r7, #2]
 800184a:	0a1b      	lsrs	r3, r3, #8
 800184c:	b29b      	uxth	r3, r3
 800184e:	b2db      	uxtb	r3, r3
 8001850:	73bb      	strb	r3, [r7, #14]
    data[3] = x1 & 0xFF;
 8001852:	887b      	ldrh	r3, [r7, #2]
 8001854:	b2db      	uxtb	r3, r3
 8001856:	73fb      	strb	r3, [r7, #15]
    LCD_SendData(data, 4);
 8001858:	f107 030c 	add.w	r3, r7, #12
 800185c:	2104      	movs	r1, #4
 800185e:	4618      	mov	r0, r3
 8001860:	f7ff ffb0 	bl	80017c4 <LCD_SendData>

    LCD_SendCommand(0x2B);
 8001864:	202b      	movs	r0, #43	@ 0x2b
 8001866:	f7ff ff85 	bl	8001774 <LCD_SendCommand>
    data[0] = (y0 >> 8) & 0xFF;
 800186a:	88bb      	ldrh	r3, [r7, #4]
 800186c:	0a1b      	lsrs	r3, r3, #8
 800186e:	b29b      	uxth	r3, r3
 8001870:	b2db      	uxtb	r3, r3
 8001872:	733b      	strb	r3, [r7, #12]
    data[1] = y0 & 0xFF;
 8001874:	88bb      	ldrh	r3, [r7, #4]
 8001876:	b2db      	uxtb	r3, r3
 8001878:	737b      	strb	r3, [r7, #13]
    data[2] = (y1 >> 8) & 0xFF;
 800187a:	883b      	ldrh	r3, [r7, #0]
 800187c:	0a1b      	lsrs	r3, r3, #8
 800187e:	b29b      	uxth	r3, r3
 8001880:	b2db      	uxtb	r3, r3
 8001882:	73bb      	strb	r3, [r7, #14]
    data[3] = y1 & 0xFF;
 8001884:	883b      	ldrh	r3, [r7, #0]
 8001886:	b2db      	uxtb	r3, r3
 8001888:	73fb      	strb	r3, [r7, #15]
    LCD_SendData(data, 4);
 800188a:	f107 030c 	add.w	r3, r7, #12
 800188e:	2104      	movs	r1, #4
 8001890:	4618      	mov	r0, r3
 8001892:	f7ff ff97 	bl	80017c4 <LCD_SendData>

    LCD_SendCommand(0x2C);
 8001896:	202c      	movs	r0, #44	@ 0x2c
 8001898:	f7ff ff6c 	bl	8001774 <LCD_SendCommand>
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd90      	pop	{r4, r7, pc}

080018a4 <LCD_DrawChar>:

void LCD_DrawChar(uint16_t x, uint16_t y, char c, uint16_t color, uint16_t bg, uint8_t size) {
 80018a4:	b5b0      	push	{r4, r5, r7, lr}
 80018a6:	f5ad 6d9b 	sub.w	sp, sp, #1240	@ 0x4d8
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	4605      	mov	r5, r0
 80018ae:	460c      	mov	r4, r1
 80018b0:	4610      	mov	r0, r2
 80018b2:	4619      	mov	r1, r3
 80018b4:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 80018b8:	f2a3 43d2 	subw	r3, r3, #1234	@ 0x4d2
 80018bc:	462a      	mov	r2, r5
 80018be:	801a      	strh	r2, [r3, #0]
 80018c0:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 80018c4:	f2a3 43d4 	subw	r3, r3, #1236	@ 0x4d4
 80018c8:	4622      	mov	r2, r4
 80018ca:	801a      	strh	r2, [r3, #0]
 80018cc:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 80018d0:	f2a3 43d5 	subw	r3, r3, #1237	@ 0x4d5
 80018d4:	4602      	mov	r2, r0
 80018d6:	701a      	strb	r2, [r3, #0]
 80018d8:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 80018dc:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 80018e0:	460a      	mov	r2, r1
 80018e2:	801a      	strh	r2, [r3, #0]
    if (c < 32 || c > 126) c = 32;
 80018e4:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 80018e8:	f2a3 43d5 	subw	r3, r3, #1237	@ 0x4d5
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b1f      	cmp	r3, #31
 80018f0:	d906      	bls.n	8001900 <LCD_DrawChar+0x5c>
 80018f2:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 80018f6:	f2a3 43d5 	subw	r3, r3, #1237	@ 0x4d5
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	2b7e      	cmp	r3, #126	@ 0x7e
 80018fe:	d905      	bls.n	800190c <LCD_DrawChar+0x68>
 8001900:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 8001904:	f2a3 43d5 	subw	r3, r3, #1237	@ 0x4d5
 8001908:	2220      	movs	r2, #32
 800190a:	701a      	strb	r2, [r3, #0]
    uint8_t index = c - 32;
 800190c:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 8001910:	f2a3 43d5 	subw	r3, r3, #1237	@ 0x4d5
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	3b20      	subs	r3, #32
 8001918:	f887 34c3 	strb.w	r3, [r7, #1219]	@ 0x4c3

    uint16_t width = 5 * size;
 800191c:	f897 34ec 	ldrb.w	r3, [r7, #1260]	@ 0x4ec
 8001920:	b29b      	uxth	r3, r3
 8001922:	461a      	mov	r2, r3
 8001924:	0092      	lsls	r2, r2, #2
 8001926:	4413      	add	r3, r2
 8001928:	f8a7 34c0 	strh.w	r3, [r7, #1216]	@ 0x4c0
    uint16_t height = 7 * size;
 800192c:	f897 34ec 	ldrb.w	r3, [r7, #1260]	@ 0x4ec
 8001930:	b29b      	uxth	r3, r3
 8001932:	461a      	mov	r2, r3
 8001934:	00d2      	lsls	r2, r2, #3
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	f8a7 34be 	strh.w	r3, [r7, #1214]	@ 0x4be

    LCD_SetAddressWindow(x, y, x + width - 1, y + height - 1);
 800193c:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 8001940:	f2a3 43d2 	subw	r3, r3, #1234	@ 0x4d2
 8001944:	881a      	ldrh	r2, [r3, #0]
 8001946:	f8b7 34c0 	ldrh.w	r3, [r7, #1216]	@ 0x4c0
 800194a:	4413      	add	r3, r2
 800194c:	b29b      	uxth	r3, r3
 800194e:	3b01      	subs	r3, #1
 8001950:	b29c      	uxth	r4, r3
 8001952:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 8001956:	f2a3 43d4 	subw	r3, r3, #1236	@ 0x4d4
 800195a:	881a      	ldrh	r2, [r3, #0]
 800195c:	f8b7 34be 	ldrh.w	r3, [r7, #1214]	@ 0x4be
 8001960:	4413      	add	r3, r2
 8001962:	b29b      	uxth	r3, r3
 8001964:	3b01      	subs	r3, #1
 8001966:	b29a      	uxth	r2, r3
 8001968:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 800196c:	f2a3 43d4 	subw	r3, r3, #1236	@ 0x4d4
 8001970:	8819      	ldrh	r1, [r3, #0]
 8001972:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 8001976:	f2a3 43d2 	subw	r3, r3, #1234	@ 0x4d2
 800197a:	8818      	ldrh	r0, [r3, #0]
 800197c:	4613      	mov	r3, r2
 800197e:	4622      	mov	r2, r4
 8001980:	f7ff ff48 	bl	8001814 <LCD_SetAddressWindow>

    uint8_t buffer[1200];
    uint32_t bufIdx = 0;
 8001984:	2300      	movs	r3, #0
 8001986:	f8c7 34d4 	str.w	r3, [r7, #1236]	@ 0x4d4

    for (int row = 0; row < 7; row++) {
 800198a:	2300      	movs	r3, #0
 800198c:	f8c7 34d0 	str.w	r3, [r7, #1232]	@ 0x4d0
 8001990:	e06e      	b.n	8001a70 <LCD_DrawChar+0x1cc>
        for (int sy = 0; sy < size; sy++) {
 8001992:	2300      	movs	r3, #0
 8001994:	f8c7 34cc 	str.w	r3, [r7, #1228]	@ 0x4cc
 8001998:	e05f      	b.n	8001a5a <LCD_DrawChar+0x1b6>
            for (int col = 0; col < 5; col++) {
 800199a:	2300      	movs	r3, #0
 800199c:	f8c7 34c8 	str.w	r3, [r7, #1224]	@ 0x4c8
 80019a0:	e052      	b.n	8001a48 <LCD_DrawChar+0x1a4>
                uint8_t pixelOn = (Font5x7[index][col] >> row) & 0x01;
 80019a2:	f897 24c3 	ldrb.w	r2, [r7, #1219]	@ 0x4c3
 80019a6:	493b      	ldr	r1, [pc, #236]	@ (8001a94 <LCD_DrawChar+0x1f0>)
 80019a8:	4613      	mov	r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	4413      	add	r3, r2
 80019ae:	18ca      	adds	r2, r1, r3
 80019b0:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	@ 0x4c8
 80019b4:	4413      	add	r3, r2
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	461a      	mov	r2, r3
 80019ba:	f8d7 34d0 	ldr.w	r3, [r7, #1232]	@ 0x4d0
 80019be:	fa42 f303 	asr.w	r3, r2, r3
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	f887 34bd 	strb.w	r3, [r7, #1213]	@ 0x4bd
                uint16_t pixelColor = pixelOn ? color : bg;
 80019cc:	f897 34bd 	ldrb.w	r3, [r7, #1213]	@ 0x4bd
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <LCD_DrawChar+0x13c>
 80019d4:	f507 639b 	add.w	r3, r7, #1240	@ 0x4d8
 80019d8:	f5a3 639b 	sub.w	r3, r3, #1240	@ 0x4d8
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	e001      	b.n	80019e4 <LCD_DrawChar+0x140>
 80019e0:	f8b7 34e8 	ldrh.w	r3, [r7, #1256]	@ 0x4e8
 80019e4:	f8a7 34ba 	strh.w	r3, [r7, #1210]	@ 0x4ba

                for (int sx = 0; sx < size; sx++) {
 80019e8:	2300      	movs	r3, #0
 80019ea:	f8c7 34c4 	str.w	r3, [r7, #1220]	@ 0x4c4
 80019ee:	e020      	b.n	8001a32 <LCD_DrawChar+0x18e>
                    buffer[bufIdx++] = (pixelColor >> 8) & 0xFF;
 80019f0:	f8b7 34ba 	ldrh.w	r3, [r7, #1210]	@ 0x4ba
 80019f4:	0a1b      	lsrs	r3, r3, #8
 80019f6:	b299      	uxth	r1, r3
 80019f8:	f8d7 34d4 	ldr.w	r3, [r7, #1236]	@ 0x4d4
 80019fc:	1c5a      	adds	r2, r3, #1
 80019fe:	f8c7 24d4 	str.w	r2, [r7, #1236]	@ 0x4d4
 8001a02:	b2c9      	uxtb	r1, r1
 8001a04:	f507 629b 	add.w	r2, r7, #1240	@ 0x4d8
 8001a08:	f5a2 629a 	sub.w	r2, r2, #1232	@ 0x4d0
 8001a0c:	54d1      	strb	r1, [r2, r3]
                    buffer[bufIdx++] = pixelColor & 0xFF;
 8001a0e:	f8d7 34d4 	ldr.w	r3, [r7, #1236]	@ 0x4d4
 8001a12:	1c5a      	adds	r2, r3, #1
 8001a14:	f8c7 24d4 	str.w	r2, [r7, #1236]	@ 0x4d4
 8001a18:	f8b7 24ba 	ldrh.w	r2, [r7, #1210]	@ 0x4ba
 8001a1c:	b2d1      	uxtb	r1, r2
 8001a1e:	f507 629b 	add.w	r2, r7, #1240	@ 0x4d8
 8001a22:	f5a2 629a 	sub.w	r2, r2, #1232	@ 0x4d0
 8001a26:	54d1      	strb	r1, [r2, r3]
                for (int sx = 0; sx < size; sx++) {
 8001a28:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	f8c7 34c4 	str.w	r3, [r7, #1220]	@ 0x4c4
 8001a32:	f897 34ec 	ldrb.w	r3, [r7, #1260]	@ 0x4ec
 8001a36:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	dbd8      	blt.n	80019f0 <LCD_DrawChar+0x14c>
            for (int col = 0; col < 5; col++) {
 8001a3e:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	@ 0x4c8
 8001a42:	3301      	adds	r3, #1
 8001a44:	f8c7 34c8 	str.w	r3, [r7, #1224]	@ 0x4c8
 8001a48:	f8d7 34c8 	ldr.w	r3, [r7, #1224]	@ 0x4c8
 8001a4c:	2b04      	cmp	r3, #4
 8001a4e:	dda8      	ble.n	80019a2 <LCD_DrawChar+0xfe>
        for (int sy = 0; sy < size; sy++) {
 8001a50:	f8d7 34cc 	ldr.w	r3, [r7, #1228]	@ 0x4cc
 8001a54:	3301      	adds	r3, #1
 8001a56:	f8c7 34cc 	str.w	r3, [r7, #1228]	@ 0x4cc
 8001a5a:	f897 34ec 	ldrb.w	r3, [r7, #1260]	@ 0x4ec
 8001a5e:	f8d7 24cc 	ldr.w	r2, [r7, #1228]	@ 0x4cc
 8001a62:	429a      	cmp	r2, r3
 8001a64:	db99      	blt.n	800199a <LCD_DrawChar+0xf6>
    for (int row = 0; row < 7; row++) {
 8001a66:	f8d7 34d0 	ldr.w	r3, [r7, #1232]	@ 0x4d0
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	f8c7 34d0 	str.w	r3, [r7, #1232]	@ 0x4d0
 8001a70:	f8d7 34d0 	ldr.w	r3, [r7, #1232]	@ 0x4d0
 8001a74:	2b06      	cmp	r3, #6
 8001a76:	dd8c      	ble.n	8001992 <LCD_DrawChar+0xee>
                }
            }
        }
    }
    LCD_SendData(buffer, bufIdx);
 8001a78:	f8d7 34d4 	ldr.w	r3, [r7, #1236]	@ 0x4d4
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	f107 0308 	add.w	r3, r7, #8
 8001a82:	4611      	mov	r1, r2
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff fe9d 	bl	80017c4 <LCD_SendData>
}
 8001a8a:	bf00      	nop
 8001a8c:	f507 679b 	add.w	r7, r7, #1240	@ 0x4d8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bdb0      	pop	{r4, r5, r7, pc}
 8001a94:	08010a74 	.word	0x08010a74

08001a98 <LCD_DrawString>:

void LCD_DrawString(uint16_t x, uint16_t y, char *str, uint16_t color, uint16_t bg, uint8_t size) {
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b087      	sub	sp, #28
 8001a9c:	af02      	add	r7, sp, #8
 8001a9e:	60ba      	str	r2, [r7, #8]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	81fb      	strh	r3, [r7, #14]
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	81bb      	strh	r3, [r7, #12]
 8001aaa:	4613      	mov	r3, r2
 8001aac:	80fb      	strh	r3, [r7, #6]
    while (*str) {
 8001aae:	e01a      	b.n	8001ae6 <LCD_DrawString+0x4e>
        LCD_DrawChar(x, y, *str, color, bg, size);
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	781a      	ldrb	r2, [r3, #0]
 8001ab4:	88fc      	ldrh	r4, [r7, #6]
 8001ab6:	89b9      	ldrh	r1, [r7, #12]
 8001ab8:	89f8      	ldrh	r0, [r7, #14]
 8001aba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001abe:	9301      	str	r3, [sp, #4]
 8001ac0:	8c3b      	ldrh	r3, [r7, #32]
 8001ac2:	9300      	str	r3, [sp, #0]
 8001ac4:	4623      	mov	r3, r4
 8001ac6:	f7ff feed 	bl	80018a4 <LCD_DrawChar>
        x += (5 * size) + size; // Szeroko znaku + odstp
 8001aca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	0052      	lsls	r2, r2, #1
 8001ad4:	4413      	add	r3, r2
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	b29a      	uxth	r2, r3
 8001ada:	89fb      	ldrh	r3, [r7, #14]
 8001adc:	4413      	add	r3, r2
 8001ade:	81fb      	strh	r3, [r7, #14]
        str++;
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	60bb      	str	r3, [r7, #8]
    while (*str) {
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1e0      	bne.n	8001ab0 <LCD_DrawString+0x18>
    }
}
 8001aee:	bf00      	nop
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd90      	pop	{r4, r7, pc}

08001af8 <LCD_SetBrightness>:

void LCD_SetBrightness(uint8_t percent)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
    if (percent > 0) LCD_BLK_ON();
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d006      	beq.n	8001b16 <LCD_SetBrightness+0x1e>
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b0e:	4807      	ldr	r0, [pc, #28]	@ (8001b2c <LCD_SetBrightness+0x34>)
 8001b10:	f005 fbb8 	bl	8007284 <HAL_GPIO_WritePin>
    else LCD_BLK_OFF();
}
 8001b14:	e005      	b.n	8001b22 <LCD_SetBrightness+0x2a>
    else LCD_BLK_OFF();
 8001b16:	2200      	movs	r2, #0
 8001b18:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b1c:	4803      	ldr	r0, [pc, #12]	@ (8001b2c <LCD_SetBrightness+0x34>)
 8001b1e:	f005 fbb1 	bl	8007284 <HAL_GPIO_WritePin>
}
 8001b22:	bf00      	nop
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40020c00 	.word	0x40020c00

08001b30 <LCD_Init>:

void LCD_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
    LCD_CS_HIGH();
 8001b36:	2201      	movs	r2, #1
 8001b38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b3c:	481e      	ldr	r0, [pc, #120]	@ (8001bb8 <LCD_Init+0x88>)
 8001b3e:	f005 fba1 	bl	8007284 <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 8001b42:	2201      	movs	r2, #1
 8001b44:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b48:	481c      	ldr	r0, [pc, #112]	@ (8001bbc <LCD_Init+0x8c>)
 8001b4a:	f005 fb9b 	bl	8007284 <HAL_GPIO_WritePin>
    LCD_RES_HIGH();
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001b54:	481a      	ldr	r0, [pc, #104]	@ (8001bc0 <LCD_Init+0x90>)
 8001b56:	f005 fb95 	bl	8007284 <HAL_GPIO_WritePin>
    LCD_BLK_ON();
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b60:	4817      	ldr	r0, [pc, #92]	@ (8001bc0 <LCD_Init+0x90>)
 8001b62:	f005 fb8f 	bl	8007284 <HAL_GPIO_WritePin>

    LCD_Reset();
 8001b66:	f7ff fded 	bl	8001744 <LCD_Reset>

    LCD_SendCommand(0x11);
 8001b6a:	2011      	movs	r0, #17
 8001b6c:	f7ff fe02 	bl	8001774 <LCD_SendCommand>
    HAL_Delay(120);
 8001b70:	2078      	movs	r0, #120	@ 0x78
 8001b72:	f003 fa67 	bl	8005044 <HAL_Delay>

    uint8_t colorMode = 0x55;
 8001b76:	2355      	movs	r3, #85	@ 0x55
 8001b78:	71fb      	strb	r3, [r7, #7]
    LCD_SendCommand(0x3A);
 8001b7a:	203a      	movs	r0, #58	@ 0x3a
 8001b7c:	f7ff fdfa 	bl	8001774 <LCD_SendCommand>
    LCD_SendData(&colorMode, 1);
 8001b80:	1dfb      	adds	r3, r7, #7
 8001b82:	2101      	movs	r1, #1
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff fe1d 	bl	80017c4 <LCD_SendData>

    uint8_t rotation = 0x00;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	71bb      	strb	r3, [r7, #6]
    LCD_SendCommand(0x36);
 8001b8e:	2036      	movs	r0, #54	@ 0x36
 8001b90:	f7ff fdf0 	bl	8001774 <LCD_SendCommand>
    LCD_SendData(&rotation, 1);
 8001b94:	1dbb      	adds	r3, r7, #6
 8001b96:	2101      	movs	r1, #1
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff fe13 	bl	80017c4 <LCD_SendData>

    LCD_SendCommand(0x21);
 8001b9e:	2021      	movs	r0, #33	@ 0x21
 8001ba0:	f7ff fde8 	bl	8001774 <LCD_SendCommand>

    LCD_SendCommand(0x29);
 8001ba4:	2029      	movs	r0, #41	@ 0x29
 8001ba6:	f7ff fde5 	bl	8001774 <LCD_SendCommand>
    HAL_Delay(10);
 8001baa:	200a      	movs	r0, #10
 8001bac:	f003 fa4a 	bl	8005044 <HAL_Delay>
}
 8001bb0:	bf00      	nop
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	40021400 	.word	0x40021400
 8001bc0:	40020c00 	.word	0x40020c00

08001bc4 <LCD_Update>:

void LCD_Update(void) {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08e      	sub	sp, #56	@ 0x38
 8001bc8:	af02      	add	r7, sp, #8
    char lcd_buffer[40];
    float avgSpeed = (Velocity1 + Velocity2) / 2.0f;
 8001bca:	4b57      	ldr	r3, [pc, #348]	@ (8001d28 <LCD_Update+0x164>)
 8001bcc:	ed93 7a00 	vldr	s14, [r3]
 8001bd0:	4b56      	ldr	r3, [pc, #344]	@ (8001d2c <LCD_Update+0x168>)
 8001bd2:	edd3 7a00 	vldr	s15, [r3]
 8001bd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bda:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001bde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001be2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    // 1. Tryb Pracy (Opisy sowne)
    char *modeStr;
    switch(controlMode) {
 8001be6:	4b52      	ldr	r3, [pc, #328]	@ (8001d30 <LCD_Update+0x16c>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b03      	cmp	r3, #3
 8001bec:	d00c      	beq.n	8001c08 <LCD_Update+0x44>
 8001bee:	2b03      	cmp	r3, #3
 8001bf0:	dc0d      	bgt.n	8001c0e <LCD_Update+0x4a>
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d002      	beq.n	8001bfc <LCD_Update+0x38>
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d003      	beq.n	8001c02 <LCD_Update+0x3e>
 8001bfa:	e008      	b.n	8001c0e <LCD_Update+0x4a>
        case 1: modeStr = "Tryb 1: PWM"; break;
 8001bfc:	4b4d      	ldr	r3, [pc, #308]	@ (8001d34 <LCD_Update+0x170>)
 8001bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c00:	e008      	b.n	8001c14 <LCD_Update+0x50>
        case 2: modeStr = "Tryb 2: Speed"; break;
 8001c02:	4b4d      	ldr	r3, [pc, #308]	@ (8001d38 <LCD_Update+0x174>)
 8001c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c06:	e005      	b.n	8001c14 <LCD_Update+0x50>
        case 3: modeStr = "Tryb 3: Pos"; break;
 8001c08:	4b4c      	ldr	r3, [pc, #304]	@ (8001d3c <LCD_Update+0x178>)
 8001c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c0c:	e002      	b.n	8001c14 <LCD_Update+0x50>
        default: modeStr = "Tryb: ???"; break;
 8001c0e:	4b4c      	ldr	r3, [pc, #304]	@ (8001d40 <LCD_Update+0x17c>)
 8001c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c12:	bf00      	nop
    }

    // %-16s wyrwnuje do lewej i dodaje spacje, czyszczc stare znaki
    sprintf(lcd_buffer, "%-16s", modeStr);
 8001c14:	463b      	mov	r3, r7
 8001c16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c18:	494a      	ldr	r1, [pc, #296]	@ (8001d44 <LCD_Update+0x180>)
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f00a ff8e 	bl	800cb3c <siprintf>
    LCD_DrawString(20, 40, lcd_buffer, 0xF800, 0x0000, 2);
 8001c20:	463a      	mov	r2, r7
 8001c22:	2302      	movs	r3, #2
 8001c24:	9301      	str	r3, [sp, #4]
 8001c26:	2300      	movs	r3, #0
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001c2e:	2128      	movs	r1, #40	@ 0x28
 8001c30:	2014      	movs	r0, #20
 8001c32:	f7ff ff31 	bl	8001a98 <LCD_DrawString>

    // 2. Prdko (Odsunite niej do Y=100)
    sprintf(lcd_buffer, "Predkosc: %.1f  ", avgSpeed);
 8001c36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001c38:	f7fe fca6 	bl	8000588 <__aeabi_f2d>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4638      	mov	r0, r7
 8001c42:	4941      	ldr	r1, [pc, #260]	@ (8001d48 <LCD_Update+0x184>)
 8001c44:	f00a ff7a 	bl	800cb3c <siprintf>
    LCD_DrawString(20, 100, lcd_buffer, 0xFFE0, 0x0000, 2);
 8001c48:	463a      	mov	r2, r7
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	9301      	str	r3, [sp, #4]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	9300      	str	r3, [sp, #0]
 8001c52:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001c56:	2164      	movs	r1, #100	@ 0x64
 8001c58:	2014      	movs	r0, #20
 8001c5a:	f7ff ff1d 	bl	8001a98 <LCD_DrawString>

    // 3. Kt (NOWE! Y=160, Kolor Zielony)
    sprintf(lcd_buffer, "Kat: %.1f      ", angleX);
 8001c5e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d4c <LCD_Update+0x188>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc90 	bl	8000588 <__aeabi_f2d>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4638      	mov	r0, r7
 8001c6e:	4938      	ldr	r1, [pc, #224]	@ (8001d50 <LCD_Update+0x18c>)
 8001c70:	f00a ff64 	bl	800cb3c <siprintf>
    LCD_DrawString(20, 160, lcd_buffer, 0x07E0, 0x0000, 2);
 8001c74:	463a      	mov	r2, r7
 8001c76:	2302      	movs	r3, #2
 8001c78:	9301      	str	r3, [sp, #4]
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	9300      	str	r3, [sp, #0]
 8001c7e:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001c82:	21a0      	movs	r1, #160	@ 0xa0
 8001c84:	2014      	movs	r0, #20
 8001c86:	f7ff ff07 	bl	8001a98 <LCD_DrawString>

    // 4. Stopka (Zalezy od stanu logowania)
    if (isLoggingActive) {
 8001c8a:	4b32      	ldr	r3, [pc, #200]	@ (8001d54 <LCD_Update+0x190>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d022      	beq.n	8001cda <LCD_Update+0x116>
        sprintf(lcd_buffer, "Wcisnij X aby    ");
 8001c94:	463b      	mov	r3, r7
 8001c96:	4930      	ldr	r1, [pc, #192]	@ (8001d58 <LCD_Update+0x194>)
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f00a ff4f 	bl	800cb3c <siprintf>
        LCD_DrawString(20, 260, lcd_buffer, 0xFFFF, 0x0000, 1);
 8001c9e:	463a      	mov	r2, r7
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001cac:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8001cb0:	2014      	movs	r0, #20
 8001cb2:	f7ff fef1 	bl	8001a98 <LCD_DrawString>
        sprintf(lcd_buffer, "zakonczyc zapis  ");
 8001cb6:	463b      	mov	r3, r7
 8001cb8:	4928      	ldr	r1, [pc, #160]	@ (8001d5c <LCD_Update+0x198>)
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f00a ff3e 	bl	800cb3c <siprintf>
        LCD_DrawString(20, 280, lcd_buffer, 0x07E0, 0x0000, 1); // Zielony
 8001cc0:	463a      	mov	r2, r7
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	9301      	str	r3, [sp, #4]
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001cce:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001cd2:	2014      	movs	r0, #20
 8001cd4:	f7ff fee0 	bl	8001a98 <LCD_DrawString>
        sprintf(lcd_buffer, "Wcisnij X aby    ");
        LCD_DrawString(20, 260, lcd_buffer, 0xFFFF, 0x0000, 1);
        sprintf(lcd_buffer, "rozpoczac zapis  ");
        LCD_DrawString(20, 280, lcd_buffer, 0xFFFF, 0x0000, 1); // Bialy
    }
}
 8001cd8:	e021      	b.n	8001d1e <LCD_Update+0x15a>
        sprintf(lcd_buffer, "Wcisnij X aby    ");
 8001cda:	463b      	mov	r3, r7
 8001cdc:	491e      	ldr	r1, [pc, #120]	@ (8001d58 <LCD_Update+0x194>)
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f00a ff2c 	bl	800cb3c <siprintf>
        LCD_DrawString(20, 260, lcd_buffer, 0xFFFF, 0x0000, 1);
 8001ce4:	463a      	mov	r2, r7
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	9301      	str	r3, [sp, #4]
 8001cea:	2300      	movs	r3, #0
 8001cec:	9300      	str	r3, [sp, #0]
 8001cee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001cf2:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8001cf6:	2014      	movs	r0, #20
 8001cf8:	f7ff fece 	bl	8001a98 <LCD_DrawString>
        sprintf(lcd_buffer, "rozpoczac zapis  ");
 8001cfc:	463b      	mov	r3, r7
 8001cfe:	4918      	ldr	r1, [pc, #96]	@ (8001d60 <LCD_Update+0x19c>)
 8001d00:	4618      	mov	r0, r3
 8001d02:	f00a ff1b 	bl	800cb3c <siprintf>
        LCD_DrawString(20, 280, lcd_buffer, 0xFFFF, 0x0000, 1); // Bialy
 8001d06:	463a      	mov	r2, r7
 8001d08:	2301      	movs	r3, #1
 8001d0a:	9301      	str	r3, [sp, #4]
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	9300      	str	r3, [sp, #0]
 8001d10:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001d14:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8001d18:	2014      	movs	r0, #20
 8001d1a:	f7ff febd 	bl	8001a98 <LCD_DrawString>
}
 8001d1e:	bf00      	nop
 8001d20:	3730      	adds	r7, #48	@ 0x30
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000608 	.word	0x20000608
 8001d2c:	20000610 	.word	0x20000610
 8001d30:	2000001c 	.word	0x2000001c
 8001d34:	080109d8 	.word	0x080109d8
 8001d38:	080109e4 	.word	0x080109e4
 8001d3c:	080109f4 	.word	0x080109f4
 8001d40:	08010a00 	.word	0x08010a00
 8001d44:	08010a0c 	.word	0x08010a0c
 8001d48:	08010a14 	.word	0x08010a14
 8001d4c:	20000498 	.word	0x20000498
 8001d50:	08010a28 	.word	0x08010a28
 8001d54:	20000406 	.word	0x20000406
 8001d58:	08010a38 	.word	0x08010a38
 8001d5c:	08010a4c 	.word	0x08010a4c
 8001d60:	08010a60 	.word	0x08010a60

08001d64 <LCD_Fill>:

void LCD_Fill(uint16_t color) {
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b0fc      	sub	sp, #496	@ 0x1f0
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8001d70:	f5a3 73f5 	sub.w	r3, r3, #490	@ 0x1ea
 8001d74:	801a      	strh	r2, [r3, #0]
    LCD_SetAddressWindow(0, 0, 240, 320);
 8001d76:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001d7a:	22f0      	movs	r2, #240	@ 0xf0
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	2000      	movs	r0, #0
 8001d80:	f7ff fd48 	bl	8001814 <LCD_SetAddressWindow>
    uint8_t buffer[240 * 2];
    for(int i=0; i<240; i++) {
 8001d84:	2300      	movs	r3, #0
 8001d86:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8001d8a:	e023      	b.n	8001dd4 <LCD_Fill+0x70>
        buffer[i*2] = (color >> 8) & 0xFF;
 8001d8c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8001d90:	f5a3 73f5 	sub.w	r3, r3, #490	@ 0x1ea
 8001d94:	881b      	ldrh	r3, [r3, #0]
 8001d96:	0a1b      	lsrs	r3, r3, #8
 8001d98:	b29a      	uxth	r2, r3
 8001d9a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	b2d1      	uxtb	r1, r2
 8001da2:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8001da6:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 8001daa:	54d1      	strb	r1, [r2, r3]
        buffer[i*2+1] = color & 0xFF;
 8001dac:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	3301      	adds	r3, #1
 8001db4:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8001db8:	f5a2 72f5 	sub.w	r2, r2, #490	@ 0x1ea
 8001dbc:	8812      	ldrh	r2, [r2, #0]
 8001dbe:	b2d1      	uxtb	r1, r2
 8001dc0:	f507 72f8 	add.w	r2, r7, #496	@ 0x1f0
 8001dc4:	f5a2 72f4 	sub.w	r2, r2, #488	@ 0x1e8
 8001dc8:	54d1      	strb	r1, [r2, r3]
    for(int i=0; i<240; i++) {
 8001dca:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001dce:	3301      	adds	r3, #1
 8001dd0:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8001dd4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001dd8:	2bef      	cmp	r3, #239	@ 0xef
 8001dda:	ddd7      	ble.n	8001d8c <LCD_Fill+0x28>
    }
    LCD_CS_LOW();
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001de2:	4815      	ldr	r0, [pc, #84]	@ (8001e38 <LCD_Fill+0xd4>)
 8001de4:	f005 fa4e 	bl	8007284 <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 8001de8:	2201      	movs	r2, #1
 8001dea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001dee:	4813      	ldr	r0, [pc, #76]	@ (8001e3c <LCD_Fill+0xd8>)
 8001df0:	f005 fa48 	bl	8007284 <HAL_GPIO_WritePin>
    for(int i=0; i<320; i++) {
 8001df4:	2300      	movs	r3, #0
 8001df6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001dfa:	e00c      	b.n	8001e16 <LCD_Fill+0xb2>
        HAL_SPI_Transmit(&hspi4, buffer, 480, 100);
 8001dfc:	f107 0108 	add.w	r1, r7, #8
 8001e00:	2364      	movs	r3, #100	@ 0x64
 8001e02:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001e06:	480e      	ldr	r0, [pc, #56]	@ (8001e40 <LCD_Fill+0xdc>)
 8001e08:	f007 fa21 	bl	800924e <HAL_SPI_Transmit>
    for(int i=0; i<320; i++) {
 8001e0c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001e10:	3301      	adds	r3, #1
 8001e12:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001e16:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001e1a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001e1e:	dbed      	blt.n	8001dfc <LCD_Fill+0x98>
    }
    LCD_CS_HIGH();
 8001e20:	2201      	movs	r2, #1
 8001e22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001e26:	4804      	ldr	r0, [pc, #16]	@ (8001e38 <LCD_Fill+0xd4>)
 8001e28:	f005 fa2c 	bl	8007284 <HAL_GPIO_WritePin>
}
 8001e2c:	bf00      	nop
 8001e2e:	f507 77f8 	add.w	r7, r7, #496	@ 0x1f0
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	40021400 	.word	0x40021400
 8001e40:	2000063c 	.word	0x2000063c

08001e44 <CANStart>:

void CANStart() {
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b08a      	sub	sp, #40	@ 0x28
 8001e48:	af00      	add	r7, sp, #0
	Tx1Header.DLC = 4;
 8001e4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ec8 <CANStart+0x84>)
 8001e4c:	2204      	movs	r2, #4
 8001e4e:	611a      	str	r2, [r3, #16]
	Tx1Header.IDE = CAN_ID_EXT;
 8001e50:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec8 <CANStart+0x84>)
 8001e52:	2204      	movs	r2, #4
 8001e54:	609a      	str	r2, [r3, #8]
	Tx1Header.RTR = CAN_RTR_DATA;
 8001e56:	4b1c      	ldr	r3, [pc, #112]	@ (8001ec8 <CANStart+0x84>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	60da      	str	r2, [r3, #12]
	Tx1Header.ExtId = VESC1_ID | COMMAND_ID;
 8001e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ecc <CANStart+0x88>)
 8001e5e:	881b      	ldrh	r3, [r3, #0]
 8001e60:	461a      	mov	r2, r3
 8001e62:	4b1b      	ldr	r3, [pc, #108]	@ (8001ed0 <CANStart+0x8c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	4a17      	ldr	r2, [pc, #92]	@ (8001ec8 <CANStart+0x84>)
 8001e6a:	6053      	str	r3, [r2, #4]
	Tx2Header.DLC = 4;
 8001e6c:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <CANStart+0x90>)
 8001e6e:	2204      	movs	r2, #4
 8001e70:	611a      	str	r2, [r3, #16]
	Tx2Header.IDE = CAN_ID_EXT;
 8001e72:	4b18      	ldr	r3, [pc, #96]	@ (8001ed4 <CANStart+0x90>)
 8001e74:	2204      	movs	r2, #4
 8001e76:	609a      	str	r2, [r3, #8]
	Tx2Header.RTR = CAN_RTR_DATA;
 8001e78:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <CANStart+0x90>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	60da      	str	r2, [r3, #12]
	Tx2Header.ExtId = VESC2_ID | COMMAND_ID;
 8001e7e:	4b16      	ldr	r3, [pc, #88]	@ (8001ed8 <CANStart+0x94>)
 8001e80:	881b      	ldrh	r3, [r3, #0]
 8001e82:	461a      	mov	r2, r3
 8001e84:	4b12      	ldr	r3, [pc, #72]	@ (8001ed0 <CANStart+0x8c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	4a12      	ldr	r2, [pc, #72]	@ (8001ed4 <CANStart+0x90>)
 8001e8c:	6053      	str	r3, [r2, #4]

	CAN_FilterTypeDef canfilterconfig;
	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 18;
 8001e92:	2312      	movs	r3, #18
 8001e94:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0x000;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 20;
 8001eb2:	2314      	movs	r3, #20
 8001eb4:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8001eb6:	463b      	mov	r3, r7
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4808      	ldr	r0, [pc, #32]	@ (8001edc <CANStart+0x98>)
 8001ebc:	f003 fdae 	bl	8005a1c <HAL_CAN_ConfigFilter>
}
 8001ec0:	bf00      	nop
 8001ec2:	3728      	adds	r7, #40	@ 0x28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	20000434 	.word	0x20000434
 8001ecc:	20000038 	.word	0x20000038
 8001ed0:	2000003c 	.word	0x2000003c
 8001ed4:	2000044c 	.word	0x2000044c
 8001ed8:	2000003a 	.word	0x2000003a
 8001edc:	2000037c 	.word	0x2000037c

08001ee0 <HAL_UART_TxCpltCallback>:

// --- LOGGING CALLBACK & FUNCTION (ADDED) ---
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a05      	ldr	r2, [pc, #20]	@ (8001f04 <HAL_UART_TxCpltCallback+0x24>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d102      	bne.n	8001ef8 <HAL_UART_TxCpltCallback+0x18>
        uartTxBusy = 0; // Transmisja zakoczona, mona wysya ponownie
 8001ef2:	4b05      	ldr	r3, [pc, #20]	@ (8001f08 <HAL_UART_TxCpltCallback+0x28>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	701a      	strb	r2, [r3, #0]
    }
}
 8001ef8:	bf00      	nop
 8001efa:	370c      	adds	r7, #12
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	40004800 	.word	0x40004800
 8001f08:	20000405 	.word	0x20000405

08001f0c <LogData>:

void LogData() {
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
    // Jeli poprzednia transmisja jeszcze trwa, pomi t ramk
    if (uartTxBusy == 1) {
 8001f10:	4b53      	ldr	r3, [pc, #332]	@ (8002060 <LogData+0x154>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	f000 809f 	beq.w	800205a <LogData+0x14e>
        return;
    }

    txPacket.header = 0xABCD;
 8001f1c:	4b51      	ldr	r3, [pc, #324]	@ (8002064 <LogData+0x158>)
 8001f1e:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8001f22:	801a      	strh	r2, [r3, #0]
    // W starym kodzie wartoci byy w int32 (float * 1000). Konwertujemy w locie.
    txPacket.val_m1RealCurrent = (int32_t)(motor1RealCurrent * 1000.0f);
 8001f24:	4b50      	ldr	r3, [pc, #320]	@ (8002068 <LogData+0x15c>)
 8001f26:	edd3 7a00 	vldr	s15, [r3]
 8001f2a:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 800206c <LogData+0x160>
 8001f2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f36:	ee17 2a90 	vmov	r2, s15
 8001f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8002064 <LogData+0x158>)
 8001f3c:	f8c3 2002 	str.w	r2, [r3, #2]
    txPacket.val_m2RealCurrent = (int32_t)(motor2RealCurrent * 1000.0f);
 8001f40:	4b4b      	ldr	r3, [pc, #300]	@ (8002070 <LogData+0x164>)
 8001f42:	edd3 7a00 	vldr	s15, [r3]
 8001f46:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800206c <LogData+0x160>
 8001f4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f52:	ee17 2a90 	vmov	r2, s15
 8001f56:	4b43      	ldr	r3, [pc, #268]	@ (8002064 <LogData+0x158>)
 8001f58:	f8c3 2006 	str.w	r2, [r3, #6]
    txPacket.val_m1Current = (int32_t)(motor1Current * 1000.0f);
 8001f5c:	4b45      	ldr	r3, [pc, #276]	@ (8002074 <LogData+0x168>)
 8001f5e:	edd3 7a00 	vldr	s15, [r3]
 8001f62:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800206c <LogData+0x160>
 8001f66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f6e:	ee17 2a90 	vmov	r2, s15
 8001f72:	4b3c      	ldr	r3, [pc, #240]	@ (8002064 <LogData+0x158>)
 8001f74:	f8c3 200a 	str.w	r2, [r3, #10]
    txPacket.val_m2Current = (int32_t)(motor2Current * 1000.0f);
 8001f78:	4b3f      	ldr	r3, [pc, #252]	@ (8002078 <LogData+0x16c>)
 8001f7a:	edd3 7a00 	vldr	s15, [r3]
 8001f7e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800206c <LogData+0x160>
 8001f82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f8a:	ee17 2a90 	vmov	r2, s15
 8001f8e:	4b35      	ldr	r3, [pc, #212]	@ (8002064 <LogData+0x158>)
 8001f90:	f8c3 200e 	str.w	r2, [r3, #14]
    txPacket.val_angleX = (int32_t)(angleX * 1000.0f);
 8001f94:	4b39      	ldr	r3, [pc, #228]	@ (800207c <LogData+0x170>)
 8001f96:	edd3 7a00 	vldr	s15, [r3]
 8001f9a:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800206c <LogData+0x160>
 8001f9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fa2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fa6:	ee17 2a90 	vmov	r2, s15
 8001faa:	4b2e      	ldr	r3, [pc, #184]	@ (8002064 <LogData+0x158>)
 8001fac:	f8c3 2012 	str.w	r2, [r3, #18]
    txPacket.val_rawTargetAngle = (int32_t)(rawTargetAngle * 1000.0f);
 8001fb0:	4b33      	ldr	r3, [pc, #204]	@ (8002080 <LogData+0x174>)
 8001fb2:	edd3 7a00 	vldr	s15, [r3]
 8001fb6:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800206c <LogData+0x160>
 8001fba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fc2:	ee17 2a90 	vmov	r2, s15
 8001fc6:	4b27      	ldr	r3, [pc, #156]	@ (8002064 <LogData+0x158>)
 8001fc8:	f8c3 2016 	str.w	r2, [r3, #22]
    txPacket.val_Velocity1 = (int32_t)(Velocity1 * 1000.0f);
 8001fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8002084 <LogData+0x178>)
 8001fce:	edd3 7a00 	vldr	s15, [r3]
 8001fd2:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800206c <LogData+0x160>
 8001fd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fde:	ee17 2a90 	vmov	r2, s15
 8001fe2:	4b20      	ldr	r3, [pc, #128]	@ (8002064 <LogData+0x158>)
 8001fe4:	f8c3 201a 	str.w	r2, [r3, #26]
    txPacket.val_Velocity2 = (int32_t)(Velocity2 * 1000.0f);
 8001fe8:	4b27      	ldr	r3, [pc, #156]	@ (8002088 <LogData+0x17c>)
 8001fea:	edd3 7a00 	vldr	s15, [r3]
 8001fee:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800206c <LogData+0x160>
 8001ff2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ff6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ffa:	ee17 2a90 	vmov	r2, s15
 8001ffe:	4b19      	ldr	r3, [pc, #100]	@ (8002064 <LogData+0x158>)
 8002000:	f8c3 201e 	str.w	r2, [r3, #30]
    txPacket.val_targetVel1 = (int32_t)(targetVel1 * 1000.0f);
 8002004:	4b21      	ldr	r3, [pc, #132]	@ (800208c <LogData+0x180>)
 8002006:	edd3 7a00 	vldr	s15, [r3]
 800200a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800206c <LogData+0x160>
 800200e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002012:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002016:	ee17 2a90 	vmov	r2, s15
 800201a:	4b12      	ldr	r3, [pc, #72]	@ (8002064 <LogData+0x158>)
 800201c:	f8c3 2022 	str.w	r2, [r3, #34]	@ 0x22
    txPacket.val_targetVel2 = (int32_t)(targetVel2 * 1000.0f);
 8002020:	4b1b      	ldr	r3, [pc, #108]	@ (8002090 <LogData+0x184>)
 8002022:	edd3 7a00 	vldr	s15, [r3]
 8002026:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800206c <LogData+0x160>
 800202a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800202e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002032:	ee17 2a90 	vmov	r2, s15
 8002036:	4b0b      	ldr	r3, [pc, #44]	@ (8002064 <LogData+0x158>)
 8002038:	f8c3 2026 	str.w	r2, [r3, #38]	@ 0x26

    uartTxBusy = 1;
 800203c:	4b08      	ldr	r3, [pc, #32]	@ (8002060 <LogData+0x154>)
 800203e:	2201      	movs	r2, #1
 8002040:	701a      	strb	r2, [r3, #0]
    // Uywamy wersji DMA - nie blokuje procesora!
    if(HAL_UART_Transmit_DMA(&huart3, (uint8_t*)&txPacket, sizeof(SerialDataPacket)) != HAL_OK) {
 8002042:	222a      	movs	r2, #42	@ 0x2a
 8002044:	4907      	ldr	r1, [pc, #28]	@ (8002064 <LogData+0x158>)
 8002046:	4813      	ldr	r0, [pc, #76]	@ (8002094 <LogData+0x188>)
 8002048:	f008 fb76 	bl	800a738 <HAL_UART_Transmit_DMA>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d004      	beq.n	800205c <LogData+0x150>
        uartTxBusy = 0; // Reset flagi w razie bdu
 8002052:	4b03      	ldr	r3, [pc, #12]	@ (8002060 <LogData+0x154>)
 8002054:	2200      	movs	r2, #0
 8002056:	701a      	strb	r2, [r3, #0]
 8002058:	e000      	b.n	800205c <LogData+0x150>
        return;
 800205a:	bf00      	nop
    }
}
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000405 	.word	0x20000405
 8002064:	20000408 	.word	0x20000408
 8002068:	200004cc 	.word	0x200004cc
 800206c:	447a0000 	.word	0x447a0000
 8002070:	200004e0 	.word	0x200004e0
 8002074:	200004c0 	.word	0x200004c0
 8002078:	200004d4 	.word	0x200004d4
 800207c:	20000498 	.word	0x20000498
 8002080:	200005e0 	.word	0x200005e0
 8002084:	20000608 	.word	0x20000608
 8002088:	20000610 	.word	0x20000610
 800208c:	20000514 	.word	0x20000514
 8002090:	20000518 	.word	0x20000518
 8002094:	200008f4 	.word	0x200008f4

08002098 <getVelocity>:
// -------------------------------------------

void getVelocity(){
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
	Encoder1Counter = htim3.Instance->CNT;
 800209c:	4b3e      	ldr	r3, [pc, #248]	@ (8002198 <getVelocity+0x100>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	4b3d      	ldr	r3, [pc, #244]	@ (800219c <getVelocity+0x104>)
 80020a6:	801a      	strh	r2, [r3, #0]
	Velocity1 = ((int16_t) Encoder1Counter / 1600.0) * 50.0 * 2 * PI * -1.0;
 80020a8:	4b3c      	ldr	r3, [pc, #240]	@ (800219c <getVelocity+0x104>)
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	b21b      	sxth	r3, r3
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7fe fa58 	bl	8000564 <__aeabi_i2d>
 80020b4:	f04f 0200 	mov.w	r2, #0
 80020b8:	4b39      	ldr	r3, [pc, #228]	@ (80021a0 <getVelocity+0x108>)
 80020ba:	f7fe fbe7 	bl	800088c <__aeabi_ddiv>
 80020be:	4602      	mov	r2, r0
 80020c0:	460b      	mov	r3, r1
 80020c2:	4610      	mov	r0, r2
 80020c4:	4619      	mov	r1, r3
 80020c6:	f04f 0200 	mov.w	r2, #0
 80020ca:	4b36      	ldr	r3, [pc, #216]	@ (80021a4 <getVelocity+0x10c>)
 80020cc:	f7fe fab4 	bl	8000638 <__aeabi_dmul>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	4610      	mov	r0, r2
 80020d6:	4619      	mov	r1, r3
 80020d8:	4602      	mov	r2, r0
 80020da:	460b      	mov	r3, r1
 80020dc:	f7fe f8f6 	bl	80002cc <__adddf3>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4610      	mov	r0, r2
 80020e6:	4619      	mov	r1, r3
 80020e8:	a329      	add	r3, pc, #164	@ (adr r3, 8002190 <getVelocity+0xf8>)
 80020ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ee:	f7fe faa3 	bl	8000638 <__aeabi_dmul>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	4610      	mov	r0, r2
 80020f8:	4619      	mov	r1, r3
 80020fa:	f7fe fd95 	bl	8000c28 <__aeabi_d2f>
 80020fe:	4603      	mov	r3, r0
 8002100:	ee07 3a90 	vmov	s15, r3
 8002104:	eef1 7a67 	vneg.f32	s15, s15
 8002108:	4b27      	ldr	r3, [pc, #156]	@ (80021a8 <getVelocity+0x110>)
 800210a:	edc3 7a00 	vstr	s15, [r3]
	Encoder2Counter = htim4.Instance->CNT;
 800210e:	4b27      	ldr	r3, [pc, #156]	@ (80021ac <getVelocity+0x114>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	b29a      	uxth	r2, r3
 8002116:	4b26      	ldr	r3, [pc, #152]	@ (80021b0 <getVelocity+0x118>)
 8002118:	801a      	strh	r2, [r3, #0]
	Velocity2 = ((int16_t) Encoder2Counter / 1600.0) * 50.0 * 2 * PI;
 800211a:	4b25      	ldr	r3, [pc, #148]	@ (80021b0 <getVelocity+0x118>)
 800211c:	881b      	ldrh	r3, [r3, #0]
 800211e:	b21b      	sxth	r3, r3
 8002120:	4618      	mov	r0, r3
 8002122:	f7fe fa1f 	bl	8000564 <__aeabi_i2d>
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	4b1d      	ldr	r3, [pc, #116]	@ (80021a0 <getVelocity+0x108>)
 800212c:	f7fe fbae 	bl	800088c <__aeabi_ddiv>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	f04f 0200 	mov.w	r2, #0
 800213c:	4b19      	ldr	r3, [pc, #100]	@ (80021a4 <getVelocity+0x10c>)
 800213e:	f7fe fa7b 	bl	8000638 <__aeabi_dmul>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	4610      	mov	r0, r2
 8002148:	4619      	mov	r1, r3
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	f7fe f8bd 	bl	80002cc <__adddf3>
 8002152:	4602      	mov	r2, r0
 8002154:	460b      	mov	r3, r1
 8002156:	4610      	mov	r0, r2
 8002158:	4619      	mov	r1, r3
 800215a:	a30d      	add	r3, pc, #52	@ (adr r3, 8002190 <getVelocity+0xf8>)
 800215c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002160:	f7fe fa6a 	bl	8000638 <__aeabi_dmul>
 8002164:	4602      	mov	r2, r0
 8002166:	460b      	mov	r3, r1
 8002168:	4610      	mov	r0, r2
 800216a:	4619      	mov	r1, r3
 800216c:	f7fe fd5c 	bl	8000c28 <__aeabi_d2f>
 8002170:	4603      	mov	r3, r0
 8002172:	4a10      	ldr	r2, [pc, #64]	@ (80021b4 <getVelocity+0x11c>)
 8002174:	6013      	str	r3, [r2, #0]
	htim3.Instance->CNT = 0;
 8002176:	4b08      	ldr	r3, [pc, #32]	@ (8002198 <getVelocity+0x100>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2200      	movs	r2, #0
 800217c:	625a      	str	r2, [r3, #36]	@ 0x24
	htim4.Instance->CNT = 0;
 800217e:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <getVelocity+0x114>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2200      	movs	r2, #0
 8002184:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	f3af 8000 	nop.w
 8002190:	54442eea 	.word	0x54442eea
 8002194:	400921fb 	.word	0x400921fb
 8002198:	200006f0 	.word	0x200006f0
 800219c:	20000606 	.word	0x20000606
 80021a0:	40990000 	.word	0x40990000
 80021a4:	40490000 	.word	0x40490000
 80021a8:	20000608 	.word	0x20000608
 80021ac:	2000073c 	.word	0x2000073c
 80021b0:	2000060c 	.word	0x2000060c
 80021b4:	20000610 	.word	0x20000610

080021b8 <HAL_GPIO_EXTI_Callback>:

int START_FLAG = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == USER_Btn_Pin) {
 80021c2:	88fb      	ldrh	r3, [r7, #6]
 80021c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021c8:	d102      	bne.n	80021d0 <HAL_GPIO_EXTI_Callback+0x18>
		START_FLAG = 1;
 80021ca:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <HAL_GPIO_EXTI_Callback+0x24>)
 80021cc:	2201      	movs	r2, #1
 80021ce:	601a      	str	r2, [r3, #0]
	}
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	20000618 	.word	0x20000618

080021e0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 80021e8:	4b3e      	ldr	r3, [pc, #248]	@ (80022e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80021ea:	4a3f      	ldr	r2, [pc, #252]	@ (80022e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 80021ec:	2100      	movs	r1, #0
 80021ee:	6878      	ldr	r0, [r7, #4]
 80021f0:	f003 fe08 	bl	8005e04 <HAL_CAN_GetRxMessage>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d001      	beq.n	80021fe <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
		Error_Handler();
 80021fa:	f001 fc2d 	bl	8003a58 <Error_Handler>
	}
	if (RxHeader.ExtId == (VESC1_ID | 0x00000900)) {
 80021fe:	4b3a      	ldr	r3, [pc, #232]	@ (80022e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	4a3a      	ldr	r2, [pc, #232]	@ (80022ec <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8002204:	8812      	ldrh	r2, [r2, #0]
 8002206:	f442 6210 	orr.w	r2, r2, #2304	@ 0x900
 800220a:	b292      	uxth	r2, r2
 800220c:	4293      	cmp	r3, r2
 800220e:	d12e      	bne.n	800226e <HAL_CAN_RxFifo0MsgPendingCallback+0x8e>
		motor1RealCurrent =   (float)(((int16_t)(RxData[4]<<8) | RxData[5]) / 10.0);
 8002210:	4b34      	ldr	r3, [pc, #208]	@ (80022e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002212:	791b      	ldrb	r3, [r3, #4]
 8002214:	021b      	lsls	r3, r3, #8
 8002216:	b21b      	sxth	r3, r3
 8002218:	461a      	mov	r2, r3
 800221a:	4b32      	ldr	r3, [pc, #200]	@ (80022e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 800221c:	795b      	ldrb	r3, [r3, #5]
 800221e:	4313      	orrs	r3, r2
 8002220:	4618      	mov	r0, r3
 8002222:	f7fe f99f 	bl	8000564 <__aeabi_i2d>
 8002226:	f04f 0200 	mov.w	r2, #0
 800222a:	4b31      	ldr	r3, [pc, #196]	@ (80022f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 800222c:	f7fe fb2e 	bl	800088c <__aeabi_ddiv>
 8002230:	4602      	mov	r2, r0
 8002232:	460b      	mov	r3, r1
 8002234:	4610      	mov	r0, r2
 8002236:	4619      	mov	r1, r3
 8002238:	f7fe fcf6 	bl	8000c28 <__aeabi_d2f>
 800223c:	4603      	mov	r3, r0
 800223e:	4a2d      	ldr	r2, [pc, #180]	@ (80022f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8002240:	6013      	str	r3, [r2, #0]
		motor1RealDutyCycle = (RxData[6]<<8) | RxData[7];
 8002242:	4b28      	ldr	r3, [pc, #160]	@ (80022e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002244:	799b      	ldrb	r3, [r3, #6]
 8002246:	021b      	lsls	r3, r3, #8
 8002248:	4a26      	ldr	r2, [pc, #152]	@ (80022e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 800224a:	79d2      	ldrb	r2, [r2, #7]
 800224c:	4313      	orrs	r3, r2
 800224e:	4a2a      	ldr	r2, [pc, #168]	@ (80022f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 8002250:	6013      	str	r3, [r2, #0]
		if((int16_t)motor1RealDutyCycle < 0){
 8002252:	4b29      	ldr	r3, [pc, #164]	@ (80022f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	b21b      	sxth	r3, r3
 8002258:	2b00      	cmp	r3, #0
 800225a:	da3f      	bge.n	80022dc <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>
			motor1RealCurrent *= -1;
 800225c:	4b25      	ldr	r3, [pc, #148]	@ (80022f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 800225e:	edd3 7a00 	vldr	s15, [r3]
 8002262:	eef1 7a67 	vneg.f32	s15, s15
 8002266:	4b23      	ldr	r3, [pc, #140]	@ (80022f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8002268:	edc3 7a00 	vstr	s15, [r3]
		motor2RealDutyCycle = (RxData[6]<<8) | RxData[7];
		if((int16_t)motor2RealDutyCycle < 0){
			motor2RealCurrent *= -1;
		}
	}
}
 800226c:	e036      	b.n	80022dc <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>
	else if (RxHeader.ExtId == (VESC2_ID | 0x00000900)) {
 800226e:	4b1e      	ldr	r3, [pc, #120]	@ (80022e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	4a22      	ldr	r2, [pc, #136]	@ (80022fc <HAL_CAN_RxFifo0MsgPendingCallback+0x11c>)
 8002274:	8812      	ldrh	r2, [r2, #0]
 8002276:	f442 6210 	orr.w	r2, r2, #2304	@ 0x900
 800227a:	b292      	uxth	r2, r2
 800227c:	4293      	cmp	r3, r2
 800227e:	d12d      	bne.n	80022dc <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>
		motor2RealCurrent =   (float)(((int16_t)(RxData[4]<<8) | RxData[5]) / 10.0);
 8002280:	4b18      	ldr	r3, [pc, #96]	@ (80022e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002282:	791b      	ldrb	r3, [r3, #4]
 8002284:	021b      	lsls	r3, r3, #8
 8002286:	b21b      	sxth	r3, r3
 8002288:	461a      	mov	r2, r3
 800228a:	4b16      	ldr	r3, [pc, #88]	@ (80022e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 800228c:	795b      	ldrb	r3, [r3, #5]
 800228e:	4313      	orrs	r3, r2
 8002290:	4618      	mov	r0, r3
 8002292:	f7fe f967 	bl	8000564 <__aeabi_i2d>
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	4b15      	ldr	r3, [pc, #84]	@ (80022f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 800229c:	f7fe faf6 	bl	800088c <__aeabi_ddiv>
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	4610      	mov	r0, r2
 80022a6:	4619      	mov	r1, r3
 80022a8:	f7fe fcbe 	bl	8000c28 <__aeabi_d2f>
 80022ac:	4603      	mov	r3, r0
 80022ae:	4a14      	ldr	r2, [pc, #80]	@ (8002300 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 80022b0:	6013      	str	r3, [r2, #0]
		motor2RealDutyCycle = (RxData[6]<<8) | RxData[7];
 80022b2:	4b0c      	ldr	r3, [pc, #48]	@ (80022e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80022b4:	799b      	ldrb	r3, [r3, #6]
 80022b6:	021b      	lsls	r3, r3, #8
 80022b8:	4a0a      	ldr	r2, [pc, #40]	@ (80022e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80022ba:	79d2      	ldrb	r2, [r2, #7]
 80022bc:	4313      	orrs	r3, r2
 80022be:	4a11      	ldr	r2, [pc, #68]	@ (8002304 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 80022c0:	6013      	str	r3, [r2, #0]
		if((int16_t)motor2RealDutyCycle < 0){
 80022c2:	4b10      	ldr	r3, [pc, #64]	@ (8002304 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	b21b      	sxth	r3, r3
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	da07      	bge.n	80022dc <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>
			motor2RealCurrent *= -1;
 80022cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002300 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 80022ce:	edd3 7a00 	vldr	s15, [r3]
 80022d2:	eef1 7a67 	vneg.f32	s15, s15
 80022d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002300 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 80022d8:	edc3 7a00 	vstr	s15, [r3]
}
 80022dc:	bf00      	nop
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000490 	.word	0x20000490
 80022e8:	20000474 	.word	0x20000474
 80022ec:	20000038 	.word	0x20000038
 80022f0:	40240000 	.word	0x40240000
 80022f4:	200004cc 	.word	0x200004cc
 80022f8:	200004d0 	.word	0x200004d0
 80022fc:	2000003a 	.word	0x2000003a
 8002300:	200004e0 	.word	0x200004e0
 8002304:	200004e4 	.word	0x200004e4

08002308 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002308:	b5b0      	push	{r4, r5, r7, lr}
 800230a:	b08e      	sub	sp, #56	@ 0x38
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]

    if (htim == &htim7) {
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4aa5      	ldr	r2, [pc, #660]	@ (80025a8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002314:	4293      	cmp	r3, r2
 8002316:	f041 8121 	bne.w	800355c <HAL_TIM_PeriodElapsedCallback+0x1254>
        motor1DisablingValue = 0.0;
 800231a:	4ba4      	ldr	r3, [pc, #656]	@ (80025ac <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800231c:	f04f 0200 	mov.w	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
        motor2DisablingValue = 0.0;
 8002322:	4ba3      	ldr	r3, [pc, #652]	@ (80025b0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002324:	f04f 0200 	mov.w	r2, #0
 8002328:	601a      	str	r2, [r3, #0]

        // --- OBSLUGA LOGOWANIA (BTN X) ---
        if (btnXValue == 1 && !btnXLastState) {
 800232a:	4ba2      	ldr	r3, [pc, #648]	@ (80025b4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d114      	bne.n	800235c <HAL_TIM_PeriodElapsedCallback+0x54>
 8002332:	4ba1      	ldr	r3, [pc, #644]	@ (80025b8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	f083 0301 	eor.w	r3, r3, #1
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00d      	beq.n	800235c <HAL_TIM_PeriodElapsedCallback+0x54>
            isLoggingActive = !isLoggingActive; // Zmiana stanu
 8002340:	4b9e      	ldr	r3, [pc, #632]	@ (80025bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	bf0c      	ite	eq
 800234a:	2301      	moveq	r3, #1
 800234c:	2300      	movne	r3, #0
 800234e:	b2db      	uxtb	r3, r3
 8002350:	461a      	mov	r2, r3
 8002352:	4b9a      	ldr	r3, [pc, #616]	@ (80025bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002354:	701a      	strb	r2, [r3, #0]
            lcdUpdateNeeded = 1; // Odswiez LCD natychmiast
 8002356:	4b9a      	ldr	r3, [pc, #616]	@ (80025c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002358:	2201      	movs	r2, #1
 800235a:	701a      	strb	r2, [r3, #0]
        }
        btnXLastState = btnXValue;
 800235c:	4b95      	ldr	r3, [pc, #596]	@ (80025b4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	2b00      	cmp	r3, #0
 8002362:	bf14      	ite	ne
 8002364:	2301      	movne	r3, #1
 8002366:	2300      	moveq	r3, #0
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4b93      	ldr	r3, [pc, #588]	@ (80025b8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800236c:	701a      	strb	r2, [r3, #0]

        // --- ZMIANA TRYBU PRACY (Przycisk Y) ---
        if (btnYValue == 1 && !btnYLastState) {
 800236e:	4b95      	ldr	r3, [pc, #596]	@ (80025c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b01      	cmp	r3, #1
 8002374:	f040 8091 	bne.w	800249a <HAL_TIM_PeriodElapsedCallback+0x192>
 8002378:	4b93      	ldr	r3, [pc, #588]	@ (80025c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	f083 0301 	eor.w	r3, r3, #1
 8002380:	b2db      	uxtb	r3, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	f000 8089 	beq.w	800249a <HAL_TIM_PeriodElapsedCallback+0x192>
            if (fabs(Velocity1) < 0.2 && fabs(Velocity2) < 0.2) {
 8002388:	4b90      	ldr	r3, [pc, #576]	@ (80025cc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800238a:	edd3 7a00 	vldr	s15, [r3]
 800238e:	eef0 7ae7 	vabs.f32	s15, s15
 8002392:	ee17 0a90 	vmov	r0, s15
 8002396:	f7fe f8f7 	bl	8000588 <__aeabi_f2d>
 800239a:	a37f      	add	r3, pc, #508	@ (adr r3, 8002598 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800239c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a0:	f7fe fbbc 	bl	8000b1c <__aeabi_dcmplt>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d077      	beq.n	800249a <HAL_TIM_PeriodElapsedCallback+0x192>
 80023aa:	4b89      	ldr	r3, [pc, #548]	@ (80025d0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80023ac:	edd3 7a00 	vldr	s15, [r3]
 80023b0:	eef0 7ae7 	vabs.f32	s15, s15
 80023b4:	ee17 0a90 	vmov	r0, s15
 80023b8:	f7fe f8e6 	bl	8000588 <__aeabi_f2d>
 80023bc:	a376      	add	r3, pc, #472	@ (adr r3, 8002598 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80023be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c2:	f7fe fbab 	bl	8000b1c <__aeabi_dcmplt>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d066      	beq.n	800249a <HAL_TIM_PeriodElapsedCallback+0x192>
                controlMode++;
 80023cc:	4b81      	ldr	r3, [pc, #516]	@ (80025d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	3301      	adds	r3, #1
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	4b7f      	ldr	r3, [pc, #508]	@ (80025d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80023d6:	701a      	strb	r2, [r3, #0]
                if (controlMode > 3) controlMode = 1;
 80023d8:	4b7e      	ldr	r3, [pc, #504]	@ (80025d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b03      	cmp	r3, #3
 80023de:	d902      	bls.n	80023e6 <HAL_TIM_PeriodElapsedCallback+0xde>
 80023e0:	4b7c      	ldr	r3, [pc, #496]	@ (80025d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80023e2:	2201      	movs	r2, #1
 80023e4:	701a      	strb	r2, [r3, #0]

                // Reset zmiennych sterowania
                motor1Current = 0; motor2Current = 0;
 80023e6:	4b7c      	ldr	r3, [pc, #496]	@ (80025d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80023e8:	f04f 0200 	mov.w	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	4b7b      	ldr	r3, [pc, #492]	@ (80025dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
                motor1CurrentTarget = 0; motor2CurrentTarget = 0;
 80023f6:	4b7a      	ldr	r3, [pc, #488]	@ (80025e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80023f8:	f04f 0200 	mov.w	r2, #0
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	4b79      	ldr	r3, [pc, #484]	@ (80025e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002400:	f04f 0200 	mov.w	r2, #0
 8002404:	601a      	str	r2, [r3, #0]
                m1_integral = 0; m2_integral = 0;
 8002406:	4b78      	ldr	r3, [pc, #480]	@ (80025e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8002408:	f04f 0200 	mov.w	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	4b77      	ldr	r3, [pc, #476]	@ (80025ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8002410:	f04f 0200 	mov.w	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
                m1_prev_error = 0; m2_prev_error = 0;
 8002416:	4b76      	ldr	r3, [pc, #472]	@ (80025f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	4b75      	ldr	r3, [pc, #468]	@ (80025f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
                throttleActive = 0; brakeActive = 0;
 8002426:	4b74      	ldr	r3, [pc, #464]	@ (80025f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	4b73      	ldr	r3, [pc, #460]	@ (80025fc <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]

                // --- KONFIGURACJA DLA TRYBU 3 (POZYCJA) ---
                if (controlMode == 3) {
 8002432:	4b68      	ldr	r3, [pc, #416]	@ (80025d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b03      	cmp	r3, #3
 8002438:	d128      	bne.n	800248c <HAL_TIM_PeriodElapsedCallback+0x184>
                    // 1. Ustaw obecny kat jako zero
                    initialAngleOffset = angleX;
 800243a:	4b71      	ldr	r3, [pc, #452]	@ (8002600 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a71      	ldr	r2, [pc, #452]	@ (8002604 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8002440:	6013      	str	r3, [r2, #0]

                    // 2. Ustaw obecna pozycje joysticka jako zero
                    initialAxisOffset = axisXValue;
 8002442:	4b71      	ldr	r3, [pc, #452]	@ (8002608 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002444:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002448:	4b70      	ldr	r3, [pc, #448]	@ (800260c <HAL_TIM_PeriodElapsedCallback+0x304>)
 800244a:	801a      	strh	r2, [r3, #0]

                    // 3. Zresetuj PID i filtry
                    ang_integral = 0.0f;
 800244c:	4b70      	ldr	r3, [pc, #448]	@ (8002610 <HAL_TIM_PeriodElapsedCallback+0x308>)
 800244e:	f04f 0200 	mov.w	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
                    ang_prev_error = 0.0f;
 8002454:	4b6f      	ldr	r3, [pc, #444]	@ (8002614 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8002456:	f04f 0200 	mov.w	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
                    filtered_derivative = 0.0f;
 800245c:	4b6e      	ldr	r3, [pc, #440]	@ (8002618 <HAL_TIM_PeriodElapsedCallback+0x310>)
 800245e:	f04f 0200 	mov.w	r2, #0
 8002462:	601a      	str	r2, [r3, #0]

                    // 4. Wypelnij bufor shapera nowym katem, aby uniknac szarpniecia
                    //    gdyz shaper pamieta stare wartosci (bliskie 0.0), a nowy cel to np. 5.0
                    for(int i=0; i<IS_DELAY_SAMPLES; i++) {
 8002464:	2300      	movs	r3, #0
 8002466:	637b      	str	r3, [r7, #52]	@ 0x34
 8002468:	e009      	b.n	800247e <HAL_TIM_PeriodElapsedCallback+0x176>
                        shaperBuffer[i] = initialAngleOffset;
 800246a:	4b66      	ldr	r3, [pc, #408]	@ (8002604 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	496b      	ldr	r1, [pc, #428]	@ (800261c <HAL_TIM_PeriodElapsedCallback+0x314>)
 8002470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	440b      	add	r3, r1
 8002476:	601a      	str	r2, [r3, #0]
                    for(int i=0; i<IS_DELAY_SAMPLES; i++) {
 8002478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800247a:	3301      	adds	r3, #1
 800247c:	637b      	str	r3, [r7, #52]	@ 0x34
 800247e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002480:	2b22      	cmp	r3, #34	@ 0x22
 8002482:	ddf2      	ble.n	800246a <HAL_TIM_PeriodElapsedCallback+0x162>
                    }
                    shaperIdx = 0;
 8002484:	4b66      	ldr	r3, [pc, #408]	@ (8002620 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8002486:	2200      	movs	r2, #0
 8002488:	701a      	strb	r2, [r3, #0]
 800248a:	e006      	b.n	800249a <HAL_TIM_PeriodElapsedCallback+0x192>
                }
                else {
                    // Opcjonalnie reset offsetow dla innych trybow
                    initialAngleOffset = 0.0f;
 800248c:	4b5d      	ldr	r3, [pc, #372]	@ (8002604 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 800248e:	f04f 0200 	mov.w	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
                    initialAxisOffset = 0;
 8002494:	4b5d      	ldr	r3, [pc, #372]	@ (800260c <HAL_TIM_PeriodElapsedCallback+0x304>)
 8002496:	2200      	movs	r2, #0
 8002498:	801a      	strh	r2, [r3, #0]
                }
            }
        }
        btnYLastState = btnYValue;
 800249a:	4b4a      	ldr	r3, [pc, #296]	@ (80025c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	bf14      	ite	ne
 80024a2:	2301      	movne	r3, #1
 80024a4:	2300      	moveq	r3, #0
 80024a6:	b2da      	uxtb	r2, r3
 80024a8:	4b47      	ldr	r3, [pc, #284]	@ (80025c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80024aa:	701a      	strb	r2, [r3, #0]

        ledCounter++;
 80024ac:	4b5d      	ldr	r3, [pc, #372]	@ (8002624 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	3301      	adds	r3, #1
 80024b2:	4a5c      	ldr	r2, [pc, #368]	@ (8002624 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80024b4:	6013      	str	r3, [r2, #0]
        uint32_t blinkPeriod;
        if (controlMode == 1) blinkPeriod = 5;
 80024b6:	4b47      	ldr	r3, [pc, #284]	@ (80025d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d102      	bne.n	80024c4 <HAL_TIM_PeriodElapsedCallback+0x1bc>
 80024be:	2305      	movs	r3, #5
 80024c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80024c2:	e008      	b.n	80024d6 <HAL_TIM_PeriodElapsedCallback+0x1ce>
        else if (controlMode == 2) blinkPeriod = 25;
 80024c4:	4b43      	ldr	r3, [pc, #268]	@ (80025d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d102      	bne.n	80024d2 <HAL_TIM_PeriodElapsedCallback+0x1ca>
 80024cc:	2319      	movs	r3, #25
 80024ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80024d0:	e001      	b.n	80024d6 <HAL_TIM_PeriodElapsedCallback+0x1ce>
        else blinkPeriod = 50;
 80024d2:	2332      	movs	r3, #50	@ 0x32
 80024d4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (ledCounter >= blinkPeriod) {
 80024d6:	4b53      	ldr	r3, [pc, #332]	@ (8002624 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024dc:	429a      	cmp	r2, r3
 80024de:	d806      	bhi.n	80024ee <HAL_TIM_PeriodElapsedCallback+0x1e6>
            HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80024e0:	2180      	movs	r1, #128	@ 0x80
 80024e2:	4851      	ldr	r0, [pc, #324]	@ (8002628 <HAL_TIM_PeriodElapsedCallback+0x320>)
 80024e4:	f004 fee7 	bl	80072b6 <HAL_GPIO_TogglePin>
            ledCounter = 0;
 80024e8:	4b4e      	ldr	r3, [pc, #312]	@ (8002624 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
        }

        if (axisXValue < 0) {
 80024ee:	4b46      	ldr	r3, [pc, #280]	@ (8002608 <HAL_TIM_PeriodElapsedCallback+0x300>)
 80024f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	da14      	bge.n	8002522 <HAL_TIM_PeriodElapsedCallback+0x21a>
            motor1DisablingValue = absoluteAxisValue / 511.0;
 80024f8:	4b4c      	ldr	r3, [pc, #304]	@ (800262c <HAL_TIM_PeriodElapsedCallback+0x324>)
 80024fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe f830 	bl	8000564 <__aeabi_i2d>
 8002504:	a326      	add	r3, pc, #152	@ (adr r3, 80025a0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250a:	f7fe f9bf 	bl	800088c <__aeabi_ddiv>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	4610      	mov	r0, r2
 8002514:	4619      	mov	r1, r3
 8002516:	f7fe fb87 	bl	8000c28 <__aeabi_d2f>
 800251a:	4603      	mov	r3, r0
 800251c:	4a23      	ldr	r2, [pc, #140]	@ (80025ac <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800251e:	6013      	str	r3, [r2, #0]
 8002520:	e019      	b.n	8002556 <HAL_TIM_PeriodElapsedCallback+0x24e>
        } else if (axisXValue > 0) {
 8002522:	4b39      	ldr	r3, [pc, #228]	@ (8002608 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002524:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002528:	2b00      	cmp	r3, #0
 800252a:	dd14      	ble.n	8002556 <HAL_TIM_PeriodElapsedCallback+0x24e>
            motor2DisablingValue = absoluteAxisValue / 512.0;
 800252c:	4b3f      	ldr	r3, [pc, #252]	@ (800262c <HAL_TIM_PeriodElapsedCallback+0x324>)
 800252e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe f816 	bl	8000564 <__aeabi_i2d>
 8002538:	f04f 0200 	mov.w	r2, #0
 800253c:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8002540:	f7fe f9a4 	bl	800088c <__aeabi_ddiv>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	4610      	mov	r0, r2
 800254a:	4619      	mov	r1, r3
 800254c:	f7fe fb6c 	bl	8000c28 <__aeabi_d2f>
 8002550:	4603      	mov	r3, r0
 8002552:	4a17      	ldr	r2, [pc, #92]	@ (80025b0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002554:	6013      	str	r3, [r2, #0]
        }

        if(btnBValue == 1) {
 8002556:	4b36      	ldr	r3, [pc, #216]	@ (8002630 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d16a      	bne.n	8002634 <HAL_TIM_PeriodElapsedCallback+0x32c>
            motor1Current = 0.0; motor2Current = 0.0;
 800255e:	4b1e      	ldr	r3, [pc, #120]	@ (80025d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002560:	f04f 0200 	mov.w	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	4b1d      	ldr	r3, [pc, #116]	@ (80025dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
            motor1CurrentTarget = 0.0; motor2CurrentTarget = 0.0;
 800256e:	4b1c      	ldr	r3, [pc, #112]	@ (80025e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002570:	f04f 0200 	mov.w	r2, #0
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	4b1b      	ldr	r3, [pc, #108]	@ (80025e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002578:	f04f 0200 	mov.w	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
            m1_integral = 0; m2_integral = 0;
 800257e:	4b1a      	ldr	r3, [pc, #104]	@ (80025e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8002580:	f04f 0200 	mov.w	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	4b19      	ldr	r3, [pc, #100]	@ (80025ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8002588:	f04f 0200 	mov.w	r2, #0
 800258c:	601a      	str	r2, [r3, #0]
 800258e:	f000 bf0a 	b.w	80033a6 <HAL_TIM_PeriodElapsedCallback+0x109e>
 8002592:	bf00      	nop
 8002594:	f3af 8000 	nop.w
 8002598:	9999999a 	.word	0x9999999a
 800259c:	3fc99999 	.word	0x3fc99999
 80025a0:	00000000 	.word	0x00000000
 80025a4:	407ff000 	.word	0x407ff000
 80025a8:	20000820 	.word	0x20000820
 80025ac:	200004c8 	.word	0x200004c8
 80025b0:	200004dc 	.word	0x200004dc
 80025b4:	200004f2 	.word	0x200004f2
 80025b8:	20000407 	.word	0x20000407
 80025bc:	20000406 	.word	0x20000406
 80025c0:	20000404 	.word	0x20000404
 80025c4:	200004f3 	.word	0x200004f3
 80025c8:	200004fc 	.word	0x200004fc
 80025cc:	20000608 	.word	0x20000608
 80025d0:	20000610 	.word	0x20000610
 80025d4:	2000001c 	.word	0x2000001c
 80025d8:	200004c0 	.word	0x200004c0
 80025dc:	200004d4 	.word	0x200004d4
 80025e0:	20000504 	.word	0x20000504
 80025e4:	20000508 	.word	0x20000508
 80025e8:	200004ac 	.word	0x200004ac
 80025ec:	200004b4 	.word	0x200004b4
 80025f0:	200004b0 	.word	0x200004b0
 80025f4:	200004b8 	.word	0x200004b8
 80025f8:	200004f4 	.word	0x200004f4
 80025fc:	200004f8 	.word	0x200004f8
 8002600:	20000498 	.word	0x20000498
 8002604:	200005d0 	.word	0x200005d0
 8002608:	200004ea 	.word	0x200004ea
 800260c:	200005d8 	.word	0x200005d8
 8002610:	200005c8 	.word	0x200005c8
 8002614:	200005cc 	.word	0x200005cc
 8002618:	200005dc 	.word	0x200005dc
 800261c:	20000530 	.word	0x20000530
 8002620:	200005bc 	.word	0x200005bc
 8002624:	20000500 	.word	0x20000500
 8002628:	40020400 	.word	0x40020400
 800262c:	200004e8 	.word	0x200004e8
 8002630:	200004f1 	.word	0x200004f1
        }
        else {
            //PWM
            if (controlMode == 1) {
 8002634:	4bb0      	ldr	r3, [pc, #704]	@ (80028f8 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	2b01      	cmp	r3, #1
 800263a:	f040 8332 	bne.w	8002ca2 <HAL_TIM_PeriodElapsedCallback+0x99a>
                COMMAND_ID = 0x00 << 8;
 800263e:	4baf      	ldr	r3, [pc, #700]	@ (80028fc <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]

                if (throttleValue > 0 && brakeActive == 0) {
 8002644:	4bae      	ldr	r3, [pc, #696]	@ (8002900 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8002646:	881b      	ldrh	r3, [r3, #0]
 8002648:	2b00      	cmp	r3, #0
 800264a:	f000 8095 	beq.w	8002778 <HAL_TIM_PeriodElapsedCallback+0x470>
 800264e:	4bad      	ldr	r3, [pc, #692]	@ (8002904 <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2b00      	cmp	r3, #0
 8002654:	f040 8090 	bne.w	8002778 <HAL_TIM_PeriodElapsedCallback+0x470>
                    motor1CurrentTarget = (throttleValue / 1023.0 * (1 - motor1DisablingValue));
 8002658:	4ba9      	ldr	r3, [pc, #676]	@ (8002900 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	4618      	mov	r0, r3
 800265e:	f7fd ff81 	bl	8000564 <__aeabi_i2d>
 8002662:	a39d      	add	r3, pc, #628	@ (adr r3, 80028d8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8002664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002668:	f7fe f910 	bl	800088c <__aeabi_ddiv>
 800266c:	4602      	mov	r2, r0
 800266e:	460b      	mov	r3, r1
 8002670:	4614      	mov	r4, r2
 8002672:	461d      	mov	r5, r3
 8002674:	4ba4      	ldr	r3, [pc, #656]	@ (8002908 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8002676:	edd3 7a00 	vldr	s15, [r3]
 800267a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800267e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002682:	ee17 0a90 	vmov	r0, s15
 8002686:	f7fd ff7f 	bl	8000588 <__aeabi_f2d>
 800268a:	4602      	mov	r2, r0
 800268c:	460b      	mov	r3, r1
 800268e:	4620      	mov	r0, r4
 8002690:	4629      	mov	r1, r5
 8002692:	f7fd ffd1 	bl	8000638 <__aeabi_dmul>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4610      	mov	r0, r2
 800269c:	4619      	mov	r1, r3
 800269e:	f7fe fac3 	bl	8000c28 <__aeabi_d2f>
 80026a2:	4603      	mov	r3, r0
 80026a4:	4a99      	ldr	r2, [pc, #612]	@ (800290c <HAL_TIM_PeriodElapsedCallback+0x604>)
 80026a6:	6013      	str	r3, [r2, #0]
                    motor2CurrentTarget = (throttleValue / 1023.0 * (1 - motor2DisablingValue));
 80026a8:	4b95      	ldr	r3, [pc, #596]	@ (8002900 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 80026aa:	881b      	ldrh	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fd ff59 	bl	8000564 <__aeabi_i2d>
 80026b2:	a389      	add	r3, pc, #548	@ (adr r3, 80028d8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80026b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b8:	f7fe f8e8 	bl	800088c <__aeabi_ddiv>
 80026bc:	4602      	mov	r2, r0
 80026be:	460b      	mov	r3, r1
 80026c0:	4614      	mov	r4, r2
 80026c2:	461d      	mov	r5, r3
 80026c4:	4b92      	ldr	r3, [pc, #584]	@ (8002910 <HAL_TIM_PeriodElapsedCallback+0x608>)
 80026c6:	edd3 7a00 	vldr	s15, [r3]
 80026ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80026ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026d2:	ee17 0a90 	vmov	r0, s15
 80026d6:	f7fd ff57 	bl	8000588 <__aeabi_f2d>
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	4620      	mov	r0, r4
 80026e0:	4629      	mov	r1, r5
 80026e2:	f7fd ffa9 	bl	8000638 <__aeabi_dmul>
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	4610      	mov	r0, r2
 80026ec:	4619      	mov	r1, r3
 80026ee:	f7fe fa9b 	bl	8000c28 <__aeabi_d2f>
 80026f2:	4603      	mov	r3, r0
 80026f4:	4a87      	ldr	r2, [pc, #540]	@ (8002914 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 80026f6:	6013      	str	r3, [r2, #0]

                    if (motor1CurrentTarget < 0.001 && motor1CurrentTarget > -0.001) motor1CurrentTarget = 0;
 80026f8:	4b84      	ldr	r3, [pc, #528]	@ (800290c <HAL_TIM_PeriodElapsedCallback+0x604>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7fd ff43 	bl	8000588 <__aeabi_f2d>
 8002702:	a377      	add	r3, pc, #476	@ (adr r3, 80028e0 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8002704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002708:	f7fe fa08 	bl	8000b1c <__aeabi_dcmplt>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d010      	beq.n	8002734 <HAL_TIM_PeriodElapsedCallback+0x42c>
 8002712:	4b7e      	ldr	r3, [pc, #504]	@ (800290c <HAL_TIM_PeriodElapsedCallback+0x604>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f7fd ff36 	bl	8000588 <__aeabi_f2d>
 800271c:	a372      	add	r3, pc, #456	@ (adr r3, 80028e8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800271e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002722:	f7fe fa19 	bl	8000b58 <__aeabi_dcmpgt>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <HAL_TIM_PeriodElapsedCallback+0x42c>
 800272c:	4b77      	ldr	r3, [pc, #476]	@ (800290c <HAL_TIM_PeriodElapsedCallback+0x604>)
 800272e:	f04f 0200 	mov.w	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
                    if (motor2CurrentTarget < 0.001 && motor2CurrentTarget > -0.001) motor2CurrentTarget = 0;
 8002734:	4b77      	ldr	r3, [pc, #476]	@ (8002914 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f7fd ff25 	bl	8000588 <__aeabi_f2d>
 800273e:	a368      	add	r3, pc, #416	@ (adr r3, 80028e0 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8002740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002744:	f7fe f9ea 	bl	8000b1c <__aeabi_dcmplt>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d010      	beq.n	8002770 <HAL_TIM_PeriodElapsedCallback+0x468>
 800274e:	4b71      	ldr	r3, [pc, #452]	@ (8002914 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4618      	mov	r0, r3
 8002754:	f7fd ff18 	bl	8000588 <__aeabi_f2d>
 8002758:	a363      	add	r3, pc, #396	@ (adr r3, 80028e8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800275a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800275e:	f7fe f9fb 	bl	8000b58 <__aeabi_dcmpgt>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <HAL_TIM_PeriodElapsedCallback+0x468>
 8002768:	4b6a      	ldr	r3, [pc, #424]	@ (8002914 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 800276a:	f04f 0200 	mov.w	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
                    throttleActive = 1;
 8002770:	4b69      	ldr	r3, [pc, #420]	@ (8002918 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8002772:	2201      	movs	r2, #1
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	e012      	b.n	800279e <HAL_TIM_PeriodElapsedCallback+0x496>
                } else if(throttleValue <= 0 && throttleActive == 1) {
 8002778:	4b61      	ldr	r3, [pc, #388]	@ (8002900 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 800277a:	881b      	ldrh	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d10e      	bne.n	800279e <HAL_TIM_PeriodElapsedCallback+0x496>
 8002780:	4b65      	ldr	r3, [pc, #404]	@ (8002918 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d10a      	bne.n	800279e <HAL_TIM_PeriodElapsedCallback+0x496>
                    throttleActive = 0;
 8002788:	4b63      	ldr	r3, [pc, #396]	@ (8002918 <HAL_TIM_PeriodElapsedCallback+0x610>)
 800278a:	2200      	movs	r2, #0
 800278c:	601a      	str	r2, [r3, #0]
                    motor1CurrentTarget = 0;
 800278e:	4b5f      	ldr	r3, [pc, #380]	@ (800290c <HAL_TIM_PeriodElapsedCallback+0x604>)
 8002790:	f04f 0200 	mov.w	r2, #0
 8002794:	601a      	str	r2, [r3, #0]
                    motor2CurrentTarget = 0;
 8002796:	4b5f      	ldr	r3, [pc, #380]	@ (8002914 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
                }

                if(motor1DisablingValue > 0.01 || motor2DisablingValue > 0.01){
 800279e:	4b5a      	ldr	r3, [pc, #360]	@ (8002908 <HAL_TIM_PeriodElapsedCallback+0x600>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7fd fef0 	bl	8000588 <__aeabi_f2d>
 80027a8:	a351      	add	r3, pc, #324	@ (adr r3, 80028f0 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 80027aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ae:	f7fe f9d3 	bl	8000b58 <__aeabi_dcmpgt>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d10c      	bne.n	80027d2 <HAL_TIM_PeriodElapsedCallback+0x4ca>
 80027b8:	4b55      	ldr	r3, [pc, #340]	@ (8002910 <HAL_TIM_PeriodElapsedCallback+0x608>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4618      	mov	r0, r3
 80027be:	f7fd fee3 	bl	8000588 <__aeabi_f2d>
 80027c2:	a34b      	add	r3, pc, #300	@ (adr r3, 80028f0 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 80027c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c8:	f7fe f9c6 	bl	8000b58 <__aeabi_dcmpgt>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d008      	beq.n	80027e4 <HAL_TIM_PeriodElapsedCallback+0x4dc>
                    motor1CurrentStep = motorCurrentExtendedStep;
 80027d2:	4b52      	ldr	r3, [pc, #328]	@ (800291c <HAL_TIM_PeriodElapsedCallback+0x614>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a52      	ldr	r2, [pc, #328]	@ (8002920 <HAL_TIM_PeriodElapsedCallback+0x618>)
 80027d8:	6013      	str	r3, [r2, #0]
                    motor2CurrentStep = motorCurrentExtendedStep;
 80027da:	4b50      	ldr	r3, [pc, #320]	@ (800291c <HAL_TIM_PeriodElapsedCallback+0x614>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a51      	ldr	r2, [pc, #324]	@ (8002924 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 80027e0:	6013      	str	r3, [r2, #0]
 80027e2:	e007      	b.n	80027f4 <HAL_TIM_PeriodElapsedCallback+0x4ec>
                } else {
                    motor1CurrentStep = motorCurrentPrimaryStep;
 80027e4:	4b50      	ldr	r3, [pc, #320]	@ (8002928 <HAL_TIM_PeriodElapsedCallback+0x620>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a4d      	ldr	r2, [pc, #308]	@ (8002920 <HAL_TIM_PeriodElapsedCallback+0x618>)
 80027ea:	6013      	str	r3, [r2, #0]
                    motor2CurrentStep = motorCurrentPrimaryStep;
 80027ec:	4b4e      	ldr	r3, [pc, #312]	@ (8002928 <HAL_TIM_PeriodElapsedCallback+0x620>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002924 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 80027f2:	6013      	str	r3, [r2, #0]
                }

                if (motor1Current * motor1CurrentTarget < 0 && motor2Current * motor2CurrentTarget < 0)
 80027f4:	4b4d      	ldr	r3, [pc, #308]	@ (800292c <HAL_TIM_PeriodElapsedCallback+0x624>)
 80027f6:	ed93 7a00 	vldr	s14, [r3]
 80027fa:	4b44      	ldr	r3, [pc, #272]	@ (800290c <HAL_TIM_PeriodElapsedCallback+0x604>)
 80027fc:	edd3 7a00 	vldr	s15, [r3]
 8002800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002804:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800280c:	d513      	bpl.n	8002836 <HAL_TIM_PeriodElapsedCallback+0x52e>
 800280e:	4b48      	ldr	r3, [pc, #288]	@ (8002930 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8002810:	ed93 7a00 	vldr	s14, [r3]
 8002814:	4b3f      	ldr	r3, [pc, #252]	@ (8002914 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 8002816:	edd3 7a00 	vldr	s15, [r3]
 800281a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002826:	d506      	bpl.n	8002836 <HAL_TIM_PeriodElapsedCallback+0x52e>
                {
                    motor1CurrentStep = 0.03;
 8002828:	4b3d      	ldr	r3, [pc, #244]	@ (8002920 <HAL_TIM_PeriodElapsedCallback+0x618>)
 800282a:	4a42      	ldr	r2, [pc, #264]	@ (8002934 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 800282c:	601a      	str	r2, [r3, #0]
                    motor2CurrentStep = 0.03;
 800282e:	4b3d      	ldr	r3, [pc, #244]	@ (8002924 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8002830:	4a40      	ldr	r2, [pc, #256]	@ (8002934 <HAL_TIM_PeriodElapsedCallback+0x62c>)
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	e0ec      	b.n	8002a10 <HAL_TIM_PeriodElapsedCallback+0x708>
                }
                else if (motor1DisablingValue == 0 && motor2DisablingValue == 0)
 8002836:	4b34      	ldr	r3, [pc, #208]	@ (8002908 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8002838:	edd3 7a00 	vldr	s15, [r3]
 800283c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002844:	f040 80dc 	bne.w	8002a00 <HAL_TIM_PeriodElapsedCallback+0x6f8>
 8002848:	4b31      	ldr	r3, [pc, #196]	@ (8002910 <HAL_TIM_PeriodElapsedCallback+0x608>)
 800284a:	edd3 7a00 	vldr	s15, [r3]
 800284e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002856:	f040 80d3 	bne.w	8002a00 <HAL_TIM_PeriodElapsedCallback+0x6f8>
                {
                    if((Velocity1 - Velocity2) > 5) {
 800285a:	4b37      	ldr	r3, [pc, #220]	@ (8002938 <HAL_TIM_PeriodElapsedCallback+0x630>)
 800285c:	ed93 7a00 	vldr	s14, [r3]
 8002860:	4b36      	ldr	r3, [pc, #216]	@ (800293c <HAL_TIM_PeriodElapsedCallback+0x634>)
 8002862:	edd3 7a00 	vldr	s15, [r3]
 8002866:	ee77 7a67 	vsub.f32	s15, s14, s15
 800286a:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800286e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002876:	dd0e      	ble.n	8002896 <HAL_TIM_PeriodElapsedCallback+0x58e>
                        motor1CurrentStep = motorCurrentPrimaryStep;
 8002878:	4b2b      	ldr	r3, [pc, #172]	@ (8002928 <HAL_TIM_PeriodElapsedCallback+0x620>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a28      	ldr	r2, [pc, #160]	@ (8002920 <HAL_TIM_PeriodElapsedCallback+0x618>)
 800287e:	6013      	str	r3, [r2, #0]
                        motor2CurrentStep = motorCurrentPrimaryStep * 3;
 8002880:	4b29      	ldr	r3, [pc, #164]	@ (8002928 <HAL_TIM_PeriodElapsedCallback+0x620>)
 8002882:	edd3 7a00 	vldr	s15, [r3]
 8002886:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800288a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800288e:	4b25      	ldr	r3, [pc, #148]	@ (8002924 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8002890:	edc3 7a00 	vstr	s15, [r3]
                    if((Velocity1 - Velocity2) > 5) {
 8002894:	e0bc      	b.n	8002a10 <HAL_TIM_PeriodElapsedCallback+0x708>
                    }
                    else if((Velocity1 - Velocity2) < -5) {
 8002896:	4b28      	ldr	r3, [pc, #160]	@ (8002938 <HAL_TIM_PeriodElapsedCallback+0x630>)
 8002898:	ed93 7a00 	vldr	s14, [r3]
 800289c:	4b27      	ldr	r3, [pc, #156]	@ (800293c <HAL_TIM_PeriodElapsedCallback+0x634>)
 800289e:	edd3 7a00 	vldr	s15, [r3]
 80028a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a6:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 80028aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b2:	d545      	bpl.n	8002940 <HAL_TIM_PeriodElapsedCallback+0x638>
                        motor1CurrentStep = motorCurrentPrimaryStep * 3;
 80028b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002928 <HAL_TIM_PeriodElapsedCallback+0x620>)
 80028b6:	edd3 7a00 	vldr	s15, [r3]
 80028ba:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80028be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028c2:	4b17      	ldr	r3, [pc, #92]	@ (8002920 <HAL_TIM_PeriodElapsedCallback+0x618>)
 80028c4:	edc3 7a00 	vstr	s15, [r3]
                        motor2CurrentStep = motorCurrentPrimaryStep;
 80028c8:	4b17      	ldr	r3, [pc, #92]	@ (8002928 <HAL_TIM_PeriodElapsedCallback+0x620>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a15      	ldr	r2, [pc, #84]	@ (8002924 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 80028ce:	6013      	str	r3, [r2, #0]
                    if((Velocity1 - Velocity2) > 5) {
 80028d0:	e09e      	b.n	8002a10 <HAL_TIM_PeriodElapsedCallback+0x708>
 80028d2:	bf00      	nop
 80028d4:	f3af 8000 	nop.w
 80028d8:	00000000 	.word	0x00000000
 80028dc:	408ff800 	.word	0x408ff800
 80028e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80028e4:	3f50624d 	.word	0x3f50624d
 80028e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80028ec:	bf50624d 	.word	0xbf50624d
 80028f0:	47ae147b 	.word	0x47ae147b
 80028f4:	3f847ae1 	.word	0x3f847ae1
 80028f8:	2000001c 	.word	0x2000001c
 80028fc:	2000003c 	.word	0x2000003c
 8002900:	200004ec 	.word	0x200004ec
 8002904:	200004f8 	.word	0x200004f8
 8002908:	200004c8 	.word	0x200004c8
 800290c:	20000504 	.word	0x20000504
 8002910:	200004dc 	.word	0x200004dc
 8002914:	20000508 	.word	0x20000508
 8002918:	200004f4 	.word	0x200004f4
 800291c:	2000002c 	.word	0x2000002c
 8002920:	20000020 	.word	0x20000020
 8002924:	20000024 	.word	0x20000024
 8002928:	20000028 	.word	0x20000028
 800292c:	200004c0 	.word	0x200004c0
 8002930:	200004d4 	.word	0x200004d4
 8002934:	3cf5c28f 	.word	0x3cf5c28f
 8002938:	20000608 	.word	0x20000608
 800293c:	20000610 	.word	0x20000610
                    }
                    else if((Velocity1 - Velocity2) > 2 && (Velocity1 - Velocity2) < 5) {
 8002940:	4b9f      	ldr	r3, [pc, #636]	@ (8002bc0 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 8002942:	ed93 7a00 	vldr	s14, [r3]
 8002946:	4b9f      	ldr	r3, [pc, #636]	@ (8002bc4 <HAL_TIM_PeriodElapsedCallback+0x8bc>)
 8002948:	edd3 7a00 	vldr	s15, [r3]
 800294c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002950:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002954:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295c:	dd1b      	ble.n	8002996 <HAL_TIM_PeriodElapsedCallback+0x68e>
 800295e:	4b98      	ldr	r3, [pc, #608]	@ (8002bc0 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 8002960:	ed93 7a00 	vldr	s14, [r3]
 8002964:	4b97      	ldr	r3, [pc, #604]	@ (8002bc4 <HAL_TIM_PeriodElapsedCallback+0x8bc>)
 8002966:	edd3 7a00 	vldr	s15, [r3]
 800296a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800296e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002972:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800297a:	d50c      	bpl.n	8002996 <HAL_TIM_PeriodElapsedCallback+0x68e>
                        motor1CurrentStep = motorCurrentPrimaryStep;
 800297c:	4b92      	ldr	r3, [pc, #584]	@ (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a92      	ldr	r2, [pc, #584]	@ (8002bcc <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 8002982:	6013      	str	r3, [r2, #0]
                        motor2CurrentStep = motorCurrentPrimaryStep * 2;
 8002984:	4b90      	ldr	r3, [pc, #576]	@ (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 8002986:	edd3 7a00 	vldr	s15, [r3]
 800298a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800298e:	4b90      	ldr	r3, [pc, #576]	@ (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 8002990:	edc3 7a00 	vstr	s15, [r3]
 8002994:	e033      	b.n	80029fe <HAL_TIM_PeriodElapsedCallback+0x6f6>
                    }
                    else if((Velocity1 - Velocity2) < -2 && (Velocity1 - Velocity2) > -5) {
 8002996:	4b8a      	ldr	r3, [pc, #552]	@ (8002bc0 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 8002998:	ed93 7a00 	vldr	s14, [r3]
 800299c:	4b89      	ldr	r3, [pc, #548]	@ (8002bc4 <HAL_TIM_PeriodElapsedCallback+0x8bc>)
 800299e:	edd3 7a00 	vldr	s15, [r3]
 80029a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029a6:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80029aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b2:	d51b      	bpl.n	80029ec <HAL_TIM_PeriodElapsedCallback+0x6e4>
 80029b4:	4b82      	ldr	r3, [pc, #520]	@ (8002bc0 <HAL_TIM_PeriodElapsedCallback+0x8b8>)
 80029b6:	ed93 7a00 	vldr	s14, [r3]
 80029ba:	4b82      	ldr	r3, [pc, #520]	@ (8002bc4 <HAL_TIM_PeriodElapsedCallback+0x8bc>)
 80029bc:	edd3 7a00 	vldr	s15, [r3]
 80029c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029c4:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 80029c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d0:	dd0c      	ble.n	80029ec <HAL_TIM_PeriodElapsedCallback+0x6e4>
                        motor1CurrentStep = motorCurrentPrimaryStep * 2;
 80029d2:	4b7d      	ldr	r3, [pc, #500]	@ (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 80029d4:	edd3 7a00 	vldr	s15, [r3]
 80029d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029dc:	4b7b      	ldr	r3, [pc, #492]	@ (8002bcc <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 80029de:	edc3 7a00 	vstr	s15, [r3]
                        motor2CurrentStep = motorCurrentPrimaryStep;
 80029e2:	4b79      	ldr	r3, [pc, #484]	@ (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a7a      	ldr	r2, [pc, #488]	@ (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 80029e8:	6013      	str	r3, [r2, #0]
 80029ea:	e008      	b.n	80029fe <HAL_TIM_PeriodElapsedCallback+0x6f6>
                    }
                    else {
                        motor1CurrentStep = motorCurrentPrimaryStep;
 80029ec:	4b76      	ldr	r3, [pc, #472]	@ (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a76      	ldr	r2, [pc, #472]	@ (8002bcc <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 80029f2:	6013      	str	r3, [r2, #0]
                        motor2CurrentStep = motorCurrentPrimaryStep;
 80029f4:	4b74      	ldr	r3, [pc, #464]	@ (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a75      	ldr	r2, [pc, #468]	@ (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 80029fa:	6013      	str	r3, [r2, #0]
                    if((Velocity1 - Velocity2) > 5) {
 80029fc:	e008      	b.n	8002a10 <HAL_TIM_PeriodElapsedCallback+0x708>
 80029fe:	e007      	b.n	8002a10 <HAL_TIM_PeriodElapsedCallback+0x708>
                    }
                }
                else
                {
                    motor1CurrentStep = motorCurrentPrimaryStep;
 8002a00:	4b71      	ldr	r3, [pc, #452]	@ (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a71      	ldr	r2, [pc, #452]	@ (8002bcc <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 8002a06:	6013      	str	r3, [r2, #0]
                    motor2CurrentStep = motorCurrentPrimaryStep;
 8002a08:	4b6f      	ldr	r3, [pc, #444]	@ (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x8c0>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a70      	ldr	r2, [pc, #448]	@ (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 8002a0e:	6013      	str	r3, [r2, #0]
                }

                if (fabs(motor1CurrentTarget - motor1Current) < motor1CurrentStep) {
 8002a10:	4b70      	ldr	r3, [pc, #448]	@ (8002bd4 <HAL_TIM_PeriodElapsedCallback+0x8cc>)
 8002a12:	ed93 7a00 	vldr	s14, [r3]
 8002a16:	4b70      	ldr	r3, [pc, #448]	@ (8002bd8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8002a18:	edd3 7a00 	vldr	s15, [r3]
 8002a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a20:	eeb0 7ae7 	vabs.f32	s14, s15
 8002a24:	4b69      	ldr	r3, [pc, #420]	@ (8002bcc <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 8002a26:	edd3 7a00 	vldr	s15, [r3]
 8002a2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a32:	d504      	bpl.n	8002a3e <HAL_TIM_PeriodElapsedCallback+0x736>
                    motor1Current = motor1CurrentTarget;
 8002a34:	4b67      	ldr	r3, [pc, #412]	@ (8002bd4 <HAL_TIM_PeriodElapsedCallback+0x8cc>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a67      	ldr	r2, [pc, #412]	@ (8002bd8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8002a3a:	6013      	str	r3, [r2, #0]
 8002a3c:	e023      	b.n	8002a86 <HAL_TIM_PeriodElapsedCallback+0x77e>
                } else if ((motor1CurrentTarget - motor1Current) > 0) {
 8002a3e:	4b65      	ldr	r3, [pc, #404]	@ (8002bd4 <HAL_TIM_PeriodElapsedCallback+0x8cc>)
 8002a40:	ed93 7a00 	vldr	s14, [r3]
 8002a44:	4b64      	ldr	r3, [pc, #400]	@ (8002bd8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8002a46:	edd3 7a00 	vldr	s15, [r3]
 8002a4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a56:	dd0b      	ble.n	8002a70 <HAL_TIM_PeriodElapsedCallback+0x768>
                    motor1Current += motor1CurrentStep;
 8002a58:	4b5f      	ldr	r3, [pc, #380]	@ (8002bd8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8002a5a:	ed93 7a00 	vldr	s14, [r3]
 8002a5e:	4b5b      	ldr	r3, [pc, #364]	@ (8002bcc <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 8002a60:	edd3 7a00 	vldr	s15, [r3]
 8002a64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a68:	4b5b      	ldr	r3, [pc, #364]	@ (8002bd8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8002a6a:	edc3 7a00 	vstr	s15, [r3]
 8002a6e:	e00a      	b.n	8002a86 <HAL_TIM_PeriodElapsedCallback+0x77e>
                } else {
                    motor1Current -= motor1CurrentStep;
 8002a70:	4b59      	ldr	r3, [pc, #356]	@ (8002bd8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8002a72:	ed93 7a00 	vldr	s14, [r3]
 8002a76:	4b55      	ldr	r3, [pc, #340]	@ (8002bcc <HAL_TIM_PeriodElapsedCallback+0x8c4>)
 8002a78:	edd3 7a00 	vldr	s15, [r3]
 8002a7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a80:	4b55      	ldr	r3, [pc, #340]	@ (8002bd8 <HAL_TIM_PeriodElapsedCallback+0x8d0>)
 8002a82:	edc3 7a00 	vstr	s15, [r3]
                }

                if (fabs(motor2CurrentTarget - motor2Current) < motor2CurrentStep) {
 8002a86:	4b55      	ldr	r3, [pc, #340]	@ (8002bdc <HAL_TIM_PeriodElapsedCallback+0x8d4>)
 8002a88:	ed93 7a00 	vldr	s14, [r3]
 8002a8c:	4b54      	ldr	r3, [pc, #336]	@ (8002be0 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 8002a8e:	edd3 7a00 	vldr	s15, [r3]
 8002a92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a96:	eeb0 7ae7 	vabs.f32	s14, s15
 8002a9a:	4b4d      	ldr	r3, [pc, #308]	@ (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 8002a9c:	edd3 7a00 	vldr	s15, [r3]
 8002aa0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aa8:	d504      	bpl.n	8002ab4 <HAL_TIM_PeriodElapsedCallback+0x7ac>
                    motor2Current = motor2CurrentTarget;
 8002aaa:	4b4c      	ldr	r3, [pc, #304]	@ (8002bdc <HAL_TIM_PeriodElapsedCallback+0x8d4>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a4c      	ldr	r2, [pc, #304]	@ (8002be0 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	e023      	b.n	8002afc <HAL_TIM_PeriodElapsedCallback+0x7f4>
                } else if ((motor2CurrentTarget - motor2Current) > 0) {
 8002ab4:	4b49      	ldr	r3, [pc, #292]	@ (8002bdc <HAL_TIM_PeriodElapsedCallback+0x8d4>)
 8002ab6:	ed93 7a00 	vldr	s14, [r3]
 8002aba:	4b49      	ldr	r3, [pc, #292]	@ (8002be0 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 8002abc:	edd3 7a00 	vldr	s15, [r3]
 8002ac0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ac4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002acc:	dd0b      	ble.n	8002ae6 <HAL_TIM_PeriodElapsedCallback+0x7de>
                    motor2Current += motor2CurrentStep;
 8002ace:	4b44      	ldr	r3, [pc, #272]	@ (8002be0 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 8002ad0:	ed93 7a00 	vldr	s14, [r3]
 8002ad4:	4b3e      	ldr	r3, [pc, #248]	@ (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 8002ad6:	edd3 7a00 	vldr	s15, [r3]
 8002ada:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ade:	4b40      	ldr	r3, [pc, #256]	@ (8002be0 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 8002ae0:	edc3 7a00 	vstr	s15, [r3]
 8002ae4:	e00a      	b.n	8002afc <HAL_TIM_PeriodElapsedCallback+0x7f4>
                } else {
                    motor2Current -= motor2CurrentStep;
 8002ae6:	4b3e      	ldr	r3, [pc, #248]	@ (8002be0 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 8002ae8:	ed93 7a00 	vldr	s14, [r3]
 8002aec:	4b38      	ldr	r3, [pc, #224]	@ (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x8c8>)
 8002aee:	edd3 7a00 	vldr	s15, [r3]
 8002af2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af6:	4b3a      	ldr	r3, [pc, #232]	@ (8002be0 <HAL_TIM_PeriodElapsedCallback+0x8d8>)
 8002af8:	edc3 7a00 	vstr	s15, [r3]
                }

                if (brakeValue > 0 && throttleActive == 0) {
 8002afc:	4b39      	ldr	r3, [pc, #228]	@ (8002be4 <HAL_TIM_PeriodElapsedCallback+0x8dc>)
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d079      	beq.n	8002bf8 <HAL_TIM_PeriodElapsedCallback+0x8f0>
 8002b04:	4b38      	ldr	r3, [pc, #224]	@ (8002be8 <HAL_TIM_PeriodElapsedCallback+0x8e0>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d175      	bne.n	8002bf8 <HAL_TIM_PeriodElapsedCallback+0x8f0>
                    motor1CurrentTarget = (-brakeValue / 1023.0 * (1 - motor1DisablingValue));
 8002b0c:	4b35      	ldr	r3, [pc, #212]	@ (8002be4 <HAL_TIM_PeriodElapsedCallback+0x8dc>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	425b      	negs	r3, r3
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7fd fd26 	bl	8000564 <__aeabi_i2d>
 8002b18:	a327      	add	r3, pc, #156	@ (adr r3, 8002bb8 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 8002b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b1e:	f7fd feb5 	bl	800088c <__aeabi_ddiv>
 8002b22:	4602      	mov	r2, r0
 8002b24:	460b      	mov	r3, r1
 8002b26:	4614      	mov	r4, r2
 8002b28:	461d      	mov	r5, r3
 8002b2a:	4b30      	ldr	r3, [pc, #192]	@ (8002bec <HAL_TIM_PeriodElapsedCallback+0x8e4>)
 8002b2c:	edd3 7a00 	vldr	s15, [r3]
 8002b30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b38:	ee17 0a90 	vmov	r0, s15
 8002b3c:	f7fd fd24 	bl	8000588 <__aeabi_f2d>
 8002b40:	4602      	mov	r2, r0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4620      	mov	r0, r4
 8002b46:	4629      	mov	r1, r5
 8002b48:	f7fd fd76 	bl	8000638 <__aeabi_dmul>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4610      	mov	r0, r2
 8002b52:	4619      	mov	r1, r3
 8002b54:	f7fe f868 	bl	8000c28 <__aeabi_d2f>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8002bd4 <HAL_TIM_PeriodElapsedCallback+0x8cc>)
 8002b5c:	6013      	str	r3, [r2, #0]
                    motor2CurrentTarget = (-brakeValue / 1023.0 * (1 - motor2DisablingValue));
 8002b5e:	4b21      	ldr	r3, [pc, #132]	@ (8002be4 <HAL_TIM_PeriodElapsedCallback+0x8dc>)
 8002b60:	881b      	ldrh	r3, [r3, #0]
 8002b62:	425b      	negs	r3, r3
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7fd fcfd 	bl	8000564 <__aeabi_i2d>
 8002b6a:	a313      	add	r3, pc, #76	@ (adr r3, 8002bb8 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 8002b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b70:	f7fd fe8c 	bl	800088c <__aeabi_ddiv>
 8002b74:	4602      	mov	r2, r0
 8002b76:	460b      	mov	r3, r1
 8002b78:	4614      	mov	r4, r2
 8002b7a:	461d      	mov	r5, r3
 8002b7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002bf0 <HAL_TIM_PeriodElapsedCallback+0x8e8>)
 8002b7e:	edd3 7a00 	vldr	s15, [r3]
 8002b82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b8a:	ee17 0a90 	vmov	r0, s15
 8002b8e:	f7fd fcfb 	bl	8000588 <__aeabi_f2d>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	4620      	mov	r0, r4
 8002b98:	4629      	mov	r1, r5
 8002b9a:	f7fd fd4d 	bl	8000638 <__aeabi_dmul>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	4610      	mov	r0, r2
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	f7fe f83f 	bl	8000c28 <__aeabi_d2f>
 8002baa:	4603      	mov	r3, r0
 8002bac:	4a0b      	ldr	r2, [pc, #44]	@ (8002bdc <HAL_TIM_PeriodElapsedCallback+0x8d4>)
 8002bae:	6013      	str	r3, [r2, #0]
                    brakeActive = 1;
 8002bb0:	4b10      	ldr	r3, [pc, #64]	@ (8002bf4 <HAL_TIM_PeriodElapsedCallback+0x8ec>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	e02a      	b.n	8002c0e <HAL_TIM_PeriodElapsedCallback+0x906>
 8002bb8:	00000000 	.word	0x00000000
 8002bbc:	408ff800 	.word	0x408ff800
 8002bc0:	20000608 	.word	0x20000608
 8002bc4:	20000610 	.word	0x20000610
 8002bc8:	20000028 	.word	0x20000028
 8002bcc:	20000020 	.word	0x20000020
 8002bd0:	20000024 	.word	0x20000024
 8002bd4:	20000504 	.word	0x20000504
 8002bd8:	200004c0 	.word	0x200004c0
 8002bdc:	20000508 	.word	0x20000508
 8002be0:	200004d4 	.word	0x200004d4
 8002be4:	200004ee 	.word	0x200004ee
 8002be8:	200004f4 	.word	0x200004f4
 8002bec:	200004c8 	.word	0x200004c8
 8002bf0:	200004dc 	.word	0x200004dc
 8002bf4:	200004f8 	.word	0x200004f8
                } else if(brakeValue <= 0 && brakeActive == 1) {
 8002bf8:	4b59      	ldr	r3, [pc, #356]	@ (8002d60 <HAL_TIM_PeriodElapsedCallback+0xa58>)
 8002bfa:	881b      	ldrh	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d106      	bne.n	8002c0e <HAL_TIM_PeriodElapsedCallback+0x906>
 8002c00:	4b58      	ldr	r3, [pc, #352]	@ (8002d64 <HAL_TIM_PeriodElapsedCallback+0xa5c>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d102      	bne.n	8002c0e <HAL_TIM_PeriodElapsedCallback+0x906>
                    brakeActive = 0;
 8002c08:	4b56      	ldr	r3, [pc, #344]	@ (8002d64 <HAL_TIM_PeriodElapsedCallback+0xa5c>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
                }

                if(motor1Current > MAX_DUTY) motor1Current = MAX_DUTY;
 8002c0e:	4b56      	ldr	r3, [pc, #344]	@ (8002d68 <HAL_TIM_PeriodElapsedCallback+0xa60>)
 8002c10:	ed93 7a00 	vldr	s14, [r3]
 8002c14:	4b55      	ldr	r3, [pc, #340]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0xa64>)
 8002c16:	edd3 7a00 	vldr	s15, [r3]
 8002c1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c22:	dd03      	ble.n	8002c2c <HAL_TIM_PeriodElapsedCallback+0x924>
 8002c24:	4b51      	ldr	r3, [pc, #324]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0xa64>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a4f      	ldr	r2, [pc, #316]	@ (8002d68 <HAL_TIM_PeriodElapsedCallback+0xa60>)
 8002c2a:	6013      	str	r3, [r2, #0]
                if(motor1Current < -MAX_DUTY) motor1Current = -MAX_DUTY;
 8002c2c:	4b4f      	ldr	r3, [pc, #316]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0xa64>)
 8002c2e:	edd3 7a00 	vldr	s15, [r3]
 8002c32:	eeb1 7a67 	vneg.f32	s14, s15
 8002c36:	4b4c      	ldr	r3, [pc, #304]	@ (8002d68 <HAL_TIM_PeriodElapsedCallback+0xa60>)
 8002c38:	edd3 7a00 	vldr	s15, [r3]
 8002c3c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c44:	dd07      	ble.n	8002c56 <HAL_TIM_PeriodElapsedCallback+0x94e>
 8002c46:	4b49      	ldr	r3, [pc, #292]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0xa64>)
 8002c48:	edd3 7a00 	vldr	s15, [r3]
 8002c4c:	eef1 7a67 	vneg.f32	s15, s15
 8002c50:	4b45      	ldr	r3, [pc, #276]	@ (8002d68 <HAL_TIM_PeriodElapsedCallback+0xa60>)
 8002c52:	edc3 7a00 	vstr	s15, [r3]
                if(motor2Current > MAX_DUTY) motor2Current = MAX_DUTY;
 8002c56:	4b46      	ldr	r3, [pc, #280]	@ (8002d70 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 8002c58:	ed93 7a00 	vldr	s14, [r3]
 8002c5c:	4b43      	ldr	r3, [pc, #268]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0xa64>)
 8002c5e:	edd3 7a00 	vldr	s15, [r3]
 8002c62:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6a:	dd03      	ble.n	8002c74 <HAL_TIM_PeriodElapsedCallback+0x96c>
 8002c6c:	4b3f      	ldr	r3, [pc, #252]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0xa64>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a3f      	ldr	r2, [pc, #252]	@ (8002d70 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 8002c72:	6013      	str	r3, [r2, #0]
                if(motor2Current < -MAX_DUTY) motor2Current = -MAX_DUTY;
 8002c74:	4b3d      	ldr	r3, [pc, #244]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0xa64>)
 8002c76:	edd3 7a00 	vldr	s15, [r3]
 8002c7a:	eeb1 7a67 	vneg.f32	s14, s15
 8002c7e:	4b3c      	ldr	r3, [pc, #240]	@ (8002d70 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 8002c80:	edd3 7a00 	vldr	s15, [r3]
 8002c84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8c:	f340 838b 	ble.w	80033a6 <HAL_TIM_PeriodElapsedCallback+0x109e>
 8002c90:	4b36      	ldr	r3, [pc, #216]	@ (8002d6c <HAL_TIM_PeriodElapsedCallback+0xa64>)
 8002c92:	edd3 7a00 	vldr	s15, [r3]
 8002c96:	eef1 7a67 	vneg.f32	s15, s15
 8002c9a:	4b35      	ldr	r3, [pc, #212]	@ (8002d70 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 8002c9c:	edc3 7a00 	vstr	s15, [r3]
 8002ca0:	e381      	b.n	80033a6 <HAL_TIM_PeriodElapsedCallback+0x109e>
            }
            //Speed regulator
            else if (controlMode == 2) {
 8002ca2:	4b34      	ldr	r3, [pc, #208]	@ (8002d74 <HAL_TIM_PeriodElapsedCallback+0xa6c>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	f040 8220 	bne.w	80030ec <HAL_TIM_PeriodElapsedCallback+0xde4>
                COMMAND_ID = 0x01 << 8;
 8002cac:	4b32      	ldr	r3, [pc, #200]	@ (8002d78 <HAL_TIM_PeriodElapsedCallback+0xa70>)
 8002cae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cb2:	601a      	str	r2, [r3, #0]

                if (brakeValue > 0) {
 8002cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8002d60 <HAL_TIM_PeriodElapsedCallback+0xa58>)
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d06d      	beq.n	8002d98 <HAL_TIM_PeriodElapsedCallback+0xa90>
                    brakeActive = 1;
 8002cbc:	4b29      	ldr	r3, [pc, #164]	@ (8002d64 <HAL_TIM_PeriodElapsedCallback+0xa5c>)
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	601a      	str	r2, [r3, #0]
                    throttleActive = 0;
 8002cc2:	4b2e      	ldr	r3, [pc, #184]	@ (8002d7c <HAL_TIM_PeriodElapsedCallback+0xa74>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
                    m1_integral = 0;
 8002cc8:	4b2d      	ldr	r3, [pc, #180]	@ (8002d80 <HAL_TIM_PeriodElapsedCallback+0xa78>)
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	601a      	str	r2, [r3, #0]
                    m2_integral = 0;
 8002cd0:	4b2c      	ldr	r3, [pc, #176]	@ (8002d84 <HAL_TIM_PeriodElapsedCallback+0xa7c>)
 8002cd2:	f04f 0200 	mov.w	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
                    brakeFraction = brakeValue / 1023.0;
 8002cd8:	4b21      	ldr	r3, [pc, #132]	@ (8002d60 <HAL_TIM_PeriodElapsedCallback+0xa58>)
 8002cda:	881b      	ldrh	r3, [r3, #0]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7fd fc41 	bl	8000564 <__aeabi_i2d>
 8002ce2:	a31d      	add	r3, pc, #116	@ (adr r3, 8002d58 <HAL_TIM_PeriodElapsedCallback+0xa50>)
 8002ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce8:	f7fd fdd0 	bl	800088c <__aeabi_ddiv>
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	f7fd ff98 	bl	8000c28 <__aeabi_d2f>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	4a23      	ldr	r2, [pc, #140]	@ (8002d88 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 8002cfc:	6013      	str	r3, [r2, #0]
                    motor1Current = (-brakeFraction * MAX_CURRENT * (1 - motor1DisablingValue));
 8002cfe:	4b22      	ldr	r3, [pc, #136]	@ (8002d88 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 8002d00:	edd3 7a00 	vldr	s15, [r3]
 8002d04:	eeb1 7a67 	vneg.f32	s14, s15
 8002d08:	4b20      	ldr	r3, [pc, #128]	@ (8002d8c <HAL_TIM_PeriodElapsedCallback+0xa84>)
 8002d0a:	edd3 7a00 	vldr	s15, [r3]
 8002d0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d12:	4b1f      	ldr	r3, [pc, #124]	@ (8002d90 <HAL_TIM_PeriodElapsedCallback+0xa88>)
 8002d14:	edd3 7a00 	vldr	s15, [r3]
 8002d18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d1c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d24:	4b10      	ldr	r3, [pc, #64]	@ (8002d68 <HAL_TIM_PeriodElapsedCallback+0xa60>)
 8002d26:	edc3 7a00 	vstr	s15, [r3]
                    motor2Current = (-brakeFraction * MAX_CURRENT * (1 - motor2DisablingValue));
 8002d2a:	4b17      	ldr	r3, [pc, #92]	@ (8002d88 <HAL_TIM_PeriodElapsedCallback+0xa80>)
 8002d2c:	edd3 7a00 	vldr	s15, [r3]
 8002d30:	eeb1 7a67 	vneg.f32	s14, s15
 8002d34:	4b15      	ldr	r3, [pc, #84]	@ (8002d8c <HAL_TIM_PeriodElapsedCallback+0xa84>)
 8002d36:	edd3 7a00 	vldr	s15, [r3]
 8002d3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d3e:	4b15      	ldr	r3, [pc, #84]	@ (8002d94 <HAL_TIM_PeriodElapsedCallback+0xa8c>)
 8002d40:	edd3 7a00 	vldr	s15, [r3]
 8002d44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d48:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d50:	4b07      	ldr	r3, [pc, #28]	@ (8002d70 <HAL_TIM_PeriodElapsedCallback+0xa68>)
 8002d52:	edc3 7a00 	vstr	s15, [r3]
 8002d56:	e144      	b.n	8002fe2 <HAL_TIM_PeriodElapsedCallback+0xcda>
 8002d58:	00000000 	.word	0x00000000
 8002d5c:	408ff800 	.word	0x408ff800
 8002d60:	200004ee 	.word	0x200004ee
 8002d64:	200004f8 	.word	0x200004f8
 8002d68:	200004c0 	.word	0x200004c0
 8002d6c:	20000018 	.word	0x20000018
 8002d70:	200004d4 	.word	0x200004d4
 8002d74:	2000001c 	.word	0x2000001c
 8002d78:	2000003c 	.word	0x2000003c
 8002d7c:	200004f4 	.word	0x200004f4
 8002d80:	200004ac 	.word	0x200004ac
 8002d84:	200004b4 	.word	0x200004b4
 8002d88:	2000051c 	.word	0x2000051c
 8002d8c:	20000014 	.word	0x20000014
 8002d90:	200004c8 	.word	0x200004c8
 8002d94:	200004dc 	.word	0x200004dc
                }
                else {
                    brakeActive = 0;
 8002d98:	4bb7      	ldr	r3, [pc, #732]	@ (8003078 <HAL_TIM_PeriodElapsedCallback+0xd70>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	601a      	str	r2, [r3, #0]
                    // UWAGA: Usunieto automatyczne ustawianie predkosci na 5 przy wcisnieciu X
                    targetVelRaw = (throttleValue / 1023.0f) * MAX_VELOCITY_RAD_S;
 8002d9e:	4bb7      	ldr	r3, [pc, #732]	@ (800307c <HAL_TIM_PeriodElapsedCallback+0xd74>)
 8002da0:	881b      	ldrh	r3, [r3, #0]
 8002da2:	ee07 3a90 	vmov	s15, r3
 8002da6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002daa:	eddf 6ab5 	vldr	s13, [pc, #724]	@ 8003080 <HAL_TIM_PeriodElapsedCallback+0xd78>
 8002dae:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002db2:	4bb4      	ldr	r3, [pc, #720]	@ (8003084 <HAL_TIM_PeriodElapsedCallback+0xd7c>)
 8002db4:	edd3 7a00 	vldr	s15, [r3]
 8002db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dbc:	4bb2      	ldr	r3, [pc, #712]	@ (8003088 <HAL_TIM_PeriodElapsedCallback+0xd80>)
 8002dbe:	edc3 7a00 	vstr	s15, [r3]

                    targetVel1 = targetVelRaw * (1.0f - motor1DisablingValue);
 8002dc2:	4bb2      	ldr	r3, [pc, #712]	@ (800308c <HAL_TIM_PeriodElapsedCallback+0xd84>)
 8002dc4:	edd3 7a00 	vldr	s15, [r3]
 8002dc8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002dcc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dd0:	4bad      	ldr	r3, [pc, #692]	@ (8003088 <HAL_TIM_PeriodElapsedCallback+0xd80>)
 8002dd2:	edd3 7a00 	vldr	s15, [r3]
 8002dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dda:	4bad      	ldr	r3, [pc, #692]	@ (8003090 <HAL_TIM_PeriodElapsedCallback+0xd88>)
 8002ddc:	edc3 7a00 	vstr	s15, [r3]
                    targetVel2 = targetVelRaw * (1.0f - motor2DisablingValue);
 8002de0:	4bac      	ldr	r3, [pc, #688]	@ (8003094 <HAL_TIM_PeriodElapsedCallback+0xd8c>)
 8002de2:	edd3 7a00 	vldr	s15, [r3]
 8002de6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002dea:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dee:	4ba6      	ldr	r3, [pc, #664]	@ (8003088 <HAL_TIM_PeriodElapsedCallback+0xd80>)
 8002df0:	edd3 7a00 	vldr	s15, [r3]
 8002df4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002df8:	4ba7      	ldr	r3, [pc, #668]	@ (8003098 <HAL_TIM_PeriodElapsedCallback+0xd90>)
 8002dfa:	edc3 7a00 	vstr	s15, [r3]

                    error1 = targetVel1 - Velocity2;
 8002dfe:	4ba4      	ldr	r3, [pc, #656]	@ (8003090 <HAL_TIM_PeriodElapsedCallback+0xd88>)
 8002e00:	ed93 7a00 	vldr	s14, [r3]
 8002e04:	4ba5      	ldr	r3, [pc, #660]	@ (800309c <HAL_TIM_PeriodElapsedCallback+0xd94>)
 8002e06:	edd3 7a00 	vldr	s15, [r3]
 8002e0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e0e:	4ba4      	ldr	r3, [pc, #656]	@ (80030a0 <HAL_TIM_PeriodElapsedCallback+0xd98>)
 8002e10:	edc3 7a00 	vstr	s15, [r3]
                    P1 = M1_Kp * error1;
 8002e14:	4ba3      	ldr	r3, [pc, #652]	@ (80030a4 <HAL_TIM_PeriodElapsedCallback+0xd9c>)
 8002e16:	ed93 7a00 	vldr	s14, [r3]
 8002e1a:	4ba1      	ldr	r3, [pc, #644]	@ (80030a0 <HAL_TIM_PeriodElapsedCallback+0xd98>)
 8002e1c:	edd3 7a00 	vldr	s15, [r3]
 8002e20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e24:	4ba0      	ldr	r3, [pc, #640]	@ (80030a8 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 8002e26:	edc3 7a00 	vstr	s15, [r3]
                    m1_integral += (error1 * DT);
 8002e2a:	4b9d      	ldr	r3, [pc, #628]	@ (80030a0 <HAL_TIM_PeriodElapsedCallback+0xd98>)
 8002e2c:	edd3 7a00 	vldr	s15, [r3]
 8002e30:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80030ac <HAL_TIM_PeriodElapsedCallback+0xda4>
 8002e34:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e38:	4b9d      	ldr	r3, [pc, #628]	@ (80030b0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 8002e3a:	edd3 7a00 	vldr	s15, [r3]
 8002e3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e42:	4b9b      	ldr	r3, [pc, #620]	@ (80030b0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 8002e44:	edc3 7a00 	vstr	s15, [r3]
                    if (m1_integral > MAX_CURRENT/M1_Ki) m1_integral = MAX_CURRENT/M1_Ki;
 8002e48:	4b9a      	ldr	r3, [pc, #616]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002e4a:	edd3 6a00 	vldr	s13, [r3]
 8002e4e:	4b9a      	ldr	r3, [pc, #616]	@ (80030b8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 8002e50:	edd3 7a00 	vldr	s15, [r3]
 8002e54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e58:	4b95      	ldr	r3, [pc, #596]	@ (80030b0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 8002e5a:	edd3 7a00 	vldr	s15, [r3]
 8002e5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e66:	d50a      	bpl.n	8002e7e <HAL_TIM_PeriodElapsedCallback+0xb76>
 8002e68:	4b92      	ldr	r3, [pc, #584]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002e6a:	edd3 6a00 	vldr	s13, [r3]
 8002e6e:	4b92      	ldr	r3, [pc, #584]	@ (80030b8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 8002e70:	ed93 7a00 	vldr	s14, [r3]
 8002e74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e78:	4b8d      	ldr	r3, [pc, #564]	@ (80030b0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 8002e7a:	edc3 7a00 	vstr	s15, [r3]
                    if (m1_integral < -MAX_CURRENT/M1_Ki) m1_integral = -MAX_CURRENT/M1_Ki;
 8002e7e:	4b8d      	ldr	r3, [pc, #564]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002e80:	edd3 7a00 	vldr	s15, [r3]
 8002e84:	eef1 6a67 	vneg.f32	s13, s15
 8002e88:	4b8b      	ldr	r3, [pc, #556]	@ (80030b8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 8002e8a:	edd3 7a00 	vldr	s15, [r3]
 8002e8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e92:	4b87      	ldr	r3, [pc, #540]	@ (80030b0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 8002e94:	edd3 7a00 	vldr	s15, [r3]
 8002e98:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea0:	dd0c      	ble.n	8002ebc <HAL_TIM_PeriodElapsedCallback+0xbb4>
 8002ea2:	4b84      	ldr	r3, [pc, #528]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002ea4:	edd3 7a00 	vldr	s15, [r3]
 8002ea8:	eef1 6a67 	vneg.f32	s13, s15
 8002eac:	4b82      	ldr	r3, [pc, #520]	@ (80030b8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 8002eae:	ed93 7a00 	vldr	s14, [r3]
 8002eb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002eb6:	4b7e      	ldr	r3, [pc, #504]	@ (80030b0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 8002eb8:	edc3 7a00 	vstr	s15, [r3]
                    I1 = M1_Ki * m1_integral;
 8002ebc:	4b7e      	ldr	r3, [pc, #504]	@ (80030b8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 8002ebe:	ed93 7a00 	vldr	s14, [r3]
 8002ec2:	4b7b      	ldr	r3, [pc, #492]	@ (80030b0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 8002ec4:	edd3 7a00 	vldr	s15, [r3]
 8002ec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ecc:	4b7b      	ldr	r3, [pc, #492]	@ (80030bc <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 8002ece:	edc3 7a00 	vstr	s15, [r3]
                    m1_prev_error = error1;
 8002ed2:	4b73      	ldr	r3, [pc, #460]	@ (80030a0 <HAL_TIM_PeriodElapsedCallback+0xd98>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a7a      	ldr	r2, [pc, #488]	@ (80030c0 <HAL_TIM_PeriodElapsedCallback+0xdb8>)
 8002ed8:	6013      	str	r3, [r2, #0]
                    motor1Current = P1 + I1;
 8002eda:	4b73      	ldr	r3, [pc, #460]	@ (80030a8 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 8002edc:	ed93 7a00 	vldr	s14, [r3]
 8002ee0:	4b76      	ldr	r3, [pc, #472]	@ (80030bc <HAL_TIM_PeriodElapsedCallback+0xdb4>)
 8002ee2:	edd3 7a00 	vldr	s15, [r3]
 8002ee6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eea:	4b76      	ldr	r3, [pc, #472]	@ (80030c4 <HAL_TIM_PeriodElapsedCallback+0xdbc>)
 8002eec:	edc3 7a00 	vstr	s15, [r3]

                    error2 = targetVel2 - Velocity1;
 8002ef0:	4b69      	ldr	r3, [pc, #420]	@ (8003098 <HAL_TIM_PeriodElapsedCallback+0xd90>)
 8002ef2:	ed93 7a00 	vldr	s14, [r3]
 8002ef6:	4b74      	ldr	r3, [pc, #464]	@ (80030c8 <HAL_TIM_PeriodElapsedCallback+0xdc0>)
 8002ef8:	edd3 7a00 	vldr	s15, [r3]
 8002efc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f00:	4b72      	ldr	r3, [pc, #456]	@ (80030cc <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 8002f02:	edc3 7a00 	vstr	s15, [r3]
                    P2 = M2_Kp * error2;
 8002f06:	4b72      	ldr	r3, [pc, #456]	@ (80030d0 <HAL_TIM_PeriodElapsedCallback+0xdc8>)
 8002f08:	ed93 7a00 	vldr	s14, [r3]
 8002f0c:	4b6f      	ldr	r3, [pc, #444]	@ (80030cc <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 8002f0e:	edd3 7a00 	vldr	s15, [r3]
 8002f12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f16:	4b6f      	ldr	r3, [pc, #444]	@ (80030d4 <HAL_TIM_PeriodElapsedCallback+0xdcc>)
 8002f18:	edc3 7a00 	vstr	s15, [r3]
                    m2_integral += (error2 * DT);
 8002f1c:	4b6b      	ldr	r3, [pc, #428]	@ (80030cc <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 8002f1e:	edd3 7a00 	vldr	s15, [r3]
 8002f22:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 80030ac <HAL_TIM_PeriodElapsedCallback+0xda4>
 8002f26:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f2a:	4b6b      	ldr	r3, [pc, #428]	@ (80030d8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002f2c:	edd3 7a00 	vldr	s15, [r3]
 8002f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f34:	4b68      	ldr	r3, [pc, #416]	@ (80030d8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002f36:	edc3 7a00 	vstr	s15, [r3]
                    if (m2_integral > MAX_CURRENT/M2_Ki) m2_integral = MAX_CURRENT/M2_Ki;
 8002f3a:	4b5e      	ldr	r3, [pc, #376]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002f3c:	edd3 6a00 	vldr	s13, [r3]
 8002f40:	4b66      	ldr	r3, [pc, #408]	@ (80030dc <HAL_TIM_PeriodElapsedCallback+0xdd4>)
 8002f42:	edd3 7a00 	vldr	s15, [r3]
 8002f46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f4a:	4b63      	ldr	r3, [pc, #396]	@ (80030d8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002f4c:	edd3 7a00 	vldr	s15, [r3]
 8002f50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f58:	d50a      	bpl.n	8002f70 <HAL_TIM_PeriodElapsedCallback+0xc68>
 8002f5a:	4b56      	ldr	r3, [pc, #344]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002f5c:	edd3 6a00 	vldr	s13, [r3]
 8002f60:	4b5e      	ldr	r3, [pc, #376]	@ (80030dc <HAL_TIM_PeriodElapsedCallback+0xdd4>)
 8002f62:	ed93 7a00 	vldr	s14, [r3]
 8002f66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f6a:	4b5b      	ldr	r3, [pc, #364]	@ (80030d8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002f6c:	edc3 7a00 	vstr	s15, [r3]
                    if (m2_integral < -MAX_CURRENT/M2_Ki) m2_integral = -MAX_CURRENT/M2_Ki;
 8002f70:	4b50      	ldr	r3, [pc, #320]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002f72:	edd3 7a00 	vldr	s15, [r3]
 8002f76:	eef1 6a67 	vneg.f32	s13, s15
 8002f7a:	4b58      	ldr	r3, [pc, #352]	@ (80030dc <HAL_TIM_PeriodElapsedCallback+0xdd4>)
 8002f7c:	edd3 7a00 	vldr	s15, [r3]
 8002f80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f84:	4b54      	ldr	r3, [pc, #336]	@ (80030d8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002f86:	edd3 7a00 	vldr	s15, [r3]
 8002f8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f92:	dd0c      	ble.n	8002fae <HAL_TIM_PeriodElapsedCallback+0xca6>
 8002f94:	4b47      	ldr	r3, [pc, #284]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002f96:	edd3 7a00 	vldr	s15, [r3]
 8002f9a:	eef1 6a67 	vneg.f32	s13, s15
 8002f9e:	4b4f      	ldr	r3, [pc, #316]	@ (80030dc <HAL_TIM_PeriodElapsedCallback+0xdd4>)
 8002fa0:	ed93 7a00 	vldr	s14, [r3]
 8002fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fa8:	4b4b      	ldr	r3, [pc, #300]	@ (80030d8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002faa:	edc3 7a00 	vstr	s15, [r3]
                    I2 = M2_Ki * m2_integral;
 8002fae:	4b4b      	ldr	r3, [pc, #300]	@ (80030dc <HAL_TIM_PeriodElapsedCallback+0xdd4>)
 8002fb0:	ed93 7a00 	vldr	s14, [r3]
 8002fb4:	4b48      	ldr	r3, [pc, #288]	@ (80030d8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8002fb6:	edd3 7a00 	vldr	s15, [r3]
 8002fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fbe:	4b48      	ldr	r3, [pc, #288]	@ (80030e0 <HAL_TIM_PeriodElapsedCallback+0xdd8>)
 8002fc0:	edc3 7a00 	vstr	s15, [r3]
                    m2_prev_error = error2;
 8002fc4:	4b41      	ldr	r3, [pc, #260]	@ (80030cc <HAL_TIM_PeriodElapsedCallback+0xdc4>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a46      	ldr	r2, [pc, #280]	@ (80030e4 <HAL_TIM_PeriodElapsedCallback+0xddc>)
 8002fca:	6013      	str	r3, [r2, #0]
                    motor2Current = P2 + I2;
 8002fcc:	4b41      	ldr	r3, [pc, #260]	@ (80030d4 <HAL_TIM_PeriodElapsedCallback+0xdcc>)
 8002fce:	ed93 7a00 	vldr	s14, [r3]
 8002fd2:	4b43      	ldr	r3, [pc, #268]	@ (80030e0 <HAL_TIM_PeriodElapsedCallback+0xdd8>)
 8002fd4:	edd3 7a00 	vldr	s15, [r3]
 8002fd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fdc:	4b42      	ldr	r3, [pc, #264]	@ (80030e8 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 8002fde:	edc3 7a00 	vstr	s15, [r3]
                }

                if(motor1Current > MAX_CURRENT) motor1Current = MAX_CURRENT;
 8002fe2:	4b38      	ldr	r3, [pc, #224]	@ (80030c4 <HAL_TIM_PeriodElapsedCallback+0xdbc>)
 8002fe4:	ed93 7a00 	vldr	s14, [r3]
 8002fe8:	4b32      	ldr	r3, [pc, #200]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002fea:	edd3 7a00 	vldr	s15, [r3]
 8002fee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff6:	dd03      	ble.n	8003000 <HAL_TIM_PeriodElapsedCallback+0xcf8>
 8002ff8:	4b2e      	ldr	r3, [pc, #184]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a31      	ldr	r2, [pc, #196]	@ (80030c4 <HAL_TIM_PeriodElapsedCallback+0xdbc>)
 8002ffe:	6013      	str	r3, [r2, #0]
                if(motor1Current < -MAX_CURRENT) motor1Current = -MAX_CURRENT;
 8003000:	4b2c      	ldr	r3, [pc, #176]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8003002:	edd3 7a00 	vldr	s15, [r3]
 8003006:	eeb1 7a67 	vneg.f32	s14, s15
 800300a:	4b2e      	ldr	r3, [pc, #184]	@ (80030c4 <HAL_TIM_PeriodElapsedCallback+0xdbc>)
 800300c:	edd3 7a00 	vldr	s15, [r3]
 8003010:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003014:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003018:	dd07      	ble.n	800302a <HAL_TIM_PeriodElapsedCallback+0xd22>
 800301a:	4b26      	ldr	r3, [pc, #152]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800301c:	edd3 7a00 	vldr	s15, [r3]
 8003020:	eef1 7a67 	vneg.f32	s15, s15
 8003024:	4b27      	ldr	r3, [pc, #156]	@ (80030c4 <HAL_TIM_PeriodElapsedCallback+0xdbc>)
 8003026:	edc3 7a00 	vstr	s15, [r3]
                if(motor2Current > MAX_CURRENT) motor2Current = MAX_CURRENT;
 800302a:	4b2f      	ldr	r3, [pc, #188]	@ (80030e8 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 800302c:	ed93 7a00 	vldr	s14, [r3]
 8003030:	4b20      	ldr	r3, [pc, #128]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8003032:	edd3 7a00 	vldr	s15, [r3]
 8003036:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800303a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800303e:	dd03      	ble.n	8003048 <HAL_TIM_PeriodElapsedCallback+0xd40>
 8003040:	4b1c      	ldr	r3, [pc, #112]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a28      	ldr	r2, [pc, #160]	@ (80030e8 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 8003046:	6013      	str	r3, [r2, #0]
                if(motor2Current < -MAX_CURRENT) motor2Current = -MAX_CURRENT;
 8003048:	4b1a      	ldr	r3, [pc, #104]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 800304a:	edd3 7a00 	vldr	s15, [r3]
 800304e:	eeb1 7a67 	vneg.f32	s14, s15
 8003052:	4b25      	ldr	r3, [pc, #148]	@ (80030e8 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 8003054:	edd3 7a00 	vldr	s15, [r3]
 8003058:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003060:	f340 81a1 	ble.w	80033a6 <HAL_TIM_PeriodElapsedCallback+0x109e>
 8003064:	4b13      	ldr	r3, [pc, #76]	@ (80030b4 <HAL_TIM_PeriodElapsedCallback+0xdac>)
 8003066:	edd3 7a00 	vldr	s15, [r3]
 800306a:	eef1 7a67 	vneg.f32	s15, s15
 800306e:	4b1e      	ldr	r3, [pc, #120]	@ (80030e8 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 8003070:	edc3 7a00 	vstr	s15, [r3]
 8003074:	e197      	b.n	80033a6 <HAL_TIM_PeriodElapsedCallback+0x109e>
 8003076:	bf00      	nop
 8003078:	200004f8 	.word	0x200004f8
 800307c:	200004ec 	.word	0x200004ec
 8003080:	447fc000 	.word	0x447fc000
 8003084:	20000010 	.word	0x20000010
 8003088:	200004bc 	.word	0x200004bc
 800308c:	200004c8 	.word	0x200004c8
 8003090:	20000514 	.word	0x20000514
 8003094:	200004dc 	.word	0x200004dc
 8003098:	20000518 	.word	0x20000518
 800309c:	20000610 	.word	0x20000610
 80030a0:	2000050c 	.word	0x2000050c
 80030a4:	20000000 	.word	0x20000000
 80030a8:	20000520 	.word	0x20000520
 80030ac:	3ca3d70a 	.word	0x3ca3d70a
 80030b0:	200004ac 	.word	0x200004ac
 80030b4:	20000014 	.word	0x20000014
 80030b8:	20000004 	.word	0x20000004
 80030bc:	20000528 	.word	0x20000528
 80030c0:	200004b0 	.word	0x200004b0
 80030c4:	200004c0 	.word	0x200004c0
 80030c8:	20000608 	.word	0x20000608
 80030cc:	20000510 	.word	0x20000510
 80030d0:	20000008 	.word	0x20000008
 80030d4:	20000524 	.word	0x20000524
 80030d8:	200004b4 	.word	0x200004b4
 80030dc:	2000000c 	.word	0x2000000c
 80030e0:	2000052c 	.word	0x2000052c
 80030e4:	200004b8 	.word	0x200004b8
 80030e8:	200004d4 	.word	0x200004d4
            }
            //Position control (TRYB 3)
                        else if (controlMode == 3) {
 80030ec:	4bc2      	ldr	r3, [pc, #776]	@ (80033f8 <HAL_TIM_PeriodElapsedCallback+0x10f0>)
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	2b03      	cmp	r3, #3
 80030f2:	f040 8158 	bne.w	80033a6 <HAL_TIM_PeriodElapsedCallback+0x109e>
                            COMMAND_ID = 0x01 << 8;
 80030f6:	4bc1      	ldr	r3, [pc, #772]	@ (80033fc <HAL_TIM_PeriodElapsedCallback+0x10f4>)
 80030f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030fc:	601a      	str	r2, [r3, #0]

                            // 1. Oblicz cel (Target)
                            float effectiveAxis = (float)(axisXValue - initialAxisOffset);
 80030fe:	4bc0      	ldr	r3, [pc, #768]	@ (8003400 <HAL_TIM_PeriodElapsedCallback+0x10f8>)
 8003100:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003104:	461a      	mov	r2, r3
 8003106:	4bbf      	ldr	r3, [pc, #764]	@ (8003404 <HAL_TIM_PeriodElapsedCallback+0x10fc>)
 8003108:	f9b3 3000 	ldrsh.w	r3, [r3]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	ee07 3a90 	vmov	s15, r3
 8003112:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003116:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                            float joystickDelta = (effectiveAxis / 512.0f) * MAX_TILT_ANGLE;
 800311a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800311e:	eddf 6aba 	vldr	s13, [pc, #744]	@ 8003408 <HAL_TIM_PeriodElapsedCallback+0x1100>
 8003122:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003126:	ed9f 7ab9 	vldr	s14, [pc, #740]	@ 800340c <HAL_TIM_PeriodElapsedCallback+0x1104>
 800312a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800312e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

                            if(fabs(joystickDelta) < 0.5f) joystickDelta = 0.0f;
 8003132:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003136:	eef0 7ae7 	vabs.f32	s15, s15
 800313a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800313e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003146:	d502      	bpl.n	800314e <HAL_TIM_PeriodElapsedCallback+0xe46>
 8003148:	f04f 0300 	mov.w	r3, #0
 800314c:	62fb      	str	r3, [r7, #44]	@ 0x2c

                            rawTargetAngle = initialAngleOffset + joystickDelta;
 800314e:	4bb0      	ldr	r3, [pc, #704]	@ (8003410 <HAL_TIM_PeriodElapsedCallback+0x1108>)
 8003150:	ed93 7a00 	vldr	s14, [r3]
 8003154:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315c:	4bad      	ldr	r3, [pc, #692]	@ (8003414 <HAL_TIM_PeriodElapsedCallback+0x110c>)
 800315e:	edc3 7a00 	vstr	s15, [r3]

                            // 2. Input Shaper (Wygadzanie celu)
                            float delayedInput = shaperBuffer[shaperIdx];
 8003162:	4bad      	ldr	r3, [pc, #692]	@ (8003418 <HAL_TIM_PeriodElapsedCallback+0x1110>)
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	4aad      	ldr	r2, [pc, #692]	@ (800341c <HAL_TIM_PeriodElapsedCallback+0x1114>)
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	4413      	add	r3, r2
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	623b      	str	r3, [r7, #32]
                            shaperBuffer[shaperIdx] = rawTargetAngle;
 8003170:	4ba9      	ldr	r3, [pc, #676]	@ (8003418 <HAL_TIM_PeriodElapsedCallback+0x1110>)
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	4ba7      	ldr	r3, [pc, #668]	@ (8003414 <HAL_TIM_PeriodElapsedCallback+0x110c>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	49a8      	ldr	r1, [pc, #672]	@ (800341c <HAL_TIM_PeriodElapsedCallback+0x1114>)
 800317c:	0083      	lsls	r3, r0, #2
 800317e:	440b      	add	r3, r1
 8003180:	601a      	str	r2, [r3, #0]

                            shaperIdx++;
 8003182:	4ba5      	ldr	r3, [pc, #660]	@ (8003418 <HAL_TIM_PeriodElapsedCallback+0x1110>)
 8003184:	781b      	ldrb	r3, [r3, #0]
 8003186:	3301      	adds	r3, #1
 8003188:	b2da      	uxtb	r2, r3
 800318a:	4ba3      	ldr	r3, [pc, #652]	@ (8003418 <HAL_TIM_PeriodElapsedCallback+0x1110>)
 800318c:	701a      	strb	r2, [r3, #0]
                            if (shaperIdx >= IS_DELAY_SAMPLES) shaperIdx = 0;
 800318e:	4ba2      	ldr	r3, [pc, #648]	@ (8003418 <HAL_TIM_PeriodElapsedCallback+0x1110>)
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	2b22      	cmp	r3, #34	@ 0x22
 8003194:	d902      	bls.n	800319c <HAL_TIM_PeriodElapsedCallback+0xe94>
 8003196:	4ba0      	ldr	r3, [pc, #640]	@ (8003418 <HAL_TIM_PeriodElapsedCallback+0x1110>)
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]

                            targetAngleShaped = (IS_A1 * rawTargetAngle) + (IS_A2 * delayedInput);
 800319c:	4b9d      	ldr	r3, [pc, #628]	@ (8003414 <HAL_TIM_PeriodElapsedCallback+0x110c>)
 800319e:	edd3 7a00 	vldr	s15, [r3]
 80031a2:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8003420 <HAL_TIM_PeriodElapsedCallback+0x1118>
 80031a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031aa:	edd7 7a08 	vldr	s15, [r7, #32]
 80031ae:	eddf 6a9d 	vldr	s13, [pc, #628]	@ 8003424 <HAL_TIM_PeriodElapsedCallback+0x111c>
 80031b2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80031b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031ba:	4b9b      	ldr	r3, [pc, #620]	@ (8003428 <HAL_TIM_PeriodElapsedCallback+0x1120>)
 80031bc:	edc3 7a00 	vstr	s15, [r3]

                            // 3. Oblicz bd
                            angle_error = targetAngleShaped - angleX;
 80031c0:	4b99      	ldr	r3, [pc, #612]	@ (8003428 <HAL_TIM_PeriodElapsedCallback+0x1120>)
 80031c2:	ed93 7a00 	vldr	s14, [r3]
 80031c6:	4b99      	ldr	r3, [pc, #612]	@ (800342c <HAL_TIM_PeriodElapsedCallback+0x1124>)
 80031c8:	edd3 7a00 	vldr	s15, [r3]
 80031cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031d0:	4b97      	ldr	r3, [pc, #604]	@ (8003430 <HAL_TIM_PeriodElapsedCallback+0x1128>)
 80031d2:	edc3 7a00 	vstr	s15, [r3]

                            // 4. PID (Bez zbdnego Tolerace/Deadzone)

                            // --- P (Proporcjonalny) ---
                            float P_out = ANG_Kp * angle_error;
 80031d6:	4b97      	ldr	r3, [pc, #604]	@ (8003434 <HAL_TIM_PeriodElapsedCallback+0x112c>)
 80031d8:	ed93 7a00 	vldr	s14, [r3]
 80031dc:	4b94      	ldr	r3, [pc, #592]	@ (8003430 <HAL_TIM_PeriodElapsedCallback+0x1128>)
 80031de:	edd3 7a00 	vldr	s15, [r3]
 80031e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031e6:	edc7 7a07 	vstr	s15, [r7, #28]

                            // --- I (Cakujcy) ---
                            ang_integral += (angle_error * DT);
 80031ea:	4b91      	ldr	r3, [pc, #580]	@ (8003430 <HAL_TIM_PeriodElapsedCallback+0x1128>)
 80031ec:	edd3 7a00 	vldr	s15, [r3]
 80031f0:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8003438 <HAL_TIM_PeriodElapsedCallback+0x1130>
 80031f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031f8:	4b90      	ldr	r3, [pc, #576]	@ (800343c <HAL_TIM_PeriodElapsedCallback+0x1134>)
 80031fa:	edd3 7a00 	vldr	s15, [r3]
 80031fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003202:	4b8e      	ldr	r3, [pc, #568]	@ (800343c <HAL_TIM_PeriodElapsedCallback+0x1134>)
 8003204:	edc3 7a00 	vstr	s15, [r3]

                            // Limit caki (anti-windup)
                            float integral_limit = MAX_CURRENT / 2.0f;
 8003208:	4b8d      	ldr	r3, [pc, #564]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 800320a:	ed93 7a00 	vldr	s14, [r3]
 800320e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003212:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003216:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
                            // Zabezpieczenie przed dzieleniem przez zero, gdyby ustawi Ki=0
                            if (ANG_Ki > 0.0001f) integral_limit = MAX_CURRENT / ANG_Ki;
 800321a:	4b8a      	ldr	r3, [pc, #552]	@ (8003444 <HAL_TIM_PeriodElapsedCallback+0x113c>)
 800321c:	edd3 7a00 	vldr	s15, [r3]
 8003220:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8003448 <HAL_TIM_PeriodElapsedCallback+0x1140>
 8003224:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800322c:	dd09      	ble.n	8003242 <HAL_TIM_PeriodElapsedCallback+0xf3a>
 800322e:	4b84      	ldr	r3, [pc, #528]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 8003230:	edd3 6a00 	vldr	s13, [r3]
 8003234:	4b83      	ldr	r3, [pc, #524]	@ (8003444 <HAL_TIM_PeriodElapsedCallback+0x113c>)
 8003236:	ed93 7a00 	vldr	s14, [r3]
 800323a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800323e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

                            if (ang_integral > integral_limit) ang_integral = integral_limit;
 8003242:	4b7e      	ldr	r3, [pc, #504]	@ (800343c <HAL_TIM_PeriodElapsedCallback+0x1134>)
 8003244:	edd3 7a00 	vldr	s15, [r3]
 8003248:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800324c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003254:	d502      	bpl.n	800325c <HAL_TIM_PeriodElapsedCallback+0xf54>
 8003256:	4a79      	ldr	r2, [pc, #484]	@ (800343c <HAL_TIM_PeriodElapsedCallback+0x1134>)
 8003258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800325a:	6013      	str	r3, [r2, #0]
                            if (ang_integral < -integral_limit) ang_integral = -integral_limit;
 800325c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003260:	eeb1 7a67 	vneg.f32	s14, s15
 8003264:	4b75      	ldr	r3, [pc, #468]	@ (800343c <HAL_TIM_PeriodElapsedCallback+0x1134>)
 8003266:	edd3 7a00 	vldr	s15, [r3]
 800326a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800326e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003272:	dd06      	ble.n	8003282 <HAL_TIM_PeriodElapsedCallback+0xf7a>
 8003274:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003278:	eef1 7a67 	vneg.f32	s15, s15
 800327c:	4b6f      	ldr	r3, [pc, #444]	@ (800343c <HAL_TIM_PeriodElapsedCallback+0x1134>)
 800327e:	edc3 7a00 	vstr	s15, [r3]

                            float I_out = ANG_Ki * ang_integral;
 8003282:	4b70      	ldr	r3, [pc, #448]	@ (8003444 <HAL_TIM_PeriodElapsedCallback+0x113c>)
 8003284:	ed93 7a00 	vldr	s14, [r3]
 8003288:	4b6c      	ldr	r3, [pc, #432]	@ (800343c <HAL_TIM_PeriodElapsedCallback+0x1134>)
 800328a:	edd3 7a00 	vldr	s15, [r3]
 800328e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003292:	edc7 7a06 	vstr	s15, [r7, #24]

                            // --- D (Rniczkujcy z filtrem) ---
                            // Liczymy pochodn zawsze, eby filtr pracowa cigle
                            float raw_derivative = (angle_error - ang_prev_error) / DT;
 8003296:	4b66      	ldr	r3, [pc, #408]	@ (8003430 <HAL_TIM_PeriodElapsedCallback+0x1128>)
 8003298:	ed93 7a00 	vldr	s14, [r3]
 800329c:	4b6b      	ldr	r3, [pc, #428]	@ (800344c <HAL_TIM_PeriodElapsedCallback+0x1144>)
 800329e:	edd3 7a00 	vldr	s15, [r3]
 80032a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80032a6:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8003438 <HAL_TIM_PeriodElapsedCallback+0x1130>
 80032aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032ae:	edc7 7a05 	vstr	s15, [r7, #20]

                            // Filtr dolnoprzepustowy (Twoja staa 0.6f jest ju OK)
                            filtered_derivative = (D_TERM_FILTER_ALPHA * raw_derivative) + ((1.0f - D_TERM_FILTER_ALPHA) * filtered_derivative);
 80032b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80032b6:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8003450 <HAL_TIM_PeriodElapsedCallback+0x1148>
 80032ba:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032be:	4b65      	ldr	r3, [pc, #404]	@ (8003454 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 80032c0:	edd3 7a00 	vldr	s15, [r3]
 80032c4:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8003458 <HAL_TIM_PeriodElapsedCallback+0x1150>
 80032c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80032cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032d0:	4b60      	ldr	r3, [pc, #384]	@ (8003454 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 80032d2:	edc3 7a00 	vstr	s15, [r3]

                            float D_out = ANG_Kd * filtered_derivative;
 80032d6:	4b61      	ldr	r3, [pc, #388]	@ (800345c <HAL_TIM_PeriodElapsedCallback+0x1154>)
 80032d8:	ed93 7a00 	vldr	s14, [r3]
 80032dc:	4b5d      	ldr	r3, [pc, #372]	@ (8003454 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 80032de:	edd3 7a00 	vldr	s15, [r3]
 80032e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032e6:	edc7 7a04 	vstr	s15, [r7, #16]

                            // Zapisz bd do nastpnego kroku
                            ang_prev_error = angle_error;
 80032ea:	4b51      	ldr	r3, [pc, #324]	@ (8003430 <HAL_TIM_PeriodElapsedCallback+0x1128>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a57      	ldr	r2, [pc, #348]	@ (800344c <HAL_TIM_PeriodElapsedCallback+0x1144>)
 80032f0:	6013      	str	r3, [r2, #0]

                            // 5. Wyjcie na silniki
                            float pid_output = P_out + I_out + D_out;
 80032f2:	ed97 7a07 	vldr	s14, [r7, #28]
 80032f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80032fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032fe:	ed97 7a04 	vldr	s14, [r7, #16]
 8003302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003306:	edc7 7a03 	vstr	s15, [r7, #12]

                            motor1Current = pid_output;
 800330a:	4a55      	ldr	r2, [pc, #340]	@ (8003460 <HAL_TIM_PeriodElapsedCallback+0x1158>)
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6013      	str	r3, [r2, #0]
                            motor2Current = pid_output;
 8003310:	4a54      	ldr	r2, [pc, #336]	@ (8003464 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6013      	str	r3, [r2, #0]

                            // Limit prdu
                            if(motor1Current > MAX_CURRENT) motor1Current = MAX_CURRENT;
 8003316:	4b52      	ldr	r3, [pc, #328]	@ (8003460 <HAL_TIM_PeriodElapsedCallback+0x1158>)
 8003318:	ed93 7a00 	vldr	s14, [r3]
 800331c:	4b48      	ldr	r3, [pc, #288]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 800331e:	edd3 7a00 	vldr	s15, [r3]
 8003322:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332a:	dd03      	ble.n	8003334 <HAL_TIM_PeriodElapsedCallback+0x102c>
 800332c:	4b44      	ldr	r3, [pc, #272]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4a4b      	ldr	r2, [pc, #300]	@ (8003460 <HAL_TIM_PeriodElapsedCallback+0x1158>)
 8003332:	6013      	str	r3, [r2, #0]
                            if(motor1Current < -MAX_CURRENT) motor1Current = -MAX_CURRENT;
 8003334:	4b42      	ldr	r3, [pc, #264]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 8003336:	edd3 7a00 	vldr	s15, [r3]
 800333a:	eeb1 7a67 	vneg.f32	s14, s15
 800333e:	4b48      	ldr	r3, [pc, #288]	@ (8003460 <HAL_TIM_PeriodElapsedCallback+0x1158>)
 8003340:	edd3 7a00 	vldr	s15, [r3]
 8003344:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334c:	dd07      	ble.n	800335e <HAL_TIM_PeriodElapsedCallback+0x1056>
 800334e:	4b3c      	ldr	r3, [pc, #240]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 8003350:	edd3 7a00 	vldr	s15, [r3]
 8003354:	eef1 7a67 	vneg.f32	s15, s15
 8003358:	4b41      	ldr	r3, [pc, #260]	@ (8003460 <HAL_TIM_PeriodElapsedCallback+0x1158>)
 800335a:	edc3 7a00 	vstr	s15, [r3]
                            if(motor2Current > MAX_CURRENT) motor2Current = MAX_CURRENT;
 800335e:	4b41      	ldr	r3, [pc, #260]	@ (8003464 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8003360:	ed93 7a00 	vldr	s14, [r3]
 8003364:	4b36      	ldr	r3, [pc, #216]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 8003366:	edd3 7a00 	vldr	s15, [r3]
 800336a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800336e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003372:	dd03      	ble.n	800337c <HAL_TIM_PeriodElapsedCallback+0x1074>
 8003374:	4b32      	ldr	r3, [pc, #200]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a3a      	ldr	r2, [pc, #232]	@ (8003464 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 800337a:	6013      	str	r3, [r2, #0]
                            if(motor2Current < -MAX_CURRENT) motor2Current = -MAX_CURRENT;
 800337c:	4b30      	ldr	r3, [pc, #192]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 800337e:	edd3 7a00 	vldr	s15, [r3]
 8003382:	eeb1 7a67 	vneg.f32	s14, s15
 8003386:	4b37      	ldr	r3, [pc, #220]	@ (8003464 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 8003388:	edd3 7a00 	vldr	s15, [r3]
 800338c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003394:	dd07      	ble.n	80033a6 <HAL_TIM_PeriodElapsedCallback+0x109e>
 8003396:	4b2a      	ldr	r3, [pc, #168]	@ (8003440 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 8003398:	edd3 7a00 	vldr	s15, [r3]
 800339c:	eef1 7a67 	vneg.f32	s15, s15
 80033a0:	4b30      	ldr	r3, [pc, #192]	@ (8003464 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 80033a2:	edc3 7a00 	vstr	s15, [r3]
                        }
        }

        if (controlMode == 1) {
 80033a6:	4b14      	ldr	r3, [pc, #80]	@ (80033f8 <HAL_TIM_PeriodElapsedCallback+0x10f0>)
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d166      	bne.n	800347c <HAL_TIM_PeriodElapsedCallback+0x1174>
            motor1CurrentValue = (int32_t)(motor1Current * 100000.0);
 80033ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003460 <HAL_TIM_PeriodElapsedCallback+0x1158>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7fd f8e8 	bl	8000588 <__aeabi_f2d>
 80033b8:	a30d      	add	r3, pc, #52	@ (adr r3, 80033f0 <HAL_TIM_PeriodElapsedCallback+0x10e8>)
 80033ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033be:	f7fd f93b 	bl	8000638 <__aeabi_dmul>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4610      	mov	r0, r2
 80033c8:	4619      	mov	r1, r3
 80033ca:	f7fd fbe5 	bl	8000b98 <__aeabi_d2iz>
 80033ce:	4603      	mov	r3, r0
 80033d0:	4a25      	ldr	r2, [pc, #148]	@ (8003468 <HAL_TIM_PeriodElapsedCallback+0x1160>)
 80033d2:	6013      	str	r3, [r2, #0]
            motor2CurrentValue = (int32_t)(motor2Current * 100000.0);
 80033d4:	4b23      	ldr	r3, [pc, #140]	@ (8003464 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	4618      	mov	r0, r3
 80033da:	f7fd f8d5 	bl	8000588 <__aeabi_f2d>
 80033de:	a304      	add	r3, pc, #16	@ (adr r3, 80033f0 <HAL_TIM_PeriodElapsedCallback+0x10e8>)
 80033e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033e4:	f7fd f928 	bl	8000638 <__aeabi_dmul>
 80033e8:	4602      	mov	r2, r0
 80033ea:	460b      	mov	r3, r1
 80033ec:	e03e      	b.n	800346c <HAL_TIM_PeriodElapsedCallback+0x1164>
 80033ee:	bf00      	nop
 80033f0:	00000000 	.word	0x00000000
 80033f4:	40f86a00 	.word	0x40f86a00
 80033f8:	2000001c 	.word	0x2000001c
 80033fc:	2000003c 	.word	0x2000003c
 8003400:	200004ea 	.word	0x200004ea
 8003404:	200005d8 	.word	0x200005d8
 8003408:	44000000 	.word	0x44000000
 800340c:	420c0000 	.word	0x420c0000
 8003410:	200005d0 	.word	0x200005d0
 8003414:	200005e0 	.word	0x200005e0
 8003418:	200005bc 	.word	0x200005bc
 800341c:	20000530 	.word	0x20000530
 8003420:	3f09fbe7 	.word	0x3f09fbe7
 8003424:	3ef22d0e 	.word	0x3ef22d0e
 8003428:	200005c0 	.word	0x200005c0
 800342c:	20000498 	.word	0x20000498
 8003430:	200005d4 	.word	0x200005d4
 8003434:	20000030 	.word	0x20000030
 8003438:	3ca3d70a 	.word	0x3ca3d70a
 800343c:	200005c8 	.word	0x200005c8
 8003440:	20000014 	.word	0x20000014
 8003444:	200005c4 	.word	0x200005c4
 8003448:	38d1b717 	.word	0x38d1b717
 800344c:	200005cc 	.word	0x200005cc
 8003450:	3f19999a 	.word	0x3f19999a
 8003454:	200005dc 	.word	0x200005dc
 8003458:	3ecccccc 	.word	0x3ecccccc
 800345c:	20000034 	.word	0x20000034
 8003460:	200004c0 	.word	0x200004c0
 8003464:	200004d4 	.word	0x200004d4
 8003468:	200004c4 	.word	0x200004c4
 800346c:	4610      	mov	r0, r2
 800346e:	4619      	mov	r1, r3
 8003470:	f7fd fb92 	bl	8000b98 <__aeabi_d2iz>
 8003474:	4603      	mov	r3, r0
 8003476:	4a52      	ldr	r2, [pc, #328]	@ (80035c0 <HAL_TIM_PeriodElapsedCallback+0x12b8>)
 8003478:	6013      	str	r3, [r2, #0]
 800347a:	e025      	b.n	80034c8 <HAL_TIM_PeriodElapsedCallback+0x11c0>
        } else {
            motor1CurrentValue = (int32_t)(motor1Current * 1000.0);
 800347c:	4b51      	ldr	r3, [pc, #324]	@ (80035c4 <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4618      	mov	r0, r3
 8003482:	f7fd f881 	bl	8000588 <__aeabi_f2d>
 8003486:	f04f 0200 	mov.w	r2, #0
 800348a:	4b4f      	ldr	r3, [pc, #316]	@ (80035c8 <HAL_TIM_PeriodElapsedCallback+0x12c0>)
 800348c:	f7fd f8d4 	bl	8000638 <__aeabi_dmul>
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4610      	mov	r0, r2
 8003496:	4619      	mov	r1, r3
 8003498:	f7fd fb7e 	bl	8000b98 <__aeabi_d2iz>
 800349c:	4603      	mov	r3, r0
 800349e:	4a4b      	ldr	r2, [pc, #300]	@ (80035cc <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 80034a0:	6013      	str	r3, [r2, #0]
            motor2CurrentValue = (int32_t)(motor2Current * 1000.0);
 80034a2:	4b4b      	ldr	r3, [pc, #300]	@ (80035d0 <HAL_TIM_PeriodElapsedCallback+0x12c8>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7fd f86e 	bl	8000588 <__aeabi_f2d>
 80034ac:	f04f 0200 	mov.w	r2, #0
 80034b0:	4b45      	ldr	r3, [pc, #276]	@ (80035c8 <HAL_TIM_PeriodElapsedCallback+0x12c0>)
 80034b2:	f7fd f8c1 	bl	8000638 <__aeabi_dmul>
 80034b6:	4602      	mov	r2, r0
 80034b8:	460b      	mov	r3, r1
 80034ba:	4610      	mov	r0, r2
 80034bc:	4619      	mov	r1, r3
 80034be:	f7fd fb6b 	bl	8000b98 <__aeabi_d2iz>
 80034c2:	4603      	mov	r3, r0
 80034c4:	4a3e      	ldr	r2, [pc, #248]	@ (80035c0 <HAL_TIM_PeriodElapsedCallback+0x12b8>)
 80034c6:	6013      	str	r3, [r2, #0]
        }

        Tx1Header.ExtId = VESC1_ID | COMMAND_ID;
 80034c8:	4b42      	ldr	r3, [pc, #264]	@ (80035d4 <HAL_TIM_PeriodElapsedCallback+0x12cc>)
 80034ca:	881b      	ldrh	r3, [r3, #0]
 80034cc:	461a      	mov	r2, r3
 80034ce:	4b42      	ldr	r3, [pc, #264]	@ (80035d8 <HAL_TIM_PeriodElapsedCallback+0x12d0>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	4a41      	ldr	r2, [pc, #260]	@ (80035dc <HAL_TIM_PeriodElapsedCallback+0x12d4>)
 80034d6:	6053      	str	r3, [r2, #4]
        Tx2Header.ExtId = VESC2_ID | COMMAND_ID;
 80034d8:	4b41      	ldr	r3, [pc, #260]	@ (80035e0 <HAL_TIM_PeriodElapsedCallback+0x12d8>)
 80034da:	881b      	ldrh	r3, [r3, #0]
 80034dc:	461a      	mov	r2, r3
 80034de:	4b3e      	ldr	r3, [pc, #248]	@ (80035d8 <HAL_TIM_PeriodElapsedCallback+0x12d0>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	4a3f      	ldr	r2, [pc, #252]	@ (80035e4 <HAL_TIM_PeriodElapsedCallback+0x12dc>)
 80034e6:	6053      	str	r3, [r2, #4]

        tx1Data[0] = (motor1CurrentValue >> 24) & 0xFF;
 80034e8:	4b38      	ldr	r3, [pc, #224]	@ (80035cc <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	0e1b      	lsrs	r3, r3, #24
 80034ee:	b2da      	uxtb	r2, r3
 80034f0:	4b3d      	ldr	r3, [pc, #244]	@ (80035e8 <HAL_TIM_PeriodElapsedCallback+0x12e0>)
 80034f2:	701a      	strb	r2, [r3, #0]
        tx1Data[1] = (motor1CurrentValue >> 16) & 0xFF;
 80034f4:	4b35      	ldr	r3, [pc, #212]	@ (80035cc <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	141b      	asrs	r3, r3, #16
 80034fa:	b2da      	uxtb	r2, r3
 80034fc:	4b3a      	ldr	r3, [pc, #232]	@ (80035e8 <HAL_TIM_PeriodElapsedCallback+0x12e0>)
 80034fe:	705a      	strb	r2, [r3, #1]
        tx1Data[2] = (motor1CurrentValue >> 8) & 0xFF;
 8003500:	4b32      	ldr	r3, [pc, #200]	@ (80035cc <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	121b      	asrs	r3, r3, #8
 8003506:	b2da      	uxtb	r2, r3
 8003508:	4b37      	ldr	r3, [pc, #220]	@ (80035e8 <HAL_TIM_PeriodElapsedCallback+0x12e0>)
 800350a:	709a      	strb	r2, [r3, #2]
        tx1Data[3] = motor1CurrentValue & 0xFF;
 800350c:	4b2f      	ldr	r3, [pc, #188]	@ (80035cc <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	b2da      	uxtb	r2, r3
 8003512:	4b35      	ldr	r3, [pc, #212]	@ (80035e8 <HAL_TIM_PeriodElapsedCallback+0x12e0>)
 8003514:	70da      	strb	r2, [r3, #3]

        tx2Data[0] = (motor2CurrentValue >> 24) & 0xFF;
 8003516:	4b2a      	ldr	r3, [pc, #168]	@ (80035c0 <HAL_TIM_PeriodElapsedCallback+0x12b8>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	0e1b      	lsrs	r3, r3, #24
 800351c:	b2da      	uxtb	r2, r3
 800351e:	4b33      	ldr	r3, [pc, #204]	@ (80035ec <HAL_TIM_PeriodElapsedCallback+0x12e4>)
 8003520:	701a      	strb	r2, [r3, #0]
        tx2Data[1] = (motor2CurrentValue >> 16) & 0xFF;
 8003522:	4b27      	ldr	r3, [pc, #156]	@ (80035c0 <HAL_TIM_PeriodElapsedCallback+0x12b8>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	141b      	asrs	r3, r3, #16
 8003528:	b2da      	uxtb	r2, r3
 800352a:	4b30      	ldr	r3, [pc, #192]	@ (80035ec <HAL_TIM_PeriodElapsedCallback+0x12e4>)
 800352c:	705a      	strb	r2, [r3, #1]
        tx2Data[2] = (motor2CurrentValue >> 8) & 0xFF;
 800352e:	4b24      	ldr	r3, [pc, #144]	@ (80035c0 <HAL_TIM_PeriodElapsedCallback+0x12b8>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	121b      	asrs	r3, r3, #8
 8003534:	b2da      	uxtb	r2, r3
 8003536:	4b2d      	ldr	r3, [pc, #180]	@ (80035ec <HAL_TIM_PeriodElapsedCallback+0x12e4>)
 8003538:	709a      	strb	r2, [r3, #2]
        tx2Data[3] = motor2CurrentValue & 0xFF;
 800353a:	4b21      	ldr	r3, [pc, #132]	@ (80035c0 <HAL_TIM_PeriodElapsedCallback+0x12b8>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	b2da      	uxtb	r2, r3
 8003540:	4b2a      	ldr	r3, [pc, #168]	@ (80035ec <HAL_TIM_PeriodElapsedCallback+0x12e4>)
 8003542:	70da      	strb	r2, [r3, #3]

        HAL_CAN_AddTxMessage(&hcan1, &Tx1Header, tx1Data, &Tx1Mailbox);
 8003544:	4b2a      	ldr	r3, [pc, #168]	@ (80035f0 <HAL_TIM_PeriodElapsedCallback+0x12e8>)
 8003546:	4a28      	ldr	r2, [pc, #160]	@ (80035e8 <HAL_TIM_PeriodElapsedCallback+0x12e0>)
 8003548:	4924      	ldr	r1, [pc, #144]	@ (80035dc <HAL_TIM_PeriodElapsedCallback+0x12d4>)
 800354a:	482a      	ldr	r0, [pc, #168]	@ (80035f4 <HAL_TIM_PeriodElapsedCallback+0x12ec>)
 800354c:	f002 fb8a 	bl	8005c64 <HAL_CAN_AddTxMessage>
        HAL_CAN_AddTxMessage(&hcan1, &Tx2Header, tx2Data, &Tx2Mailbox);
 8003550:	4b29      	ldr	r3, [pc, #164]	@ (80035f8 <HAL_TIM_PeriodElapsedCallback+0x12f0>)
 8003552:	4a26      	ldr	r2, [pc, #152]	@ (80035ec <HAL_TIM_PeriodElapsedCallback+0x12e4>)
 8003554:	4923      	ldr	r1, [pc, #140]	@ (80035e4 <HAL_TIM_PeriodElapsedCallback+0x12dc>)
 8003556:	4827      	ldr	r0, [pc, #156]	@ (80035f4 <HAL_TIM_PeriodElapsedCallback+0x12ec>)
 8003558:	f002 fb84 	bl	8005c64 <HAL_CAN_AddTxMessage>
    }

    if (htim == &htim1) {
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a27      	ldr	r2, [pc, #156]	@ (80035fc <HAL_TIM_PeriodElapsedCallback+0x12f4>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d11e      	bne.n	80035a2 <HAL_TIM_PeriodElapsedCallback+0x129a>
        MPU6050_Read_Accel(&Ax, &Ay, &Az);
 8003564:	4a26      	ldr	r2, [pc, #152]	@ (8003600 <HAL_TIM_PeriodElapsedCallback+0x12f8>)
 8003566:	4927      	ldr	r1, [pc, #156]	@ (8003604 <HAL_TIM_PeriodElapsedCallback+0x12fc>)
 8003568:	4827      	ldr	r0, [pc, #156]	@ (8003608 <HAL_TIM_PeriodElapsedCallback+0x1300>)
 800356a:	f000 fad1 	bl	8003b10 <MPU6050_Read_Accel>
        MPU6050_ReadKalmanAngles(&angleX, &angleY);
 800356e:	4927      	ldr	r1, [pc, #156]	@ (800360c <HAL_TIM_PeriodElapsedCallback+0x1304>)
 8003570:	4827      	ldr	r0, [pc, #156]	@ (8003610 <HAL_TIM_PeriodElapsedCallback+0x1308>)
 8003572:	f000 fbc9 	bl	8003d08 <MPU6050_ReadKalmanAngles>
        absoluteAxisValue = abs(axisXValue);
 8003576:	4b27      	ldr	r3, [pc, #156]	@ (8003614 <HAL_TIM_PeriodElapsedCallback+0x130c>)
 8003578:	f9b3 3000 	ldrsh.w	r3, [r3]
 800357c:	2b00      	cmp	r3, #0
 800357e:	bfb8      	it	lt
 8003580:	425b      	neglt	r3, r3
 8003582:	b29b      	uxth	r3, r3
 8003584:	b21a      	sxth	r2, r3
 8003586:	4b24      	ldr	r3, [pc, #144]	@ (8003618 <HAL_TIM_PeriodElapsedCallback+0x1310>)
 8003588:	801a      	strh	r2, [r3, #0]
        getVelocity();
 800358a:	f7fe fd85 	bl	8002098 <getVelocity>

        lcdUpdateNeeded = 1;
 800358e:	4b23      	ldr	r3, [pc, #140]	@ (800361c <HAL_TIM_PeriodElapsedCallback+0x1314>)
 8003590:	2201      	movs	r2, #1
 8003592:	701a      	strb	r2, [r3, #0]
        frameNumber++;
 8003594:	4b22      	ldr	r3, [pc, #136]	@ (8003620 <HAL_TIM_PeriodElapsedCallback+0x1318>)
 8003596:	881b      	ldrh	r3, [r3, #0]
 8003598:	b29b      	uxth	r3, r3
 800359a:	3301      	adds	r3, #1
 800359c:	b29a      	uxth	r2, r3
 800359e:	4b20      	ldr	r3, [pc, #128]	@ (8003620 <HAL_TIM_PeriodElapsedCallback+0x1318>)
 80035a0:	801a      	strh	r2, [r3, #0]
    }

    if (htim == &htim5){
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003624 <HAL_TIM_PeriodElapsedCallback+0x131c>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d106      	bne.n	80035b8 <HAL_TIM_PeriodElapsedCallback+0x12b0>
        if (isLoggingActive) {
 80035aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003628 <HAL_TIM_PeriodElapsedCallback+0x1320>)
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <HAL_TIM_PeriodElapsedCallback+0x12b0>
            LogData();
 80035b4:	f7fe fcaa 	bl	8001f0c <LogData>
        }
    }
}
 80035b8:	bf00      	nop
 80035ba:	3738      	adds	r7, #56	@ 0x38
 80035bc:	46bd      	mov	sp, r7
 80035be:	bdb0      	pop	{r4, r5, r7, pc}
 80035c0:	200004d8 	.word	0x200004d8
 80035c4:	200004c0 	.word	0x200004c0
 80035c8:	408f4000 	.word	0x408f4000
 80035cc:	200004c4 	.word	0x200004c4
 80035d0:	200004d4 	.word	0x200004d4
 80035d4:	20000038 	.word	0x20000038
 80035d8:	2000003c 	.word	0x2000003c
 80035dc:	20000434 	.word	0x20000434
 80035e0:	2000003a 	.word	0x2000003a
 80035e4:	2000044c 	.word	0x2000044c
 80035e8:	20000464 	.word	0x20000464
 80035ec:	20000468 	.word	0x20000468
 80035f0:	2000046c 	.word	0x2000046c
 80035f4:	2000037c 	.word	0x2000037c
 80035f8:	20000470 	.word	0x20000470
 80035fc:	200006a4 	.word	0x200006a4
 8003600:	200004a8 	.word	0x200004a8
 8003604:	200004a4 	.word	0x200004a4
 8003608:	200004a0 	.word	0x200004a0
 800360c:	2000049c 	.word	0x2000049c
 8003610:	20000498 	.word	0x20000498
 8003614:	200004ea 	.word	0x200004ea
 8003618:	200004e8 	.word	0x200004e8
 800361c:	20000404 	.word	0x20000404
 8003620:	20000614 	.word	0x20000614
 8003624:	20000788 	.word	0x20000788
 8003628:	20000406 	.word	0x20000406

0800362c <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	460b      	mov	r3, r1
 8003636:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART2) {
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a7d      	ldr	r2, [pc, #500]	@ (8003834 <HAL_UARTEx_RxEventCallback+0x208>)
 800363e:	4293      	cmp	r3, r2
 8003640:	f040 80f3 	bne.w	800382a <HAL_UARTEx_RxEventCallback+0x1fe>
		indx = Size;
 8003644:	4a7c      	ldr	r2, [pc, #496]	@ (8003838 <HAL_UARTEx_RxEventCallback+0x20c>)
 8003646:	887b      	ldrh	r3, [r7, #2]
 8003648:	8013      	strh	r3, [r2, #0]

		if(uartData[4] == ':'){
 800364a:	4b7c      	ldr	r3, [pc, #496]	@ (800383c <HAL_UARTEx_RxEventCallback+0x210>)
 800364c:	791b      	ldrb	r3, [r3, #4]
 800364e:	2b3a      	cmp	r3, #58	@ 0x3a
 8003650:	f040 80e6 	bne.w	8003820 <HAL_UARTEx_RxEventCallback+0x1f4>
			static char value[5];
			float raw_val_local;
			int32_t current_val_int;

			strncpy(value, uartData, 4);
 8003654:	2204      	movs	r2, #4
 8003656:	4979      	ldr	r1, [pc, #484]	@ (800383c <HAL_UARTEx_RxEventCallback+0x210>)
 8003658:	4879      	ldr	r0, [pc, #484]	@ (8003840 <HAL_UARTEx_RxEventCallback+0x214>)
 800365a:	f009 fada 	bl	800cc12 <strncpy>
			value[4] = '\0';
 800365e:	4b78      	ldr	r3, [pc, #480]	@ (8003840 <HAL_UARTEx_RxEventCallback+0x214>)
 8003660:	2200      	movs	r2, #0
 8003662:	711a      	strb	r2, [r3, #4]
			current_val_int = atoi(value);
 8003664:	4876      	ldr	r0, [pc, #472]	@ (8003840 <HAL_UARTEx_RxEventCallback+0x214>)
 8003666:	f008 fab0 	bl	800bbca <atoi>
 800366a:	60b8      	str	r0, [r7, #8]

			if (current_val_int < -512) raw_val_local = -512.0f;
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	f513 7f00 	cmn.w	r3, #512	@ 0x200
 8003672:	da03      	bge.n	800367c <HAL_UARTEx_RxEventCallback+0x50>
 8003674:	f04f 4344 	mov.w	r3, #3288334336	@ 0xc4000000
 8003678:	60fb      	str	r3, [r7, #12]
 800367a:	e00d      	b.n	8003698 <HAL_UARTEx_RxEventCallback+0x6c>
			else if (current_val_int > 511) raw_val_local = 511.0f;
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003682:	db02      	blt.n	800368a <HAL_UARTEx_RxEventCallback+0x5e>
 8003684:	4b6f      	ldr	r3, [pc, #444]	@ (8003844 <HAL_UARTEx_RxEventCallback+0x218>)
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	e006      	b.n	8003698 <HAL_UARTEx_RxEventCallback+0x6c>
			else raw_val_local = (float)current_val_int;
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	ee07 3a90 	vmov	s15, r3
 8003690:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003694:	edc7 7a03 	vstr	s15, [r7, #12]

			filteredAxis = (SMOOTHING_FACTOR * raw_val_local) + ((1.0f - SMOOTHING_FACTOR) * filteredAxis);
 8003698:	edd7 7a03 	vldr	s15, [r7, #12]
 800369c:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8003848 <HAL_UARTEx_RxEventCallback+0x21c>
 80036a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036a4:	4b69      	ldr	r3, [pc, #420]	@ (800384c <HAL_UARTEx_RxEventCallback+0x220>)
 80036a6:	edd3 7a00 	vldr	s15, [r3]
 80036aa:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8003850 <HAL_UARTEx_RxEventCallback+0x224>
 80036ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80036b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036b6:	4b65      	ldr	r3, [pc, #404]	@ (800384c <HAL_UARTEx_RxEventCallback+0x220>)
 80036b8:	edc3 7a00 	vstr	s15, [r3]
			axisXValue = (int16_t)filteredAxis;
 80036bc:	4b63      	ldr	r3, [pc, #396]	@ (800384c <HAL_UARTEx_RxEventCallback+0x220>)
 80036be:	edd3 7a00 	vldr	s15, [r3]
 80036c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036c6:	ee17 3a90 	vmov	r3, s15
 80036ca:	b21a      	sxth	r2, r3
 80036cc:	4b61      	ldr	r3, [pc, #388]	@ (8003854 <HAL_UARTEx_RxEventCallback+0x228>)
 80036ce:	801a      	strh	r2, [r3, #0]

			strncpy(value, uartData + 5, 4);
 80036d0:	4b61      	ldr	r3, [pc, #388]	@ (8003858 <HAL_UARTEx_RxEventCallback+0x22c>)
 80036d2:	2204      	movs	r2, #4
 80036d4:	4619      	mov	r1, r3
 80036d6:	485a      	ldr	r0, [pc, #360]	@ (8003840 <HAL_UARTEx_RxEventCallback+0x214>)
 80036d8:	f009 fa9b 	bl	800cc12 <strncpy>
			value[4] = '\0';
 80036dc:	4b58      	ldr	r3, [pc, #352]	@ (8003840 <HAL_UARTEx_RxEventCallback+0x214>)
 80036de:	2200      	movs	r2, #0
 80036e0:	711a      	strb	r2, [r3, #4]
			current_val_int = atoi(value);
 80036e2:	4857      	ldr	r0, [pc, #348]	@ (8003840 <HAL_UARTEx_RxEventCallback+0x214>)
 80036e4:	f008 fa71 	bl	800bbca <atoi>
 80036e8:	60b8      	str	r0, [r7, #8]

			if (current_val_int < 0) raw_val_local = 0.0f;
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	da03      	bge.n	80036f8 <HAL_UARTEx_RxEventCallback+0xcc>
 80036f0:	f04f 0300 	mov.w	r3, #0
 80036f4:	60fb      	str	r3, [r7, #12]
 80036f6:	e00d      	b.n	8003714 <HAL_UARTEx_RxEventCallback+0xe8>
			else if (current_val_int > 1023) raw_val_local = 1023.0f;
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036fe:	db02      	blt.n	8003706 <HAL_UARTEx_RxEventCallback+0xda>
 8003700:	4b56      	ldr	r3, [pc, #344]	@ (800385c <HAL_UARTEx_RxEventCallback+0x230>)
 8003702:	60fb      	str	r3, [r7, #12]
 8003704:	e006      	b.n	8003714 <HAL_UARTEx_RxEventCallback+0xe8>
			else raw_val_local = (float)current_val_int;
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	ee07 3a90 	vmov	s15, r3
 800370c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003710:	edc7 7a03 	vstr	s15, [r7, #12]

			filteredThrottle = (SMOOTHING_FACTOR * raw_val_local) + ((1.0f - SMOOTHING_FACTOR) * filteredThrottle);
 8003714:	edd7 7a03 	vldr	s15, [r7, #12]
 8003718:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8003848 <HAL_UARTEx_RxEventCallback+0x21c>
 800371c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003720:	4b4f      	ldr	r3, [pc, #316]	@ (8003860 <HAL_UARTEx_RxEventCallback+0x234>)
 8003722:	edd3 7a00 	vldr	s15, [r3]
 8003726:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8003850 <HAL_UARTEx_RxEventCallback+0x224>
 800372a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800372e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003732:	4b4b      	ldr	r3, [pc, #300]	@ (8003860 <HAL_UARTEx_RxEventCallback+0x234>)
 8003734:	edc3 7a00 	vstr	s15, [r3]
			throttleValue = (uint16_t)filteredThrottle;
 8003738:	4b49      	ldr	r3, [pc, #292]	@ (8003860 <HAL_UARTEx_RxEventCallback+0x234>)
 800373a:	edd3 7a00 	vldr	s15, [r3]
 800373e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003742:	ee17 3a90 	vmov	r3, s15
 8003746:	b29a      	uxth	r2, r3
 8003748:	4b46      	ldr	r3, [pc, #280]	@ (8003864 <HAL_UARTEx_RxEventCallback+0x238>)
 800374a:	801a      	strh	r2, [r3, #0]

			strncpy(value, uartData + 10, 4);
 800374c:	4b46      	ldr	r3, [pc, #280]	@ (8003868 <HAL_UARTEx_RxEventCallback+0x23c>)
 800374e:	2204      	movs	r2, #4
 8003750:	4619      	mov	r1, r3
 8003752:	483b      	ldr	r0, [pc, #236]	@ (8003840 <HAL_UARTEx_RxEventCallback+0x214>)
 8003754:	f009 fa5d 	bl	800cc12 <strncpy>
			value[4] = '\0';
 8003758:	4b39      	ldr	r3, [pc, #228]	@ (8003840 <HAL_UARTEx_RxEventCallback+0x214>)
 800375a:	2200      	movs	r2, #0
 800375c:	711a      	strb	r2, [r3, #4]
			current_val_int = atoi(value);
 800375e:	4838      	ldr	r0, [pc, #224]	@ (8003840 <HAL_UARTEx_RxEventCallback+0x214>)
 8003760:	f008 fa33 	bl	800bbca <atoi>
 8003764:	60b8      	str	r0, [r7, #8]

			if (current_val_int < 0) raw_val_local = 0.0f;
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	2b00      	cmp	r3, #0
 800376a:	da03      	bge.n	8003774 <HAL_UARTEx_RxEventCallback+0x148>
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	60fb      	str	r3, [r7, #12]
 8003772:	e00d      	b.n	8003790 <HAL_UARTEx_RxEventCallback+0x164>
			else if (current_val_int > 1023) raw_val_local = 1023.0f;
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800377a:	db02      	blt.n	8003782 <HAL_UARTEx_RxEventCallback+0x156>
 800377c:	4b37      	ldr	r3, [pc, #220]	@ (800385c <HAL_UARTEx_RxEventCallback+0x230>)
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	e006      	b.n	8003790 <HAL_UARTEx_RxEventCallback+0x164>
			else raw_val_local = (float)current_val_int;
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	ee07 3a90 	vmov	s15, r3
 8003788:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800378c:	edc7 7a03 	vstr	s15, [r7, #12]

			filteredBrake = (SMOOTHING_FACTOR * raw_val_local) + ((1.0f - SMOOTHING_FACTOR) * filteredBrake);
 8003790:	edd7 7a03 	vldr	s15, [r7, #12]
 8003794:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8003848 <HAL_UARTEx_RxEventCallback+0x21c>
 8003798:	ee27 7a87 	vmul.f32	s14, s15, s14
 800379c:	4b33      	ldr	r3, [pc, #204]	@ (800386c <HAL_UARTEx_RxEventCallback+0x240>)
 800379e:	edd3 7a00 	vldr	s15, [r3]
 80037a2:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8003850 <HAL_UARTEx_RxEventCallback+0x224>
 80037a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80037aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037ae:	4b2f      	ldr	r3, [pc, #188]	@ (800386c <HAL_UARTEx_RxEventCallback+0x240>)
 80037b0:	edc3 7a00 	vstr	s15, [r3]
			brakeValue = (uint16_t)filteredBrake;
 80037b4:	4b2d      	ldr	r3, [pc, #180]	@ (800386c <HAL_UARTEx_RxEventCallback+0x240>)
 80037b6:	edd3 7a00 	vldr	s15, [r3]
 80037ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037be:	ee17 3a90 	vmov	r3, s15
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	4b2a      	ldr	r3, [pc, #168]	@ (8003870 <HAL_UARTEx_RxEventCallback+0x244>)
 80037c6:	801a      	strh	r2, [r3, #0]

			if(uartData[15] == '1') btnAValue = 1; else btnAValue = 0;
 80037c8:	4b1c      	ldr	r3, [pc, #112]	@ (800383c <HAL_UARTEx_RxEventCallback+0x210>)
 80037ca:	7bdb      	ldrb	r3, [r3, #15]
 80037cc:	2b31      	cmp	r3, #49	@ 0x31
 80037ce:	d103      	bne.n	80037d8 <HAL_UARTEx_RxEventCallback+0x1ac>
 80037d0:	4b28      	ldr	r3, [pc, #160]	@ (8003874 <HAL_UARTEx_RxEventCallback+0x248>)
 80037d2:	2201      	movs	r2, #1
 80037d4:	701a      	strb	r2, [r3, #0]
 80037d6:	e002      	b.n	80037de <HAL_UARTEx_RxEventCallback+0x1b2>
 80037d8:	4b26      	ldr	r3, [pc, #152]	@ (8003874 <HAL_UARTEx_RxEventCallback+0x248>)
 80037da:	2200      	movs	r2, #0
 80037dc:	701a      	strb	r2, [r3, #0]
			if(uartData[17] == '1') btnBValue = 1; else btnBValue = 0;
 80037de:	4b17      	ldr	r3, [pc, #92]	@ (800383c <HAL_UARTEx_RxEventCallback+0x210>)
 80037e0:	7c5b      	ldrb	r3, [r3, #17]
 80037e2:	2b31      	cmp	r3, #49	@ 0x31
 80037e4:	d103      	bne.n	80037ee <HAL_UARTEx_RxEventCallback+0x1c2>
 80037e6:	4b24      	ldr	r3, [pc, #144]	@ (8003878 <HAL_UARTEx_RxEventCallback+0x24c>)
 80037e8:	2201      	movs	r2, #1
 80037ea:	701a      	strb	r2, [r3, #0]
 80037ec:	e002      	b.n	80037f4 <HAL_UARTEx_RxEventCallback+0x1c8>
 80037ee:	4b22      	ldr	r3, [pc, #136]	@ (8003878 <HAL_UARTEx_RxEventCallback+0x24c>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	701a      	strb	r2, [r3, #0]
			if(uartData[19] == '1') btnXValue = 1; else btnXValue = 0;
 80037f4:	4b11      	ldr	r3, [pc, #68]	@ (800383c <HAL_UARTEx_RxEventCallback+0x210>)
 80037f6:	7cdb      	ldrb	r3, [r3, #19]
 80037f8:	2b31      	cmp	r3, #49	@ 0x31
 80037fa:	d103      	bne.n	8003804 <HAL_UARTEx_RxEventCallback+0x1d8>
 80037fc:	4b1f      	ldr	r3, [pc, #124]	@ (800387c <HAL_UARTEx_RxEventCallback+0x250>)
 80037fe:	2201      	movs	r2, #1
 8003800:	701a      	strb	r2, [r3, #0]
 8003802:	e002      	b.n	800380a <HAL_UARTEx_RxEventCallback+0x1de>
 8003804:	4b1d      	ldr	r3, [pc, #116]	@ (800387c <HAL_UARTEx_RxEventCallback+0x250>)
 8003806:	2200      	movs	r2, #0
 8003808:	701a      	strb	r2, [r3, #0]
			if(uartData[21] == '1') btnYValue = 1; else btnYValue = 0;
 800380a:	4b0c      	ldr	r3, [pc, #48]	@ (800383c <HAL_UARTEx_RxEventCallback+0x210>)
 800380c:	7d5b      	ldrb	r3, [r3, #21]
 800380e:	2b31      	cmp	r3, #49	@ 0x31
 8003810:	d103      	bne.n	800381a <HAL_UARTEx_RxEventCallback+0x1ee>
 8003812:	4b1b      	ldr	r3, [pc, #108]	@ (8003880 <HAL_UARTEx_RxEventCallback+0x254>)
 8003814:	2201      	movs	r2, #1
 8003816:	701a      	strb	r2, [r3, #0]
 8003818:	e002      	b.n	8003820 <HAL_UARTEx_RxEventCallback+0x1f4>
 800381a:	4b19      	ldr	r3, [pc, #100]	@ (8003880 <HAL_UARTEx_RxEventCallback+0x254>)
 800381c:	2200      	movs	r2, #0
 800381e:	701a      	strb	r2, [r3, #0]
		}

		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, &uartData, 32);
 8003820:	2220      	movs	r2, #32
 8003822:	4906      	ldr	r1, [pc, #24]	@ (800383c <HAL_UARTEx_RxEventCallback+0x210>)
 8003824:	4817      	ldr	r0, [pc, #92]	@ (8003884 <HAL_UARTEx_RxEventCallback+0x258>)
 8003826:	f008 f97c 	bl	800bb22 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800382a:	bf00      	nop
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	40004400 	.word	0x40004400
 8003838:	20000604 	.word	0x20000604
 800383c:	200005e4 	.word	0x200005e4
 8003840:	2000061c 	.word	0x2000061c
 8003844:	43ff8000 	.word	0x43ff8000
 8003848:	3f19999a 	.word	0x3f19999a
 800384c:	200003f8 	.word	0x200003f8
 8003850:	3ecccccc 	.word	0x3ecccccc
 8003854:	200004ea 	.word	0x200004ea
 8003858:	200005e9 	.word	0x200005e9
 800385c:	447fc000 	.word	0x447fc000
 8003860:	200003fc 	.word	0x200003fc
 8003864:	200004ec 	.word	0x200004ec
 8003868:	200005ee 	.word	0x200005ee
 800386c:	20000400 	.word	0x20000400
 8003870:	200004ee 	.word	0x200004ee
 8003874:	200004f0 	.word	0x200004f0
 8003878:	200004f1 	.word	0x200004f1
 800387c:	200004f2 	.word	0x200004f2
 8003880:	200004f3 	.word	0x200004f3
 8003884:	2000086c 	.word	0x2000086c

08003888 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800388c:	f001 fb7d 	bl	8004f8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003890:	f000 f87a 	bl	8003988 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003894:	f7fd fd50 	bl	8001338 <MX_GPIO_Init>
  MX_DMA_Init();
 8003898:	f7fd fd14 	bl	80012c4 <MX_DMA_Init>
  MX_CAN1_Init();
 800389c:	f7fd fc90 	bl	80011c0 <MX_CAN1_Init>
  MX_ADC1_Init();
 80038a0:	f7fd fbc0 	bl	8001024 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 80038a4:	f001 fa00 	bl	8004ca8 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80038a8:	f001 f9ce 	bl	8004c48 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 80038ac:	f7fd feac 	bl	8001608 <MX_I2C2_Init>
  MX_TIM1_Init();
 80038b0:	f000 fefe 	bl	80046b0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80038b4:	f000 ff50 	bl	8004758 <MX_TIM3_Init>
  MX_TIM4_Init();
 80038b8:	f000 ffa4 	bl	8004804 <MX_TIM4_Init>
  MX_TIM6_Init();
 80038bc:	f001 f848 	bl	8004950 <MX_TIM6_Init>
  MX_TIM7_Init();
 80038c0:	f001 f87e 	bl	80049c0 <MX_TIM7_Init>
  MX_SPI4_Init();
 80038c4:	f000 fcbe 	bl	8004244 <MX_SPI4_Init>
  MX_TIM5_Init();
 80038c8:	f000 fff2 	bl	80048b0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
	HAL_CAN_Start(&hcan1);
 80038cc:	4824      	ldr	r0, [pc, #144]	@ (8003960 <main+0xd8>)
 80038ce:	f002 f985 	bl	8005bdc <HAL_CAN_Start>
	CANStart();
 80038d2:	f7fe fab7 	bl	8001e44 <CANStart>

	MPU6050_init();
 80038d6:	f000 f8c5 	bl	8003a64 <MPU6050_init>

	LCD_Init();
 80038da:	f7fe f929 	bl	8001b30 <LCD_Init>
	LCD_SetBrightness(100);
 80038de:	2064      	movs	r0, #100	@ 0x64
 80038e0:	f7fe f90a 	bl	8001af8 <LCD_SetBrightness>
    LCD_Fill(0x0000);
 80038e4:	2000      	movs	r0, #0
 80038e6:	f7fe fa3d 	bl	8001d64 <LCD_Fill>
    LCD_Update();
 80038ea:	f7fe f96b 	bl	8001bc4 <LCD_Update>

	HAL_TIM_Base_Start_IT(&htim1);
 80038ee:	481d      	ldr	r0, [pc, #116]	@ (8003964 <main+0xdc>)
 80038f0:	f006 f916 	bl	8009b20 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 80038f4:	481c      	ldr	r0, [pc, #112]	@ (8003968 <main+0xe0>)
 80038f6:	f006 f913 	bl	8009b20 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 80038fa:	481c      	ldr	r0, [pc, #112]	@ (800396c <main+0xe4>)
 80038fc:	f006 f910 	bl	8009b20 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003900:	213c      	movs	r1, #60	@ 0x3c
 8003902:	481b      	ldr	r0, [pc, #108]	@ (8003970 <main+0xe8>)
 8003904:	f006 fa2a 	bl	8009d5c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003908:	213c      	movs	r1, #60	@ 0x3c
 800390a:	481a      	ldr	r0, [pc, #104]	@ (8003974 <main+0xec>)
 800390c:	f006 fa26 	bl	8009d5c <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim5);
 8003910:	4819      	ldr	r0, [pc, #100]	@ (8003978 <main+0xf0>)
 8003912:	f006 f905 	bl	8009b20 <HAL_TIM_Base_Start_IT>

	__HAL_UART_CLEAR_OREFLAG(&huart2);
 8003916:	4b19      	ldr	r3, [pc, #100]	@ (800397c <main+0xf4>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2208      	movs	r2, #8
 800391c:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_NEFLAG(&huart2);
 800391e:	4b17      	ldr	r3, [pc, #92]	@ (800397c <main+0xf4>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2204      	movs	r2, #4
 8003924:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_FEFLAG(&huart2);
 8003926:	4b15      	ldr	r3, [pc, #84]	@ (800397c <main+0xf4>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2202      	movs	r2, #2
 800392c:	621a      	str	r2, [r3, #32]
	__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 800392e:	4b13      	ldr	r3, [pc, #76]	@ (800397c <main+0xf4>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2210      	movs	r2, #16
 8003934:	621a      	str	r2, [r3, #32]

	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t*)uartData, 32);
 8003936:	2220      	movs	r2, #32
 8003938:	4911      	ldr	r1, [pc, #68]	@ (8003980 <main+0xf8>)
 800393a:	4810      	ldr	r0, [pc, #64]	@ (800397c <main+0xf4>)
 800393c:	f008 f8f1 	bl	800bb22 <HAL_UARTEx_ReceiveToIdle_DMA>

	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){
 8003940:	2102      	movs	r1, #2
 8003942:	4807      	ldr	r0, [pc, #28]	@ (8003960 <main+0xd8>)
 8003944:	f002 fb80 	bl	8006048 <HAL_CAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		if (lcdUpdateNeeded) {
 8003948:	4b0e      	ldr	r3, [pc, #56]	@ (8003984 <main+0xfc>)
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d0fa      	beq.n	8003948 <main+0xc0>
			LCD_Update();
 8003952:	f7fe f937 	bl	8001bc4 <LCD_Update>
			lcdUpdateNeeded = 0;
 8003956:	4b0b      	ldr	r3, [pc, #44]	@ (8003984 <main+0xfc>)
 8003958:	2200      	movs	r2, #0
 800395a:	701a      	strb	r2, [r3, #0]
		if (lcdUpdateNeeded) {
 800395c:	e7f4      	b.n	8003948 <main+0xc0>
 800395e:	bf00      	nop
 8003960:	2000037c 	.word	0x2000037c
 8003964:	200006a4 	.word	0x200006a4
 8003968:	20000820 	.word	0x20000820
 800396c:	200007d4 	.word	0x200007d4
 8003970:	200006f0 	.word	0x200006f0
 8003974:	2000073c 	.word	0x2000073c
 8003978:	20000788 	.word	0x20000788
 800397c:	2000086c 	.word	0x2000086c
 8003980:	200005e4 	.word	0x200005e4
 8003984:	20000404 	.word	0x20000404

08003988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b094      	sub	sp, #80	@ 0x50
 800398c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800398e:	f107 0320 	add.w	r3, r7, #32
 8003992:	2230      	movs	r2, #48	@ 0x30
 8003994:	2100      	movs	r1, #0
 8003996:	4618      	mov	r0, r3
 8003998:	f009 f933 	bl	800cc02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800399c:	f107 030c 	add.w	r3, r7, #12
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	605a      	str	r2, [r3, #4]
 80039a6:	609a      	str	r2, [r3, #8]
 80039a8:	60da      	str	r2, [r3, #12]
 80039aa:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80039ac:	f004 fada 	bl	8007f64 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80039b0:	4b27      	ldr	r3, [pc, #156]	@ (8003a50 <SystemClock_Config+0xc8>)
 80039b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b4:	4a26      	ldr	r2, [pc, #152]	@ (8003a50 <SystemClock_Config+0xc8>)
 80039b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80039bc:	4b24      	ldr	r3, [pc, #144]	@ (8003a50 <SystemClock_Config+0xc8>)
 80039be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039c4:	60bb      	str	r3, [r7, #8]
 80039c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80039c8:	4b22      	ldr	r3, [pc, #136]	@ (8003a54 <SystemClock_Config+0xcc>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80039d0:	4a20      	ldr	r2, [pc, #128]	@ (8003a54 <SystemClock_Config+0xcc>)
 80039d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039d6:	6013      	str	r3, [r2, #0]
 80039d8:	4b1e      	ldr	r3, [pc, #120]	@ (8003a54 <SystemClock_Config+0xcc>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80039e0:	607b      	str	r3, [r7, #4]
 80039e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80039e4:	2301      	movs	r3, #1
 80039e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80039ec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039ee:	2302      	movs	r3, #2
 80039f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80039f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80039f8:	2304      	movs	r3, #4
 80039fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80039fc:	2348      	movs	r3, #72	@ 0x48
 80039fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003a00:	2302      	movs	r3, #2
 8003a02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8003a04:	2303      	movs	r3, #3
 8003a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a08:	f107 0320 	add.w	r3, r7, #32
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f004 fab9 	bl	8007f84 <HAL_RCC_OscConfig>
 8003a12:	4603      	mov	r3, r0
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003a18:	f000 f81e 	bl	8003a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a1c:	230f      	movs	r3, #15
 8003a1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a20:	2302      	movs	r3, #2
 8003a22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003a28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003a32:	f107 030c 	add.w	r3, r7, #12
 8003a36:	2102      	movs	r1, #2
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f004 fd47 	bl	80084cc <HAL_RCC_ClockConfig>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003a44:	f000 f808 	bl	8003a58 <Error_Handler>
  }
}
 8003a48:	bf00      	nop
 8003a4a:	3750      	adds	r7, #80	@ 0x50
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40023800 	.word	0x40023800
 8003a54:	40007000 	.word	0x40007000

08003a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a5c:	b672      	cpsid	i
}
 8003a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003a60:	bf00      	nop
 8003a62:	e7fd      	b.n	8003a60 <Error_Handler+0x8>

08003a64 <MPU6050_init>:

float KalmanAngleX, KalmanAngleY;

extern I2C_HandleTypeDef hi2c2;  // change your handler here accordingly
void MPU6050_init(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af04      	add	r7, sp, #16
	uint8_t check,data;
	HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1 , 1000);
 8003a6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a6e:	9302      	str	r3, [sp, #8]
 8003a70:	2301      	movs	r3, #1
 8003a72:	9301      	str	r3, [sp, #4]
 8003a74:	1dfb      	adds	r3, r7, #7
 8003a76:	9300      	str	r3, [sp, #0]
 8003a78:	2301      	movs	r3, #1
 8003a7a:	2275      	movs	r2, #117	@ 0x75
 8003a7c:	21d0      	movs	r1, #208	@ 0xd0
 8003a7e:	4823      	ldr	r0, [pc, #140]	@ (8003b0c <MPU6050_init+0xa8>)
 8003a80:	f003 fdfc 	bl	800767c <HAL_I2C_Mem_Read>
	if (check == 104)
 8003a84:	79fb      	ldrb	r3, [r7, #7]
 8003a86:	2b68      	cmp	r3, #104	@ 0x68
 8003a88:	d13b      	bne.n	8003b02 <MPU6050_init+0x9e>
	{
		//Power management register write all 0's to wake up sensor
		data = 0;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2,MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 8003a8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a92:	9302      	str	r3, [sp, #8]
 8003a94:	2301      	movs	r3, #1
 8003a96:	9301      	str	r3, [sp, #4]
 8003a98:	1dbb      	adds	r3, r7, #6
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	226b      	movs	r2, #107	@ 0x6b
 8003aa0:	21d0      	movs	r1, #208	@ 0xd0
 8003aa2:	481a      	ldr	r0, [pc, #104]	@ (8003b0c <MPU6050_init+0xa8>)
 8003aa4:	f003 fcd6 	bl	8007454 <HAL_I2C_Mem_Write>
		//Set data rate of 1KHz by writing SMPRT_DIV register
		data = 0x07;
 8003aa8:	2307      	movs	r3, #7
 8003aaa:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 8003aac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ab0:	9302      	str	r3, [sp, #8]
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	9301      	str	r3, [sp, #4]
 8003ab6:	1dbb      	adds	r3, r7, #6
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	2301      	movs	r3, #1
 8003abc:	2219      	movs	r2, #25
 8003abe:	21d0      	movs	r1, #208	@ 0xd0
 8003ac0:	4812      	ldr	r0, [pc, #72]	@ (8003b0c <MPU6050_init+0xa8>)
 8003ac2:	f003 fcc7 	bl	8007454 <HAL_I2C_Mem_Write>
		//Writing both register with 0 to set full scale range
		data = 0x00;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 8003aca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ace:	9302      	str	r3, [sp, #8]
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	9301      	str	r3, [sp, #4]
 8003ad4:	1dbb      	adds	r3, r7, #6
 8003ad6:	9300      	str	r3, [sp, #0]
 8003ad8:	2301      	movs	r3, #1
 8003ada:	221c      	movs	r2, #28
 8003adc:	21d0      	movs	r1, #208	@ 0xd0
 8003ade:	480b      	ldr	r0, [pc, #44]	@ (8003b0c <MPU6050_init+0xa8>)
 8003ae0:	f003 fcb8 	bl	8007454 <HAL_I2C_Mem_Write>

		data = 0x00;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 8003ae8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003aec:	9302      	str	r3, [sp, #8]
 8003aee:	2301      	movs	r3, #1
 8003af0:	9301      	str	r3, [sp, #4]
 8003af2:	1dbb      	adds	r3, r7, #6
 8003af4:	9300      	str	r3, [sp, #0]
 8003af6:	2301      	movs	r3, #1
 8003af8:	221b      	movs	r2, #27
 8003afa:	21d0      	movs	r1, #208	@ 0xd0
 8003afc:	4803      	ldr	r0, [pc, #12]	@ (8003b0c <MPU6050_init+0xa8>)
 8003afe:	f003 fca9 	bl	8007454 <HAL_I2C_Mem_Write>
	}

}
 8003b02:	bf00      	nop
 8003b04:	3708      	adds	r7, #8
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	200003a4 	.word	0x200003a4

08003b10 <MPU6050_Read_Accel>:

//Function with multiple return using pointer

void MPU6050_Read_Accel (float *Ax, float *Ay, float *Az)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08a      	sub	sp, #40	@ 0x28
 8003b14:	af04      	add	r7, sp, #16
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8003b1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b20:	9302      	str	r3, [sp, #8]
 8003b22:	2306      	movs	r3, #6
 8003b24:	9301      	str	r3, [sp, #4]
 8003b26:	f107 0310 	add.w	r3, r7, #16
 8003b2a:	9300      	str	r3, [sp, #0]
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	223b      	movs	r2, #59	@ 0x3b
 8003b30:	21d0      	movs	r1, #208	@ 0xd0
 8003b32:	4831      	ldr	r0, [pc, #196]	@ (8003bf8 <MPU6050_Read_Accel+0xe8>)
 8003b34:	f003 fda2 	bl	800767c <HAL_I2C_Mem_Read>
	//Adding 2 BYTES into 16 bit integer 
	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8003b38:	7c3b      	ldrb	r3, [r7, #16]
 8003b3a:	021b      	lsls	r3, r3, #8
 8003b3c:	b21a      	sxth	r2, r3
 8003b3e:	7c7b      	ldrb	r3, [r7, #17]
 8003b40:	b21b      	sxth	r3, r3
 8003b42:	4313      	orrs	r3, r2
 8003b44:	b21a      	sxth	r2, r3
 8003b46:	4b2d      	ldr	r3, [pc, #180]	@ (8003bfc <MPU6050_Read_Accel+0xec>)
 8003b48:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8003b4a:	7cbb      	ldrb	r3, [r7, #18]
 8003b4c:	021b      	lsls	r3, r3, #8
 8003b4e:	b21a      	sxth	r2, r3
 8003b50:	7cfb      	ldrb	r3, [r7, #19]
 8003b52:	b21b      	sxth	r3, r3
 8003b54:	4313      	orrs	r3, r2
 8003b56:	b21a      	sxth	r2, r3
 8003b58:	4b29      	ldr	r3, [pc, #164]	@ (8003c00 <MPU6050_Read_Accel+0xf0>)
 8003b5a:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8003b5c:	7d3b      	ldrb	r3, [r7, #20]
 8003b5e:	021b      	lsls	r3, r3, #8
 8003b60:	b21a      	sxth	r2, r3
 8003b62:	7d7b      	ldrb	r3, [r7, #21]
 8003b64:	b21b      	sxth	r3, r3
 8003b66:	4313      	orrs	r3, r2
 8003b68:	b21a      	sxth	r2, r3
 8003b6a:	4b26      	ldr	r3, [pc, #152]	@ (8003c04 <MPU6050_Read_Accel+0xf4>)
 8003b6c:	801a      	strh	r2, [r3, #0]

	*Ax = Accel_X_RAW/16384.0;
 8003b6e:	4b23      	ldr	r3, [pc, #140]	@ (8003bfc <MPU6050_Read_Accel+0xec>)
 8003b70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b74:	4618      	mov	r0, r3
 8003b76:	f7fc fcf5 	bl	8000564 <__aeabi_i2d>
 8003b7a:	f04f 0200 	mov.w	r2, #0
 8003b7e:	4b22      	ldr	r3, [pc, #136]	@ (8003c08 <MPU6050_Read_Accel+0xf8>)
 8003b80:	f7fc fe84 	bl	800088c <__aeabi_ddiv>
 8003b84:	4602      	mov	r2, r0
 8003b86:	460b      	mov	r3, r1
 8003b88:	4610      	mov	r0, r2
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	f7fd f84c 	bl	8000c28 <__aeabi_d2f>
 8003b90:	4602      	mov	r2, r0
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	601a      	str	r2, [r3, #0]
	*Ay = Accel_Y_RAW/16384.0;
 8003b96:	4b1a      	ldr	r3, [pc, #104]	@ (8003c00 <MPU6050_Read_Accel+0xf0>)
 8003b98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f7fc fce1 	bl	8000564 <__aeabi_i2d>
 8003ba2:	f04f 0200 	mov.w	r2, #0
 8003ba6:	4b18      	ldr	r3, [pc, #96]	@ (8003c08 <MPU6050_Read_Accel+0xf8>)
 8003ba8:	f7fc fe70 	bl	800088c <__aeabi_ddiv>
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4610      	mov	r0, r2
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	f7fd f838 	bl	8000c28 <__aeabi_d2f>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	601a      	str	r2, [r3, #0]
	*Az = Accel_Z_RAW/14418.0;
 8003bbe:	4b11      	ldr	r3, [pc, #68]	@ (8003c04 <MPU6050_Read_Accel+0xf4>)
 8003bc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7fc fccd 	bl	8000564 <__aeabi_i2d>
 8003bca:	a309      	add	r3, pc, #36	@ (adr r3, 8003bf0 <MPU6050_Read_Accel+0xe0>)
 8003bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd0:	f7fc fe5c 	bl	800088c <__aeabi_ddiv>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4610      	mov	r0, r2
 8003bda:	4619      	mov	r1, r3
 8003bdc:	f7fd f824 	bl	8000c28 <__aeabi_d2f>
 8003be0:	4602      	mov	r2, r0
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	601a      	str	r2, [r3, #0]
}
 8003be6:	bf00      	nop
 8003be8:	3718      	adds	r7, #24
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	00000000 	.word	0x00000000
 8003bf4:	40cc2900 	.word	0x40cc2900
 8003bf8:	200003a4 	.word	0x200003a4
 8003bfc:	20000622 	.word	0x20000622
 8003c00:	20000624 	.word	0x20000624
 8003c04:	20000626 	.word	0x20000626
 8003c08:	40d00000 	.word	0x40d00000
 8003c0c:	00000000 	.word	0x00000000

08003c10 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(float *Gx, float *Gy, float *Gz)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b08a      	sub	sp, #40	@ 0x28
 8003c14:	af04      	add	r7, sp, #16
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
    uint8_t Rec_Data[6];
    HAL_I2C_Mem_Read(&hi2c2, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8003c1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c20:	9302      	str	r3, [sp, #8]
 8003c22:	2306      	movs	r3, #6
 8003c24:	9301      	str	r3, [sp, #4]
 8003c26:	f107 0310 	add.w	r3, r7, #16
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	2243      	movs	r2, #67	@ 0x43
 8003c30:	21d0      	movs	r1, #208	@ 0xd0
 8003c32:	4831      	ldr	r0, [pc, #196]	@ (8003cf8 <MPU6050_Read_Gyro+0xe8>)
 8003c34:	f003 fd22 	bl	800767c <HAL_I2C_Mem_Read>

    // Correctly assign raw data values for each axis
    Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8003c38:	7c3b      	ldrb	r3, [r7, #16]
 8003c3a:	021b      	lsls	r3, r3, #8
 8003c3c:	b21a      	sxth	r2, r3
 8003c3e:	7c7b      	ldrb	r3, [r7, #17]
 8003c40:	b21b      	sxth	r3, r3
 8003c42:	4313      	orrs	r3, r2
 8003c44:	b21a      	sxth	r2, r3
 8003c46:	4b2d      	ldr	r3, [pc, #180]	@ (8003cfc <MPU6050_Read_Gyro+0xec>)
 8003c48:	801a      	strh	r2, [r3, #0]
    Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8003c4a:	7cbb      	ldrb	r3, [r7, #18]
 8003c4c:	021b      	lsls	r3, r3, #8
 8003c4e:	b21a      	sxth	r2, r3
 8003c50:	7cfb      	ldrb	r3, [r7, #19]
 8003c52:	b21b      	sxth	r3, r3
 8003c54:	4313      	orrs	r3, r2
 8003c56:	b21a      	sxth	r2, r3
 8003c58:	4b29      	ldr	r3, [pc, #164]	@ (8003d00 <MPU6050_Read_Gyro+0xf0>)
 8003c5a:	801a      	strh	r2, [r3, #0]
    Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8003c5c:	7d3b      	ldrb	r3, [r7, #20]
 8003c5e:	021b      	lsls	r3, r3, #8
 8003c60:	b21a      	sxth	r2, r3
 8003c62:	7d7b      	ldrb	r3, [r7, #21]
 8003c64:	b21b      	sxth	r3, r3
 8003c66:	4313      	orrs	r3, r2
 8003c68:	b21a      	sxth	r2, r3
 8003c6a:	4b26      	ldr	r3, [pc, #152]	@ (8003d04 <MPU6050_Read_Gyro+0xf4>)
 8003c6c:	801a      	strh	r2, [r3, #0]

    *Gx = Gyro_X_RAW / 131.0;
 8003c6e:	4b23      	ldr	r3, [pc, #140]	@ (8003cfc <MPU6050_Read_Gyro+0xec>)
 8003c70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f7fc fc75 	bl	8000564 <__aeabi_i2d>
 8003c7a:	a31d      	add	r3, pc, #116	@ (adr r3, 8003cf0 <MPU6050_Read_Gyro+0xe0>)
 8003c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c80:	f7fc fe04 	bl	800088c <__aeabi_ddiv>
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	4610      	mov	r0, r2
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	f7fc ffcc 	bl	8000c28 <__aeabi_d2f>
 8003c90:	4602      	mov	r2, r0
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	601a      	str	r2, [r3, #0]
    *Gy = Gyro_Y_RAW / 131.0;
 8003c96:	4b1a      	ldr	r3, [pc, #104]	@ (8003d00 <MPU6050_Read_Gyro+0xf0>)
 8003c98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7fc fc61 	bl	8000564 <__aeabi_i2d>
 8003ca2:	a313      	add	r3, pc, #76	@ (adr r3, 8003cf0 <MPU6050_Read_Gyro+0xe0>)
 8003ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca8:	f7fc fdf0 	bl	800088c <__aeabi_ddiv>
 8003cac:	4602      	mov	r2, r0
 8003cae:	460b      	mov	r3, r1
 8003cb0:	4610      	mov	r0, r2
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	f7fc ffb8 	bl	8000c28 <__aeabi_d2f>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	601a      	str	r2, [r3, #0]
    *Gz = Gyro_Z_RAW / 131.0;
 8003cbe:	4b11      	ldr	r3, [pc, #68]	@ (8003d04 <MPU6050_Read_Gyro+0xf4>)
 8003cc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7fc fc4d 	bl	8000564 <__aeabi_i2d>
 8003cca:	a309      	add	r3, pc, #36	@ (adr r3, 8003cf0 <MPU6050_Read_Gyro+0xe0>)
 8003ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd0:	f7fc fddc 	bl	800088c <__aeabi_ddiv>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	460b      	mov	r3, r1
 8003cd8:	4610      	mov	r0, r2
 8003cda:	4619      	mov	r1, r3
 8003cdc:	f7fc ffa4 	bl	8000c28 <__aeabi_d2f>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	601a      	str	r2, [r3, #0]
}
 8003ce6:	bf00      	nop
 8003ce8:	3718      	adds	r7, #24
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	00000000 	.word	0x00000000
 8003cf4:	40606000 	.word	0x40606000
 8003cf8:	200003a4 	.word	0x200003a4
 8003cfc:	20000628 	.word	0x20000628
 8003d00:	2000062a 	.word	0x2000062a
 8003d04:	2000062c 	.word	0x2000062c

08003d08 <MPU6050_ReadKalmanAngles>:

void MPU6050_ReadKalmanAngles(float* KalmanX, float* KalmanY){
 8003d08:	b5b0      	push	{r4, r5, r7, lr}
 8003d0a:	b090      	sub	sp, #64	@ 0x40
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
	float Ax, Ay, Az;
	MPU6050_Read_Accel(&Ax, &Ay, &Az);
 8003d12:	f107 0214 	add.w	r2, r7, #20
 8003d16:	f107 0118 	add.w	r1, r7, #24
 8003d1a:	f107 031c 	add.w	r3, r7, #28
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7ff fef6 	bl	8003b10 <MPU6050_Read_Accel>

	float Gx, Gy, Gz;
	MPU6050_Read_Gyro(&Gx, &Gy, &Gz);
 8003d24:	f107 0208 	add.w	r2, r7, #8
 8003d28:	f107 010c 	add.w	r1, r7, #12
 8003d2c:	f107 0310 	add.w	r3, r7, #16
 8003d30:	4618      	mov	r0, r3
 8003d32:	f7ff ff6d 	bl	8003c10 <MPU6050_Read_Gyro>

	// Kalman angle solve
	double dt = (double)(HAL_GetTick() - timer) / 1000;
 8003d36:	f001 f979 	bl	800502c <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	4b86      	ldr	r3, [pc, #536]	@ (8003f58 <MPU6050_ReadKalmanAngles+0x250>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7fc fbfe 	bl	8000544 <__aeabi_ui2d>
 8003d48:	f04f 0200 	mov.w	r2, #0
 8003d4c:	4b83      	ldr	r3, [pc, #524]	@ (8003f5c <MPU6050_ReadKalmanAngles+0x254>)
 8003d4e:	f7fc fd9d 	bl	800088c <__aeabi_ddiv>
 8003d52:	4602      	mov	r2, r0
 8003d54:	460b      	mov	r3, r1
 8003d56:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	timer = HAL_GetTick();
 8003d5a:	f001 f967 	bl	800502c <HAL_GetTick>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	4a7d      	ldr	r2, [pc, #500]	@ (8003f58 <MPU6050_ReadKalmanAngles+0x250>)
 8003d62:	6013      	str	r3, [r2, #0]
	double roll;
	double roll_sqrt = sqrt(Accel_X_RAW * Accel_X_RAW + Accel_Z_RAW * Accel_Z_RAW);
 8003d64:	4b7e      	ldr	r3, [pc, #504]	@ (8003f60 <MPU6050_ReadKalmanAngles+0x258>)
 8003d66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	4b7c      	ldr	r3, [pc, #496]	@ (8003f60 <MPU6050_ReadKalmanAngles+0x258>)
 8003d6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d72:	fb03 f202 	mul.w	r2, r3, r2
 8003d76:	4b7b      	ldr	r3, [pc, #492]	@ (8003f64 <MPU6050_ReadKalmanAngles+0x25c>)
 8003d78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	4b79      	ldr	r3, [pc, #484]	@ (8003f64 <MPU6050_ReadKalmanAngles+0x25c>)
 8003d80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d84:	fb01 f303 	mul.w	r3, r1, r3
 8003d88:	4413      	add	r3, r2
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fc fbea 	bl	8000564 <__aeabi_i2d>
 8003d90:	4602      	mov	r2, r0
 8003d92:	460b      	mov	r3, r1
 8003d94:	ec43 2b10 	vmov	d0, r2, r3
 8003d98:	f00c faa2 	bl	80102e0 <sqrt>
 8003d9c:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
	if (roll_sqrt != 0.0)
 8003da0:	f04f 0200 	mov.w	r2, #0
 8003da4:	f04f 0300 	mov.w	r3, #0
 8003da8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003dac:	f7fc feac 	bl	8000b08 <__aeabi_dcmpeq>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d11f      	bne.n	8003df6 <MPU6050_ReadKalmanAngles+0xee>
	{
		roll = atan(Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8003db6:	4b6c      	ldr	r3, [pc, #432]	@ (8003f68 <MPU6050_ReadKalmanAngles+0x260>)
 8003db8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fc fbd1 	bl	8000564 <__aeabi_i2d>
 8003dc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003dc6:	f7fc fd61 	bl	800088c <__aeabi_ddiv>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	460b      	mov	r3, r1
 8003dce:	ec43 2b17 	vmov	d7, r2, r3
 8003dd2:	eeb0 0a47 	vmov.f32	s0, s14
 8003dd6:	eef0 0a67 	vmov.f32	s1, s15
 8003dda:	f00c faad 	bl	8010338 <atan>
 8003dde:	ec51 0b10 	vmov	r0, r1, d0
 8003de2:	a35b      	add	r3, pc, #364	@ (adr r3, 8003f50 <MPU6050_ReadKalmanAngles+0x248>)
 8003de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003de8:	f7fc fc26 	bl	8000638 <__aeabi_dmul>
 8003dec:	4602      	mov	r2, r0
 8003dee:	460b      	mov	r3, r1
 8003df0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8003df4:	e005      	b.n	8003e02 <MPU6050_ReadKalmanAngles+0xfa>
	}
	else
	{
		roll = 0.0;
 8003df6:	f04f 0200 	mov.w	r2, #0
 8003dfa:	f04f 0300 	mov.w	r3, #0
 8003dfe:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	}
	double pitch = atan2(-Accel_X_RAW, Accel_Z_RAW) * RAD_TO_DEG;
 8003e02:	4b57      	ldr	r3, [pc, #348]	@ (8003f60 <MPU6050_ReadKalmanAngles+0x258>)
 8003e04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e08:	425b      	negs	r3, r3
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7fc fbaa 	bl	8000564 <__aeabi_i2d>
 8003e10:	4604      	mov	r4, r0
 8003e12:	460d      	mov	r5, r1
 8003e14:	4b53      	ldr	r3, [pc, #332]	@ (8003f64 <MPU6050_ReadKalmanAngles+0x25c>)
 8003e16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7fc fba2 	bl	8000564 <__aeabi_i2d>
 8003e20:	4602      	mov	r2, r0
 8003e22:	460b      	mov	r3, r1
 8003e24:	ec43 2b11 	vmov	d1, r2, r3
 8003e28:	ec45 4b10 	vmov	d0, r4, r5
 8003e2c:	f00c fa56 	bl	80102dc <atan2>
 8003e30:	ec51 0b10 	vmov	r0, r1, d0
 8003e34:	a346      	add	r3, pc, #280	@ (adr r3, 8003f50 <MPU6050_ReadKalmanAngles+0x248>)
 8003e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3a:	f7fc fbfd 	bl	8000638 <__aeabi_dmul>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	460b      	mov	r3, r1
 8003e42:	e9c7 2308 	strd	r2, r3, [r7, #32]
	if ((pitch < -90 && KalmanAngleY > 90) || (pitch > 90 && KalmanAngleY < -90))
 8003e46:	f04f 0200 	mov.w	r2, #0
 8003e4a:	4b48      	ldr	r3, [pc, #288]	@ (8003f6c <MPU6050_ReadKalmanAngles+0x264>)
 8003e4c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003e50:	f7fc fe64 	bl	8000b1c <__aeabi_dcmplt>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d009      	beq.n	8003e6e <MPU6050_ReadKalmanAngles+0x166>
 8003e5a:	4b45      	ldr	r3, [pc, #276]	@ (8003f70 <MPU6050_ReadKalmanAngles+0x268>)
 8003e5c:	edd3 7a00 	vldr	s15, [r3]
 8003e60:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003f74 <MPU6050_ReadKalmanAngles+0x26c>
 8003e64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e6c:	dc13      	bgt.n	8003e96 <MPU6050_ReadKalmanAngles+0x18e>
 8003e6e:	f04f 0200 	mov.w	r2, #0
 8003e72:	4b41      	ldr	r3, [pc, #260]	@ (8003f78 <MPU6050_ReadKalmanAngles+0x270>)
 8003e74:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003e78:	f7fc fe6e 	bl	8000b58 <__aeabi_dcmpgt>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d016      	beq.n	8003eb0 <MPU6050_ReadKalmanAngles+0x1a8>
 8003e82:	4b3b      	ldr	r3, [pc, #236]	@ (8003f70 <MPU6050_ReadKalmanAngles+0x268>)
 8003e84:	edd3 7a00 	vldr	s15, [r3]
 8003e88:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8003f7c <MPU6050_ReadKalmanAngles+0x274>
 8003e8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e94:	d50c      	bpl.n	8003eb0 <MPU6050_ReadKalmanAngles+0x1a8>
	{
		KalmanStructY.angle = pitch;
 8003e96:	493a      	ldr	r1, [pc, #232]	@ (8003f80 <MPU6050_ReadKalmanAngles+0x278>)
 8003e98:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e9c:	e9c1 2306 	strd	r2, r3, [r1, #24]
		KalmanAngleY = pitch;
 8003ea0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003ea4:	f7fc fec0 	bl	8000c28 <__aeabi_d2f>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	4a31      	ldr	r2, [pc, #196]	@ (8003f70 <MPU6050_ReadKalmanAngles+0x268>)
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	e017      	b.n	8003ee0 <MPU6050_ReadKalmanAngles+0x1d8>
	}
	else
	{
		KalmanAngleY = Kalman_getAngle(&KalmanStructY, pitch, Gy, dt);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7fc fb68 	bl	8000588 <__aeabi_f2d>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	460b      	mov	r3, r1
 8003ebc:	ed97 2b0c 	vldr	d2, [r7, #48]	@ 0x30
 8003ec0:	ec43 2b11 	vmov	d1, r2, r3
 8003ec4:	ed97 0b08 	vldr	d0, [r7, #32]
 8003ec8:	482d      	ldr	r0, [pc, #180]	@ (8003f80 <MPU6050_ReadKalmanAngles+0x278>)
 8003eca:	f000 f85f 	bl	8003f8c <Kalman_getAngle>
 8003ece:	ec53 2b10 	vmov	r2, r3, d0
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	f7fc fea7 	bl	8000c28 <__aeabi_d2f>
 8003eda:	4603      	mov	r3, r0
 8003edc:	4a24      	ldr	r2, [pc, #144]	@ (8003f70 <MPU6050_ReadKalmanAngles+0x268>)
 8003ede:	6013      	str	r3, [r2, #0]
	}
	if (fabs(KalmanAngleY) > 90)
 8003ee0:	4b23      	ldr	r3, [pc, #140]	@ (8003f70 <MPU6050_ReadKalmanAngles+0x268>)
 8003ee2:	edd3 7a00 	vldr	s15, [r3]
 8003ee6:	eef0 7ae7 	vabs.f32	s15, s15
 8003eea:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003f74 <MPU6050_ReadKalmanAngles+0x26c>
 8003eee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ef6:	dd05      	ble.n	8003f04 <MPU6050_ReadKalmanAngles+0x1fc>
		Gx = -Gx;
 8003ef8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003efc:	eef1 7a67 	vneg.f32	s15, s15
 8003f00:	edc7 7a04 	vstr	s15, [r7, #16]
	KalmanAngleX = Kalman_getAngle(&KalmanStructX, roll, Gx, dt);
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fc fb3e 	bl	8000588 <__aeabi_f2d>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	460b      	mov	r3, r1
 8003f10:	ed97 2b0c 	vldr	d2, [r7, #48]	@ 0x30
 8003f14:	ec43 2b11 	vmov	d1, r2, r3
 8003f18:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8003f1c:	4819      	ldr	r0, [pc, #100]	@ (8003f84 <MPU6050_ReadKalmanAngles+0x27c>)
 8003f1e:	f000 f835 	bl	8003f8c <Kalman_getAngle>
 8003f22:	ec53 2b10 	vmov	r2, r3, d0
 8003f26:	4610      	mov	r0, r2
 8003f28:	4619      	mov	r1, r3
 8003f2a:	f7fc fe7d 	bl	8000c28 <__aeabi_d2f>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	4a15      	ldr	r2, [pc, #84]	@ (8003f88 <MPU6050_ReadKalmanAngles+0x280>)
 8003f32:	6013      	str	r3, [r2, #0]

	*KalmanX = KalmanAngleX;
 8003f34:	4b14      	ldr	r3, [pc, #80]	@ (8003f88 <MPU6050_ReadKalmanAngles+0x280>)
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	601a      	str	r2, [r3, #0]
	*KalmanY = KalmanAngleY;
 8003f3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f70 <MPU6050_ReadKalmanAngles+0x268>)
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	601a      	str	r2, [r3, #0]
}
 8003f44:	bf00      	nop
 8003f46:	3740      	adds	r7, #64	@ 0x40
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bdb0      	pop	{r4, r5, r7, pc}
 8003f4c:	f3af 8000 	nop.w
 8003f50:	1a63c1f8 	.word	0x1a63c1f8
 8003f54:	404ca5dc 	.word	0x404ca5dc
 8003f58:	20000630 	.word	0x20000630
 8003f5c:	408f4000 	.word	0x408f4000
 8003f60:	20000622 	.word	0x20000622
 8003f64:	20000626 	.word	0x20000626
 8003f68:	20000624 	.word	0x20000624
 8003f6c:	c0568000 	.word	0xc0568000
 8003f70:	20000638 	.word	0x20000638
 8003f74:	42b40000 	.word	0x42b40000
 8003f78:	40568000 	.word	0x40568000
 8003f7c:	c2b40000 	.word	0xc2b40000
 8003f80:	20000088 	.word	0x20000088
 8003f84:	20000040 	.word	0x20000040
 8003f88:	20000634 	.word	0x20000634

08003f8c <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8003f8c:	b5b0      	push	{r4, r5, r7, lr}
 8003f8e:	b096      	sub	sp, #88	@ 0x58
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	61f8      	str	r0, [r7, #28]
 8003f94:	ed87 0b04 	vstr	d0, [r7, #16]
 8003f98:	ed87 1b02 	vstr	d1, [r7, #8]
 8003f9c:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003fa6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003faa:	f7fc f98d 	bl	80002c8 <__aeabi_dsub>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 8003fb6:	69fb      	ldr	r3, [r7, #28]
 8003fb8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003fbc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003fc0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003fc4:	f7fc fb38 	bl	8000638 <__aeabi_dmul>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	460b      	mov	r3, r1
 8003fcc:	4620      	mov	r0, r4
 8003fce:	4629      	mov	r1, r5
 8003fd0:	f7fc f97c 	bl	80002cc <__adddf3>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	460b      	mov	r3, r1
 8003fd8:	69f9      	ldr	r1, [r7, #28]
 8003fda:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8003fe4:	69fb      	ldr	r3, [r7, #28]
 8003fe6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8003fea:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fee:	f7fc fb23 	bl	8000638 <__aeabi_dmul>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4610      	mov	r0, r2
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004000:	f7fc f962 	bl	80002c8 <__aeabi_dsub>
 8004004:	4602      	mov	r2, r0
 8004006:	460b      	mov	r3, r1
 8004008:	4610      	mov	r0, r2
 800400a:	4619      	mov	r1, r3
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8004012:	f7fc f959 	bl	80002c8 <__aeabi_dsub>
 8004016:	4602      	mov	r2, r0
 8004018:	460b      	mov	r3, r1
 800401a:	4610      	mov	r0, r2
 800401c:	4619      	mov	r1, r3
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004024:	f7fc f952 	bl	80002cc <__adddf3>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	4610      	mov	r0, r2
 800402e:	4619      	mov	r1, r3
 8004030:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004034:	f7fc fb00 	bl	8000638 <__aeabi_dmul>
 8004038:	4602      	mov	r2, r0
 800403a:	460b      	mov	r3, r1
 800403c:	4620      	mov	r0, r4
 800403e:	4629      	mov	r1, r5
 8004040:	f7fc f944 	bl	80002cc <__adddf3>
 8004044:	4602      	mov	r2, r0
 8004046:	460b      	mov	r3, r1
 8004048:	69f9      	ldr	r1, [r7, #28]
 800404a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800405a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800405e:	f7fc faeb 	bl	8000638 <__aeabi_dmul>
 8004062:	4602      	mov	r2, r0
 8004064:	460b      	mov	r3, r1
 8004066:	4620      	mov	r0, r4
 8004068:	4629      	mov	r1, r5
 800406a:	f7fc f92d 	bl	80002c8 <__aeabi_dsub>
 800406e:	4602      	mov	r2, r0
 8004070:	460b      	mov	r3, r1
 8004072:	69f9      	ldr	r1, [r7, #28]
 8004074:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8004084:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004088:	f7fc fad6 	bl	8000638 <__aeabi_dmul>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4620      	mov	r0, r4
 8004092:	4629      	mov	r1, r5
 8004094:	f7fc f918 	bl	80002c8 <__aeabi_dsub>
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	69f9      	ldr	r1, [r7, #28]
 800409e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80040ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040b2:	f7fc fac1 	bl	8000638 <__aeabi_dmul>
 80040b6:	4602      	mov	r2, r0
 80040b8:	460b      	mov	r3, r1
 80040ba:	4620      	mov	r0, r4
 80040bc:	4629      	mov	r1, r5
 80040be:	f7fc f905 	bl	80002cc <__adddf3>
 80040c2:	4602      	mov	r2, r0
 80040c4:	460b      	mov	r3, r1
 80040c6:	69f9      	ldr	r1, [r7, #28]
 80040c8:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80040d2:	69fb      	ldr	r3, [r7, #28]
 80040d4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80040d8:	f7fc f8f8 	bl	80002cc <__adddf3>
 80040dc:	4602      	mov	r2, r0
 80040de:	460b      	mov	r3, r1
 80040e0:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 80040e4:	69fb      	ldr	r3, [r7, #28]
 80040e6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80040ea:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040ee:	f7fc fbcd 	bl	800088c <__aeabi_ddiv>
 80040f2:	4602      	mov	r2, r0
 80040f4:	460b      	mov	r3, r1
 80040f6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8004100:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004104:	f7fc fbc2 	bl	800088c <__aeabi_ddiv>
 8004108:	4602      	mov	r2, r0
 800410a:	460b      	mov	r3, r1
 800410c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 8004110:	69fb      	ldr	r3, [r7, #28]
 8004112:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004116:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800411a:	f7fc f8d5 	bl	80002c8 <__aeabi_dsub>
 800411e:	4602      	mov	r2, r0
 8004120:	460b      	mov	r3, r1
 8004122:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800412c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004130:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004134:	f7fc fa80 	bl	8000638 <__aeabi_dmul>
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	4620      	mov	r0, r4
 800413e:	4629      	mov	r1, r5
 8004140:	f7fc f8c4 	bl	80002cc <__adddf3>
 8004144:	4602      	mov	r2, r0
 8004146:	460b      	mov	r3, r1
 8004148:	69f9      	ldr	r1, [r7, #28]
 800414a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8004154:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004158:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800415c:	f7fc fa6c 	bl	8000638 <__aeabi_dmul>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4620      	mov	r0, r4
 8004166:	4629      	mov	r1, r5
 8004168:	f7fc f8b0 	bl	80002cc <__adddf3>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	69f9      	ldr	r1, [r7, #28]
 8004172:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00 = Kalman->P[0][0];
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800417c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01 = Kalman->P[0][1];
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004186:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00;
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8004190:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004194:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004198:	f7fc fa4e 	bl	8000638 <__aeabi_dmul>
 800419c:	4602      	mov	r2, r0
 800419e:	460b      	mov	r3, r1
 80041a0:	4620      	mov	r0, r4
 80041a2:	4629      	mov	r1, r5
 80041a4:	f7fc f890 	bl	80002c8 <__aeabi_dsub>
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	69f9      	ldr	r1, [r7, #28]
 80041ae:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01;
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80041b8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80041bc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80041c0:	f7fc fa3a 	bl	8000638 <__aeabi_dmul>
 80041c4:	4602      	mov	r2, r0
 80041c6:	460b      	mov	r3, r1
 80041c8:	4620      	mov	r0, r4
 80041ca:	4629      	mov	r1, r5
 80041cc:	f7fc f87c 	bl	80002c8 <__aeabi_dsub>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	69f9      	ldr	r1, [r7, #28]
 80041d6:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00;
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80041e0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80041e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80041e8:	f7fc fa26 	bl	8000638 <__aeabi_dmul>
 80041ec:	4602      	mov	r2, r0
 80041ee:	460b      	mov	r3, r1
 80041f0:	4620      	mov	r0, r4
 80041f2:	4629      	mov	r1, r5
 80041f4:	f7fc f868 	bl	80002c8 <__aeabi_dsub>
 80041f8:	4602      	mov	r2, r0
 80041fa:	460b      	mov	r3, r1
 80041fc:	69f9      	ldr	r1, [r7, #28]
 80041fe:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01;
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8004208:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800420c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004210:	f7fc fa12 	bl	8000638 <__aeabi_dmul>
 8004214:	4602      	mov	r2, r0
 8004216:	460b      	mov	r3, r1
 8004218:	4620      	mov	r0, r4
 800421a:	4629      	mov	r1, r5
 800421c:	f7fc f854 	bl	80002c8 <__aeabi_dsub>
 8004220:	4602      	mov	r2, r0
 8004222:	460b      	mov	r3, r1
 8004224:	69f9      	ldr	r1, [r7, #28]
 8004226:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004230:	ec43 2b17 	vmov	d7, r2, r3
}
 8004234:	eeb0 0a47 	vmov.f32	s0, s14
 8004238:	eef0 0a67 	vmov.f32	s1, s15
 800423c:	3758      	adds	r7, #88	@ 0x58
 800423e:	46bd      	mov	sp, r7
 8004240:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004244 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8004248:	4b1b      	ldr	r3, [pc, #108]	@ (80042b8 <MX_SPI4_Init+0x74>)
 800424a:	4a1c      	ldr	r2, [pc, #112]	@ (80042bc <MX_SPI4_Init+0x78>)
 800424c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800424e:	4b1a      	ldr	r3, [pc, #104]	@ (80042b8 <MX_SPI4_Init+0x74>)
 8004250:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004254:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8004256:	4b18      	ldr	r3, [pc, #96]	@ (80042b8 <MX_SPI4_Init+0x74>)
 8004258:	2200      	movs	r2, #0
 800425a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800425c:	4b16      	ldr	r3, [pc, #88]	@ (80042b8 <MX_SPI4_Init+0x74>)
 800425e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004262:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004264:	4b14      	ldr	r3, [pc, #80]	@ (80042b8 <MX_SPI4_Init+0x74>)
 8004266:	2200      	movs	r2, #0
 8004268:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800426a:	4b13      	ldr	r3, [pc, #76]	@ (80042b8 <MX_SPI4_Init+0x74>)
 800426c:	2200      	movs	r2, #0
 800426e:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8004270:	4b11      	ldr	r3, [pc, #68]	@ (80042b8 <MX_SPI4_Init+0x74>)
 8004272:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004276:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004278:	4b0f      	ldr	r3, [pc, #60]	@ (80042b8 <MX_SPI4_Init+0x74>)
 800427a:	2228      	movs	r2, #40	@ 0x28
 800427c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800427e:	4b0e      	ldr	r3, [pc, #56]	@ (80042b8 <MX_SPI4_Init+0x74>)
 8004280:	2200      	movs	r2, #0
 8004282:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8004284:	4b0c      	ldr	r3, [pc, #48]	@ (80042b8 <MX_SPI4_Init+0x74>)
 8004286:	2200      	movs	r2, #0
 8004288:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800428a:	4b0b      	ldr	r3, [pc, #44]	@ (80042b8 <MX_SPI4_Init+0x74>)
 800428c:	2200      	movs	r2, #0
 800428e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8004290:	4b09      	ldr	r3, [pc, #36]	@ (80042b8 <MX_SPI4_Init+0x74>)
 8004292:	2207      	movs	r2, #7
 8004294:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004296:	4b08      	ldr	r3, [pc, #32]	@ (80042b8 <MX_SPI4_Init+0x74>)
 8004298:	2200      	movs	r2, #0
 800429a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800429c:	4b06      	ldr	r3, [pc, #24]	@ (80042b8 <MX_SPI4_Init+0x74>)
 800429e:	2208      	movs	r2, #8
 80042a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80042a2:	4805      	ldr	r0, [pc, #20]	@ (80042b8 <MX_SPI4_Init+0x74>)
 80042a4:	f004 ff28 	bl	80090f8 <HAL_SPI_Init>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80042ae:	f7ff fbd3 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80042b2:	bf00      	nop
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	2000063c 	.word	0x2000063c
 80042bc:	40013400 	.word	0x40013400

080042c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08a      	sub	sp, #40	@ 0x28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c8:	f107 0314 	add.w	r3, r7, #20
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	605a      	str	r2, [r3, #4]
 80042d2:	609a      	str	r2, [r3, #8]
 80042d4:	60da      	str	r2, [r3, #12]
 80042d6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a1b      	ldr	r2, [pc, #108]	@ (800434c <HAL_SPI_MspInit+0x8c>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d130      	bne.n	8004344 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80042e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004350 <HAL_SPI_MspInit+0x90>)
 80042e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e6:	4a1a      	ldr	r2, [pc, #104]	@ (8004350 <HAL_SPI_MspInit+0x90>)
 80042e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80042ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80042ee:	4b18      	ldr	r3, [pc, #96]	@ (8004350 <HAL_SPI_MspInit+0x90>)
 80042f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042f6:	613b      	str	r3, [r7, #16]
 80042f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80042fa:	4b15      	ldr	r3, [pc, #84]	@ (8004350 <HAL_SPI_MspInit+0x90>)
 80042fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fe:	4a14      	ldr	r2, [pc, #80]	@ (8004350 <HAL_SPI_MspInit+0x90>)
 8004300:	f043 0310 	orr.w	r3, r3, #16
 8004304:	6313      	str	r3, [r2, #48]	@ 0x30
 8004306:	4b12      	ldr	r3, [pc, #72]	@ (8004350 <HAL_SPI_MspInit+0x90>)
 8004308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430a:	f003 0310 	and.w	r3, r3, #16
 800430e:	60fb      	str	r3, [r7, #12]
 8004310:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 8004312:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8004316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004318:	2302      	movs	r3, #2
 800431a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800431c:	2300      	movs	r3, #0
 800431e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004320:	2303      	movs	r3, #3
 8004322:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004324:	2305      	movs	r3, #5
 8004326:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004328:	f107 0314 	add.w	r3, r7, #20
 800432c:	4619      	mov	r1, r3
 800432e:	4809      	ldr	r0, [pc, #36]	@ (8004354 <HAL_SPI_MspInit+0x94>)
 8004330:	f002 fdfc 	bl	8006f2c <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 8004334:	2200      	movs	r2, #0
 8004336:	2100      	movs	r1, #0
 8004338:	2054      	movs	r0, #84	@ 0x54
 800433a:	f002 f9b6 	bl	80066aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 800433e:	2054      	movs	r0, #84	@ 0x54
 8004340:	f002 f9cf 	bl	80066e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8004344:	bf00      	nop
 8004346:	3728      	adds	r7, #40	@ 0x28
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	40013400 	.word	0x40013400
 8004350:	40023800 	.word	0x40023800
 8004354:	40021000 	.word	0x40021000

08004358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800435e:	4b0f      	ldr	r3, [pc, #60]	@ (800439c <HAL_MspInit+0x44>)
 8004360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004362:	4a0e      	ldr	r2, [pc, #56]	@ (800439c <HAL_MspInit+0x44>)
 8004364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004368:	6413      	str	r3, [r2, #64]	@ 0x40
 800436a:	4b0c      	ldr	r3, [pc, #48]	@ (800439c <HAL_MspInit+0x44>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004372:	607b      	str	r3, [r7, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004376:	4b09      	ldr	r3, [pc, #36]	@ (800439c <HAL_MspInit+0x44>)
 8004378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437a:	4a08      	ldr	r2, [pc, #32]	@ (800439c <HAL_MspInit+0x44>)
 800437c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004380:	6453      	str	r3, [r2, #68]	@ 0x44
 8004382:	4b06      	ldr	r3, [pc, #24]	@ (800439c <HAL_MspInit+0x44>)
 8004384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004386:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800438a:	603b      	str	r3, [r7, #0]
 800438c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	40023800 	.word	0x40023800

080043a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80043a4:	bf00      	nop
 80043a6:	e7fd      	b.n	80043a4 <NMI_Handler+0x4>

080043a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043a8:	b480      	push	{r7}
 80043aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043ac:	bf00      	nop
 80043ae:	e7fd      	b.n	80043ac <HardFault_Handler+0x4>

080043b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043b0:	b480      	push	{r7}
 80043b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043b4:	bf00      	nop
 80043b6:	e7fd      	b.n	80043b4 <MemManage_Handler+0x4>

080043b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043b8:	b480      	push	{r7}
 80043ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043bc:	bf00      	nop
 80043be:	e7fd      	b.n	80043bc <BusFault_Handler+0x4>

080043c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043c0:	b480      	push	{r7}
 80043c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043c4:	bf00      	nop
 80043c6:	e7fd      	b.n	80043c4 <UsageFault_Handler+0x4>

080043c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80043c8:	b480      	push	{r7}
 80043ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80043cc:	bf00      	nop
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr

080043d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80043d6:	b480      	push	{r7}
 80043d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80043da:	bf00      	nop
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80043e4:	b480      	push	{r7}
 80043e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80043e8:	bf00      	nop
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr

080043f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80043f6:	f000 fe05 	bl	8005004 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80043fa:	bf00      	nop
 80043fc:	bd80      	pop	{r7, pc}
	...

08004400 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004404:	4802      	ldr	r0, [pc, #8]	@ (8004410 <DMA1_Stream3_IRQHandler+0x10>)
 8004406:	f002 fb27 	bl	8006a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800440a:	bf00      	nop
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	200009dc 	.word	0x200009dc

08004414 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004418:	4802      	ldr	r0, [pc, #8]	@ (8004424 <DMA1_Stream5_IRQHandler+0x10>)
 800441a:	f002 fb1d 	bl	8006a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800441e:	bf00      	nop
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	2000097c 	.word	0x2000097c

08004428 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800442c:	4802      	ldr	r0, [pc, #8]	@ (8004438 <ADC_IRQHandler+0x10>)
 800442e:	f000 fe71 	bl	8005114 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004432:	bf00      	nop
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	200002d4 	.word	0x200002d4

0800443c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004440:	4802      	ldr	r0, [pc, #8]	@ (800444c <CAN1_RX0_IRQHandler+0x10>)
 8004442:	f001 fe27 	bl	8006094 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004446:	bf00      	nop
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	2000037c 	.word	0x2000037c

08004450 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004454:	4802      	ldr	r0, [pc, #8]	@ (8004460 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004456:	f005 fd0f 	bl	8009e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800445a:	bf00      	nop
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	200006a4 	.word	0x200006a4

08004464 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004468:	4802      	ldr	r0, [pc, #8]	@ (8004474 <USART2_IRQHandler+0x10>)
 800446a:	f006 f9e1 	bl	800a830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800446e:	bf00      	nop
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	2000086c 	.word	0x2000086c

08004478 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800447c:	4802      	ldr	r0, [pc, #8]	@ (8004488 <USART3_IRQHandler+0x10>)
 800447e:	f006 f9d7 	bl	800a830 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004482:	bf00      	nop
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	200008f4 	.word	0x200008f4

0800448c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8004490:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004494:	f002 ff2a 	bl	80072ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004498:	bf00      	nop
 800449a:	bd80      	pop	{r7, pc}

0800449c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80044a0:	4802      	ldr	r0, [pc, #8]	@ (80044ac <TIM5_IRQHandler+0x10>)
 80044a2:	f005 fce9 	bl	8009e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80044a6:	bf00      	nop
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	20000788 	.word	0x20000788

080044b0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80044b4:	4802      	ldr	r0, [pc, #8]	@ (80044c0 <TIM6_DAC_IRQHandler+0x10>)
 80044b6:	f005 fcdf 	bl	8009e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80044ba:	bf00      	nop
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	200007d4 	.word	0x200007d4

080044c4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80044c8:	4802      	ldr	r0, [pc, #8]	@ (80044d4 <TIM7_IRQHandler+0x10>)
 80044ca:	f005 fcd5 	bl	8009e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80044ce:	bf00      	nop
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	20000820 	.word	0x20000820

080044d8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80044dc:	4802      	ldr	r0, [pc, #8]	@ (80044e8 <DMA2_Stream0_IRQHandler+0x10>)
 80044de:	f002 fabb 	bl	8006a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80044e2:	bf00      	nop
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	2000031c 	.word	0x2000031c

080044ec <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80044f0:	4802      	ldr	r0, [pc, #8]	@ (80044fc <SPI4_IRQHandler+0x10>)
 80044f2:	f005 f821 	bl	8009538 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80044f6:	bf00      	nop
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	2000063c 	.word	0x2000063c

08004500 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004500:	b480      	push	{r7}
 8004502:	af00      	add	r7, sp, #0
  return 1;
 8004504:	2301      	movs	r3, #1
}
 8004506:	4618      	mov	r0, r3
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <_kill>:

int _kill(int pid, int sig)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800451a:	f008 fbd7 	bl	800cccc <__errno>
 800451e:	4603      	mov	r3, r0
 8004520:	2216      	movs	r2, #22
 8004522:	601a      	str	r2, [r3, #0]
  return -1;
 8004524:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004528:	4618      	mov	r0, r3
 800452a:	3708      	adds	r7, #8
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <_exit>:

void _exit (int status)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004538:	f04f 31ff 	mov.w	r1, #4294967295
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f7ff ffe7 	bl	8004510 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004542:	bf00      	nop
 8004544:	e7fd      	b.n	8004542 <_exit+0x12>

08004546 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b086      	sub	sp, #24
 800454a:	af00      	add	r7, sp, #0
 800454c:	60f8      	str	r0, [r7, #12]
 800454e:	60b9      	str	r1, [r7, #8]
 8004550:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004552:	2300      	movs	r3, #0
 8004554:	617b      	str	r3, [r7, #20]
 8004556:	e00a      	b.n	800456e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004558:	f3af 8000 	nop.w
 800455c:	4601      	mov	r1, r0
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	1c5a      	adds	r2, r3, #1
 8004562:	60ba      	str	r2, [r7, #8]
 8004564:	b2ca      	uxtb	r2, r1
 8004566:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	3301      	adds	r3, #1
 800456c:	617b      	str	r3, [r7, #20]
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	429a      	cmp	r2, r3
 8004574:	dbf0      	blt.n	8004558 <_read+0x12>
  }

  return len;
 8004576:	687b      	ldr	r3, [r7, #4]
}
 8004578:	4618      	mov	r0, r3
 800457a:	3718      	adds	r7, #24
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}

08004580 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b086      	sub	sp, #24
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800458c:	2300      	movs	r3, #0
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	e009      	b.n	80045a6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	60ba      	str	r2, [r7, #8]
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	4618      	mov	r0, r3
 800459c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	3301      	adds	r3, #1
 80045a4:	617b      	str	r3, [r7, #20]
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	dbf1      	blt.n	8004592 <_write+0x12>
  }
  return len;
 80045ae:	687b      	ldr	r3, [r7, #4]
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3718      	adds	r7, #24
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <_close>:

int _close(int file)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80045c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80045e0:	605a      	str	r2, [r3, #4]
  return 0;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <_isatty>:

int _isatty(int file)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80045f8:	2301      	movs	r3, #1
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004606:	b480      	push	{r7}
 8004608:	b085      	sub	sp, #20
 800460a:	af00      	add	r7, sp, #0
 800460c:	60f8      	str	r0, [r7, #12]
 800460e:	60b9      	str	r1, [r7, #8]
 8004610:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004612:	2300      	movs	r3, #0
}
 8004614:	4618      	mov	r0, r3
 8004616:	3714      	adds	r7, #20
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b086      	sub	sp, #24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004628:	4a14      	ldr	r2, [pc, #80]	@ (800467c <_sbrk+0x5c>)
 800462a:	4b15      	ldr	r3, [pc, #84]	@ (8004680 <_sbrk+0x60>)
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004634:	4b13      	ldr	r3, [pc, #76]	@ (8004684 <_sbrk+0x64>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d102      	bne.n	8004642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800463c:	4b11      	ldr	r3, [pc, #68]	@ (8004684 <_sbrk+0x64>)
 800463e:	4a12      	ldr	r2, [pc, #72]	@ (8004688 <_sbrk+0x68>)
 8004640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004642:	4b10      	ldr	r3, [pc, #64]	@ (8004684 <_sbrk+0x64>)
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4413      	add	r3, r2
 800464a:	693a      	ldr	r2, [r7, #16]
 800464c:	429a      	cmp	r2, r3
 800464e:	d207      	bcs.n	8004660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004650:	f008 fb3c 	bl	800cccc <__errno>
 8004654:	4603      	mov	r3, r0
 8004656:	220c      	movs	r2, #12
 8004658:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800465a:	f04f 33ff 	mov.w	r3, #4294967295
 800465e:	e009      	b.n	8004674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004660:	4b08      	ldr	r3, [pc, #32]	@ (8004684 <_sbrk+0x64>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004666:	4b07      	ldr	r3, [pc, #28]	@ (8004684 <_sbrk+0x64>)
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4413      	add	r3, r2
 800466e:	4a05      	ldr	r2, [pc, #20]	@ (8004684 <_sbrk+0x64>)
 8004670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004672:	68fb      	ldr	r3, [r7, #12]
}
 8004674:	4618      	mov	r0, r3
 8004676:	3718      	adds	r7, #24
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}
 800467c:	20050000 	.word	0x20050000
 8004680:	00000400 	.word	0x00000400
 8004684:	200006a0 	.word	0x200006a0
 8004688:	20000b90 	.word	0x20000b90

0800468c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800468c:	b480      	push	{r7}
 800468e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004690:	4b06      	ldr	r3, [pc, #24]	@ (80046ac <SystemInit+0x20>)
 8004692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004696:	4a05      	ldr	r2, [pc, #20]	@ (80046ac <SystemInit+0x20>)
 8004698:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800469c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046a0:	bf00      	nop
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	e000ed00 	.word	0xe000ed00

080046b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80046b6:	f107 0310 	add.w	r3, r7, #16
 80046ba:	2200      	movs	r2, #0
 80046bc:	601a      	str	r2, [r3, #0]
 80046be:	605a      	str	r2, [r3, #4]
 80046c0:	609a      	str	r2, [r3, #8]
 80046c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046c4:	1d3b      	adds	r3, r7, #4
 80046c6:	2200      	movs	r2, #0
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	605a      	str	r2, [r3, #4]
 80046cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80046ce:	4b20      	ldr	r3, [pc, #128]	@ (8004750 <MX_TIM1_Init+0xa0>)
 80046d0:	4a20      	ldr	r2, [pc, #128]	@ (8004754 <MX_TIM1_Init+0xa4>)
 80046d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 719;
 80046d4:	4b1e      	ldr	r3, [pc, #120]	@ (8004750 <MX_TIM1_Init+0xa0>)
 80046d6:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80046da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046dc:	4b1c      	ldr	r3, [pc, #112]	@ (8004750 <MX_TIM1_Init+0xa0>)
 80046de:	2200      	movs	r2, #0
 80046e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 80046e2:	4b1b      	ldr	r3, [pc, #108]	@ (8004750 <MX_TIM1_Init+0xa0>)
 80046e4:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80046e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80046ea:	4b19      	ldr	r3, [pc, #100]	@ (8004750 <MX_TIM1_Init+0xa0>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80046f0:	4b17      	ldr	r3, [pc, #92]	@ (8004750 <MX_TIM1_Init+0xa0>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046f6:	4b16      	ldr	r3, [pc, #88]	@ (8004750 <MX_TIM1_Init+0xa0>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80046fc:	4814      	ldr	r0, [pc, #80]	@ (8004750 <MX_TIM1_Init+0xa0>)
 80046fe:	f005 f9b7 	bl	8009a70 <HAL_TIM_Base_Init>
 8004702:	4603      	mov	r3, r0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d001      	beq.n	800470c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8004708:	f7ff f9a6 	bl	8003a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800470c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004710:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004712:	f107 0310 	add.w	r3, r7, #16
 8004716:	4619      	mov	r1, r3
 8004718:	480d      	ldr	r0, [pc, #52]	@ (8004750 <MX_TIM1_Init+0xa0>)
 800471a:	f005 fcb5 	bl	800a088 <HAL_TIM_ConfigClockSource>
 800471e:	4603      	mov	r3, r0
 8004720:	2b00      	cmp	r3, #0
 8004722:	d001      	beq.n	8004728 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8004724:	f7ff f998 	bl	8003a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004728:	2300      	movs	r3, #0
 800472a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800472c:	2300      	movs	r3, #0
 800472e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004730:	2300      	movs	r3, #0
 8004732:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004734:	1d3b      	adds	r3, r7, #4
 8004736:	4619      	mov	r1, r3
 8004738:	4805      	ldr	r0, [pc, #20]	@ (8004750 <MX_TIM1_Init+0xa0>)
 800473a:	f005 ff03 	bl	800a544 <HAL_TIMEx_MasterConfigSynchronization>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004744:	f7ff f988 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8004748:	bf00      	nop
 800474a:	3720      	adds	r7, #32
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	200006a4 	.word	0x200006a4
 8004754:	40010000 	.word	0x40010000

08004758 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08c      	sub	sp, #48	@ 0x30
 800475c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800475e:	f107 030c 	add.w	r3, r7, #12
 8004762:	2224      	movs	r2, #36	@ 0x24
 8004764:	2100      	movs	r1, #0
 8004766:	4618      	mov	r0, r3
 8004768:	f008 fa4b 	bl	800cc02 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800476c:	463b      	mov	r3, r7
 800476e:	2200      	movs	r2, #0
 8004770:	601a      	str	r2, [r3, #0]
 8004772:	605a      	str	r2, [r3, #4]
 8004774:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004776:	4b21      	ldr	r3, [pc, #132]	@ (80047fc <MX_TIM3_Init+0xa4>)
 8004778:	4a21      	ldr	r2, [pc, #132]	@ (8004800 <MX_TIM3_Init+0xa8>)
 800477a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800477c:	4b1f      	ldr	r3, [pc, #124]	@ (80047fc <MX_TIM3_Init+0xa4>)
 800477e:	2200      	movs	r2, #0
 8004780:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004782:	4b1e      	ldr	r3, [pc, #120]	@ (80047fc <MX_TIM3_Init+0xa4>)
 8004784:	2200      	movs	r2, #0
 8004786:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004788:	4b1c      	ldr	r3, [pc, #112]	@ (80047fc <MX_TIM3_Init+0xa4>)
 800478a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800478e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004790:	4b1a      	ldr	r3, [pc, #104]	@ (80047fc <MX_TIM3_Init+0xa4>)
 8004792:	2200      	movs	r2, #0
 8004794:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004796:	4b19      	ldr	r3, [pc, #100]	@ (80047fc <MX_TIM3_Init+0xa4>)
 8004798:	2200      	movs	r2, #0
 800479a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800479c:	2303      	movs	r3, #3
 800479e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80047a0:	2300      	movs	r3, #0
 80047a2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80047a4:	2301      	movs	r3, #1
 80047a6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80047a8:	2300      	movs	r3, #0
 80047aa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80047ac:	2300      	movs	r3, #0
 80047ae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80047b0:	2300      	movs	r3, #0
 80047b2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80047b4:	2301      	movs	r3, #1
 80047b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80047b8:	2300      	movs	r3, #0
 80047ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80047bc:	2300      	movs	r3, #0
 80047be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80047c0:	f107 030c 	add.w	r3, r7, #12
 80047c4:	4619      	mov	r1, r3
 80047c6:	480d      	ldr	r0, [pc, #52]	@ (80047fc <MX_TIM3_Init+0xa4>)
 80047c8:	f005 fa22 	bl	8009c10 <HAL_TIM_Encoder_Init>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d001      	beq.n	80047d6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80047d2:	f7ff f941 	bl	8003a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047d6:	2300      	movs	r3, #0
 80047d8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047da:	2300      	movs	r3, #0
 80047dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80047de:	463b      	mov	r3, r7
 80047e0:	4619      	mov	r1, r3
 80047e2:	4806      	ldr	r0, [pc, #24]	@ (80047fc <MX_TIM3_Init+0xa4>)
 80047e4:	f005 feae 	bl	800a544 <HAL_TIMEx_MasterConfigSynchronization>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80047ee:	f7ff f933 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80047f2:	bf00      	nop
 80047f4:	3730      	adds	r7, #48	@ 0x30
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	200006f0 	.word	0x200006f0
 8004800:	40000400 	.word	0x40000400

08004804 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b08c      	sub	sp, #48	@ 0x30
 8004808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800480a:	f107 030c 	add.w	r3, r7, #12
 800480e:	2224      	movs	r2, #36	@ 0x24
 8004810:	2100      	movs	r1, #0
 8004812:	4618      	mov	r0, r3
 8004814:	f008 f9f5 	bl	800cc02 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004818:	463b      	mov	r3, r7
 800481a:	2200      	movs	r2, #0
 800481c:	601a      	str	r2, [r3, #0]
 800481e:	605a      	str	r2, [r3, #4]
 8004820:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004822:	4b21      	ldr	r3, [pc, #132]	@ (80048a8 <MX_TIM4_Init+0xa4>)
 8004824:	4a21      	ldr	r2, [pc, #132]	@ (80048ac <MX_TIM4_Init+0xa8>)
 8004826:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004828:	4b1f      	ldr	r3, [pc, #124]	@ (80048a8 <MX_TIM4_Init+0xa4>)
 800482a:	2200      	movs	r2, #0
 800482c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800482e:	4b1e      	ldr	r3, [pc, #120]	@ (80048a8 <MX_TIM4_Init+0xa4>)
 8004830:	2200      	movs	r2, #0
 8004832:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004834:	4b1c      	ldr	r3, [pc, #112]	@ (80048a8 <MX_TIM4_Init+0xa4>)
 8004836:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800483a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800483c:	4b1a      	ldr	r3, [pc, #104]	@ (80048a8 <MX_TIM4_Init+0xa4>)
 800483e:	2200      	movs	r2, #0
 8004840:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004842:	4b19      	ldr	r3, [pc, #100]	@ (80048a8 <MX_TIM4_Init+0xa4>)
 8004844:	2200      	movs	r2, #0
 8004846:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004848:	2303      	movs	r3, #3
 800484a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800484c:	2300      	movs	r3, #0
 800484e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004850:	2301      	movs	r3, #1
 8004852:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004854:	2300      	movs	r3, #0
 8004856:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004858:	2300      	movs	r3, #0
 800485a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800485c:	2300      	movs	r3, #0
 800485e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004860:	2301      	movs	r3, #1
 8004862:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004864:	2300      	movs	r3, #0
 8004866:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004868:	2300      	movs	r3, #0
 800486a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800486c:	f107 030c 	add.w	r3, r7, #12
 8004870:	4619      	mov	r1, r3
 8004872:	480d      	ldr	r0, [pc, #52]	@ (80048a8 <MX_TIM4_Init+0xa4>)
 8004874:	f005 f9cc 	bl	8009c10 <HAL_TIM_Encoder_Init>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800487e:	f7ff f8eb 	bl	8003a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004882:	2300      	movs	r3, #0
 8004884:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004886:	2300      	movs	r3, #0
 8004888:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800488a:	463b      	mov	r3, r7
 800488c:	4619      	mov	r1, r3
 800488e:	4806      	ldr	r0, [pc, #24]	@ (80048a8 <MX_TIM4_Init+0xa4>)
 8004890:	f005 fe58 	bl	800a544 <HAL_TIMEx_MasterConfigSynchronization>
 8004894:	4603      	mov	r3, r0
 8004896:	2b00      	cmp	r3, #0
 8004898:	d001      	beq.n	800489e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800489a:	f7ff f8dd 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800489e:	bf00      	nop
 80048a0:	3730      	adds	r7, #48	@ 0x30
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	2000073c 	.word	0x2000073c
 80048ac:	40000800 	.word	0x40000800

080048b0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b088      	sub	sp, #32
 80048b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80048b6:	f107 0310 	add.w	r3, r7, #16
 80048ba:	2200      	movs	r2, #0
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	605a      	str	r2, [r3, #4]
 80048c0:	609a      	str	r2, [r3, #8]
 80048c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048c4:	1d3b      	adds	r3, r7, #4
 80048c6:	2200      	movs	r2, #0
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	605a      	str	r2, [r3, #4]
 80048cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80048ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004948 <MX_TIM5_Init+0x98>)
 80048d0:	4a1e      	ldr	r2, [pc, #120]	@ (800494c <MX_TIM5_Init+0x9c>)
 80048d2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 719;
 80048d4:	4b1c      	ldr	r3, [pc, #112]	@ (8004948 <MX_TIM5_Init+0x98>)
 80048d6:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80048da:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048dc:	4b1a      	ldr	r3, [pc, #104]	@ (8004948 <MX_TIM5_Init+0x98>)
 80048de:	2200      	movs	r2, #0
 80048e0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1999;
 80048e2:	4b19      	ldr	r3, [pc, #100]	@ (8004948 <MX_TIM5_Init+0x98>)
 80048e4:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80048e8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048ea:	4b17      	ldr	r3, [pc, #92]	@ (8004948 <MX_TIM5_Init+0x98>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048f0:	4b15      	ldr	r3, [pc, #84]	@ (8004948 <MX_TIM5_Init+0x98>)
 80048f2:	2200      	movs	r2, #0
 80048f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80048f6:	4814      	ldr	r0, [pc, #80]	@ (8004948 <MX_TIM5_Init+0x98>)
 80048f8:	f005 f8ba 	bl	8009a70 <HAL_TIM_Base_Init>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d001      	beq.n	8004906 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8004902:	f7ff f8a9 	bl	8003a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004906:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800490a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800490c:	f107 0310 	add.w	r3, r7, #16
 8004910:	4619      	mov	r1, r3
 8004912:	480d      	ldr	r0, [pc, #52]	@ (8004948 <MX_TIM5_Init+0x98>)
 8004914:	f005 fbb8 	bl	800a088 <HAL_TIM_ConfigClockSource>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d001      	beq.n	8004922 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 800491e:	f7ff f89b 	bl	8003a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004922:	2300      	movs	r3, #0
 8004924:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800492a:	1d3b      	adds	r3, r7, #4
 800492c:	4619      	mov	r1, r3
 800492e:	4806      	ldr	r0, [pc, #24]	@ (8004948 <MX_TIM5_Init+0x98>)
 8004930:	f005 fe08 	bl	800a544 <HAL_TIMEx_MasterConfigSynchronization>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800493a:	f7ff f88d 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800493e:	bf00      	nop
 8004940:	3720      	adds	r7, #32
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	20000788 	.word	0x20000788
 800494c:	40000c00 	.word	0x40000c00

08004950 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004956:	1d3b      	adds	r3, r7, #4
 8004958:	2200      	movs	r2, #0
 800495a:	601a      	str	r2, [r3, #0]
 800495c:	605a      	str	r2, [r3, #4]
 800495e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004960:	4b15      	ldr	r3, [pc, #84]	@ (80049b8 <MX_TIM6_Init+0x68>)
 8004962:	4a16      	ldr	r2, [pc, #88]	@ (80049bc <MX_TIM6_Init+0x6c>)
 8004964:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 719;
 8004966:	4b14      	ldr	r3, [pc, #80]	@ (80049b8 <MX_TIM6_Init+0x68>)
 8004968:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800496c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800496e:	4b12      	ldr	r3, [pc, #72]	@ (80049b8 <MX_TIM6_Init+0x68>)
 8004970:	2200      	movs	r2, #0
 8004972:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 19999;
 8004974:	4b10      	ldr	r3, [pc, #64]	@ (80049b8 <MX_TIM6_Init+0x68>)
 8004976:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800497a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800497c:	4b0e      	ldr	r3, [pc, #56]	@ (80049b8 <MX_TIM6_Init+0x68>)
 800497e:	2200      	movs	r2, #0
 8004980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004982:	480d      	ldr	r0, [pc, #52]	@ (80049b8 <MX_TIM6_Init+0x68>)
 8004984:	f005 f874 	bl	8009a70 <HAL_TIM_Base_Init>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d001      	beq.n	8004992 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800498e:	f7ff f863 	bl	8003a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004992:	2300      	movs	r3, #0
 8004994:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004996:	2300      	movs	r3, #0
 8004998:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800499a:	1d3b      	adds	r3, r7, #4
 800499c:	4619      	mov	r1, r3
 800499e:	4806      	ldr	r0, [pc, #24]	@ (80049b8 <MX_TIM6_Init+0x68>)
 80049a0:	f005 fdd0 	bl	800a544 <HAL_TIMEx_MasterConfigSynchronization>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 80049aa:	f7ff f855 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80049ae:	bf00      	nop
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	200007d4 	.word	0x200007d4
 80049bc:	40001000 	.word	0x40001000

080049c0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049c6:	1d3b      	adds	r3, r7, #4
 80049c8:	2200      	movs	r2, #0
 80049ca:	601a      	str	r2, [r3, #0]
 80049cc:	605a      	str	r2, [r3, #4]
 80049ce:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80049d0:	4b14      	ldr	r3, [pc, #80]	@ (8004a24 <MX_TIM7_Init+0x64>)
 80049d2:	4a15      	ldr	r2, [pc, #84]	@ (8004a28 <MX_TIM7_Init+0x68>)
 80049d4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 71;
 80049d6:	4b13      	ldr	r3, [pc, #76]	@ (8004a24 <MX_TIM7_Init+0x64>)
 80049d8:	2247      	movs	r2, #71	@ 0x47
 80049da:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049dc:	4b11      	ldr	r3, [pc, #68]	@ (8004a24 <MX_TIM7_Init+0x64>)
 80049de:	2200      	movs	r2, #0
 80049e0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 19999;
 80049e2:	4b10      	ldr	r3, [pc, #64]	@ (8004a24 <MX_TIM7_Init+0x64>)
 80049e4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80049e8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004a24 <MX_TIM7_Init+0x64>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80049f0:	480c      	ldr	r0, [pc, #48]	@ (8004a24 <MX_TIM7_Init+0x64>)
 80049f2:	f005 f83d 	bl	8009a70 <HAL_TIM_Base_Init>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80049fc:	f7ff f82c 	bl	8003a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a00:	2300      	movs	r3, #0
 8004a02:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a04:	2300      	movs	r3, #0
 8004a06:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004a08:	1d3b      	adds	r3, r7, #4
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4805      	ldr	r0, [pc, #20]	@ (8004a24 <MX_TIM7_Init+0x64>)
 8004a0e:	f005 fd99 	bl	800a544 <HAL_TIMEx_MasterConfigSynchronization>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d001      	beq.n	8004a1c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8004a18:	f7ff f81e 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004a1c:	bf00      	nop
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	20000820 	.word	0x20000820
 8004a28:	40001400 	.word	0x40001400

08004a2c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a34      	ldr	r2, [pc, #208]	@ (8004b0c <HAL_TIM_Base_MspInit+0xe0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d114      	bne.n	8004a68 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a3e:	4b34      	ldr	r3, [pc, #208]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a42:	4a33      	ldr	r2, [pc, #204]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004a44:	f043 0301 	orr.w	r3, r3, #1
 8004a48:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a4a:	4b31      	ldr	r3, [pc, #196]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a4e:	f003 0301 	and.w	r3, r3, #1
 8004a52:	617b      	str	r3, [r7, #20]
 8004a54:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 2, 0);
 8004a56:	2200      	movs	r2, #0
 8004a58:	2102      	movs	r1, #2
 8004a5a:	2019      	movs	r0, #25
 8004a5c:	f001 fe25 	bl	80066aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004a60:	2019      	movs	r0, #25
 8004a62:	f001 fe3e 	bl	80066e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8004a66:	e04c      	b.n	8004b02 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM5)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a29      	ldr	r2, [pc, #164]	@ (8004b14 <HAL_TIM_Base_MspInit+0xe8>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d114      	bne.n	8004a9c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004a72:	4b27      	ldr	r3, [pc, #156]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	4a26      	ldr	r2, [pc, #152]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004a78:	f043 0308 	orr.w	r3, r3, #8
 8004a7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a7e:	4b24      	ldr	r3, [pc, #144]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a82:	f003 0308 	and.w	r3, r3, #8
 8004a86:	613b      	str	r3, [r7, #16]
 8004a88:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	2032      	movs	r0, #50	@ 0x32
 8004a90:	f001 fe0b 	bl	80066aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004a94:	2032      	movs	r0, #50	@ 0x32
 8004a96:	f001 fe24 	bl	80066e2 <HAL_NVIC_EnableIRQ>
}
 8004a9a:	e032      	b.n	8004b02 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM6)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a1d      	ldr	r2, [pc, #116]	@ (8004b18 <HAL_TIM_Base_MspInit+0xec>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d114      	bne.n	8004ad0 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aaa:	4a19      	ldr	r2, [pc, #100]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004aac:	f043 0310 	orr.w	r3, r3, #16
 8004ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ab2:	4b17      	ldr	r3, [pc, #92]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab6:	f003 0310 	and.w	r3, r3, #16
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004abe:	2200      	movs	r2, #0
 8004ac0:	2100      	movs	r1, #0
 8004ac2:	2036      	movs	r0, #54	@ 0x36
 8004ac4:	f001 fdf1 	bl	80066aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004ac8:	2036      	movs	r0, #54	@ 0x36
 8004aca:	f001 fe0a 	bl	80066e2 <HAL_NVIC_EnableIRQ>
}
 8004ace:	e018      	b.n	8004b02 <HAL_TIM_Base_MspInit+0xd6>
  else if(tim_baseHandle->Instance==TIM7)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a11      	ldr	r2, [pc, #68]	@ (8004b1c <HAL_TIM_Base_MspInit+0xf0>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d113      	bne.n	8004b02 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004ada:	4b0d      	ldr	r3, [pc, #52]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ade:	4a0c      	ldr	r2, [pc, #48]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004ae0:	f043 0320 	orr.w	r3, r3, #32
 8004ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8004b10 <HAL_TIM_Base_MspInit+0xe4>)
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aea:	f003 0320 	and.w	r3, r3, #32
 8004aee:	60bb      	str	r3, [r7, #8]
 8004af0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8004af2:	2200      	movs	r2, #0
 8004af4:	2100      	movs	r1, #0
 8004af6:	2037      	movs	r0, #55	@ 0x37
 8004af8:	f001 fdd7 	bl	80066aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8004afc:	2037      	movs	r0, #55	@ 0x37
 8004afe:	f001 fdf0 	bl	80066e2 <HAL_NVIC_EnableIRQ>
}
 8004b02:	bf00      	nop
 8004b04:	3718      	adds	r7, #24
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	40010000 	.word	0x40010000
 8004b10:	40023800 	.word	0x40023800
 8004b14:	40000c00 	.word	0x40000c00
 8004b18:	40001000 	.word	0x40001000
 8004b1c:	40001400 	.word	0x40001400

08004b20 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b08c      	sub	sp, #48	@ 0x30
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b28:	f107 031c 	add.w	r3, r7, #28
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	601a      	str	r2, [r3, #0]
 8004b30:	605a      	str	r2, [r3, #4]
 8004b32:	609a      	str	r2, [r3, #8]
 8004b34:	60da      	str	r2, [r3, #12]
 8004b36:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a3c      	ldr	r2, [pc, #240]	@ (8004c30 <HAL_TIM_Encoder_MspInit+0x110>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d144      	bne.n	8004bcc <HAL_TIM_Encoder_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004b42:	4b3c      	ldr	r3, [pc, #240]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b46:	4a3b      	ldr	r2, [pc, #236]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004b48:	f043 0302 	orr.w	r3, r3, #2
 8004b4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b4e:	4b39      	ldr	r3, [pc, #228]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	61bb      	str	r3, [r7, #24]
 8004b58:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b5a:	4b36      	ldr	r3, [pc, #216]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5e:	4a35      	ldr	r2, [pc, #212]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004b60:	f043 0301 	orr.w	r3, r3, #1
 8004b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b66:	4b33      	ldr	r3, [pc, #204]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	617b      	str	r3, [r7, #20]
 8004b70:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b72:	4b30      	ldr	r3, [pc, #192]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b76:	4a2f      	ldr	r2, [pc, #188]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004b78:	f043 0304 	orr.w	r3, r3, #4
 8004b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004b7e:	4b2d      	ldr	r3, [pc, #180]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b82:	f003 0304 	and.w	r3, r3, #4
 8004b86:	613b      	str	r3, [r7, #16]
 8004b88:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004b8a:	2340      	movs	r3, #64	@ 0x40
 8004b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b8e:	2302      	movs	r3, #2
 8004b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b92:	2300      	movs	r3, #0
 8004b94:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b96:	2300      	movs	r3, #0
 8004b98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b9e:	f107 031c 	add.w	r3, r7, #28
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	4824      	ldr	r0, [pc, #144]	@ (8004c38 <HAL_TIM_Encoder_MspInit+0x118>)
 8004ba6:	f002 f9c1 	bl	8006f2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004baa:	2380      	movs	r3, #128	@ 0x80
 8004bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bae:	2302      	movs	r3, #2
 8004bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004bba:	2302      	movs	r3, #2
 8004bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bbe:	f107 031c 	add.w	r3, r7, #28
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	481d      	ldr	r0, [pc, #116]	@ (8004c3c <HAL_TIM_Encoder_MspInit+0x11c>)
 8004bc6:	f002 f9b1 	bl	8006f2c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004bca:	e02d      	b.n	8004c28 <HAL_TIM_Encoder_MspInit+0x108>
  else if(tim_encoderHandle->Instance==TIM4)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8004c40 <HAL_TIM_Encoder_MspInit+0x120>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d128      	bne.n	8004c28 <HAL_TIM_Encoder_MspInit+0x108>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004bd6:	4b17      	ldr	r3, [pc, #92]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bda:	4a16      	ldr	r2, [pc, #88]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004bdc:	f043 0304 	orr.w	r3, r3, #4
 8004be0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004be2:	4b14      	ldr	r3, [pc, #80]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be6:	f003 0304 	and.w	r3, r3, #4
 8004bea:	60fb      	str	r3, [r7, #12]
 8004bec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004bee:	4b11      	ldr	r3, [pc, #68]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf2:	4a10      	ldr	r2, [pc, #64]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004bf4:	f043 0308 	orr.w	r3, r3, #8
 8004bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8004c34 <HAL_TIM_Encoder_MspInit+0x114>)
 8004bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfe:	f003 0308 	and.w	r3, r3, #8
 8004c02:	60bb      	str	r3, [r7, #8]
 8004c04:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8004c06:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8004c0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c10:	2300      	movs	r3, #0
 8004c12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c14:	2300      	movs	r3, #0
 8004c16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004c18:	2302      	movs	r3, #2
 8004c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004c1c:	f107 031c 	add.w	r3, r7, #28
 8004c20:	4619      	mov	r1, r3
 8004c22:	4808      	ldr	r0, [pc, #32]	@ (8004c44 <HAL_TIM_Encoder_MspInit+0x124>)
 8004c24:	f002 f982 	bl	8006f2c <HAL_GPIO_Init>
}
 8004c28:	bf00      	nop
 8004c2a:	3730      	adds	r7, #48	@ 0x30
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40000400 	.word	0x40000400
 8004c34:	40023800 	.word	0x40023800
 8004c38:	40020000 	.word	0x40020000
 8004c3c:	40020800 	.word	0x40020800
 8004c40:	40000800 	.word	0x40000800
 8004c44:	40020c00 	.word	0x40020c00

08004c48 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004c4c:	4b14      	ldr	r3, [pc, #80]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c4e:	4a15      	ldr	r2, [pc, #84]	@ (8004ca4 <MX_USART2_UART_Init+0x5c>)
 8004c50:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004c52:	4b13      	ldr	r3, [pc, #76]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c54:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004c58:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004c5a:	4b11      	ldr	r3, [pc, #68]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004c60:	4b0f      	ldr	r3, [pc, #60]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c62:	2200      	movs	r2, #0
 8004c64:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004c66:	4b0e      	ldr	r3, [pc, #56]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c68:	2200      	movs	r2, #0
 8004c6a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c6e:	220c      	movs	r2, #12
 8004c70:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c72:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c78:	4b09      	ldr	r3, [pc, #36]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004c7e:	4b08      	ldr	r3, [pc, #32]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c80:	2200      	movs	r2, #0
 8004c82:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004c84:	4b06      	ldr	r3, [pc, #24]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004c8a:	4805      	ldr	r0, [pc, #20]	@ (8004ca0 <MX_USART2_UART_Init+0x58>)
 8004c8c:	f005 fd06 	bl	800a69c <HAL_UART_Init>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004c96:	f7fe fedf 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004c9a:	bf00      	nop
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	2000086c 	.word	0x2000086c
 8004ca4:	40004400 	.word	0x40004400

08004ca8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004cac:	4b14      	ldr	r3, [pc, #80]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004cae:	4a15      	ldr	r2, [pc, #84]	@ (8004d04 <MX_USART3_UART_Init+0x5c>)
 8004cb0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8004cb2:	4b13      	ldr	r3, [pc, #76]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004cb4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004cb8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004cba:	4b11      	ldr	r3, [pc, #68]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004ccc:	4b0c      	ldr	r3, [pc, #48]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004cce:	220c      	movs	r2, #12
 8004cd0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cd8:	4b09      	ldr	r3, [pc, #36]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004cde:	4b08      	ldr	r3, [pc, #32]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ce4:	4b06      	ldr	r3, [pc, #24]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004cea:	4805      	ldr	r0, [pc, #20]	@ (8004d00 <MX_USART3_UART_Init+0x58>)
 8004cec:	f005 fcd6 	bl	800a69c <HAL_UART_Init>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8004cf6:	f7fe feaf 	bl	8003a58 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004cfa:	bf00      	nop
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	200008f4 	.word	0x200008f4
 8004d04:	40004800 	.word	0x40004800

08004d08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b0ac      	sub	sp, #176	@ 0xb0
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d10:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004d14:	2200      	movs	r2, #0
 8004d16:	601a      	str	r2, [r3, #0]
 8004d18:	605a      	str	r2, [r3, #4]
 8004d1a:	609a      	str	r2, [r3, #8]
 8004d1c:	60da      	str	r2, [r3, #12]
 8004d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004d20:	f107 0318 	add.w	r3, r7, #24
 8004d24:	2284      	movs	r2, #132	@ 0x84
 8004d26:	2100      	movs	r1, #0
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f007 ff6a 	bl	800cc02 <memset>
  if(uartHandle->Instance==USART2)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a79      	ldr	r2, [pc, #484]	@ (8004f18 <HAL_UART_MspInit+0x210>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d171      	bne.n	8004e1c <HAL_UART_MspInit+0x114>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004d38:	2380      	movs	r3, #128	@ 0x80
 8004d3a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004d40:	f107 0318 	add.w	r3, r7, #24
 8004d44:	4618      	mov	r0, r3
 8004d46:	f003 fde7 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d001      	beq.n	8004d54 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004d50:	f7fe fe82 	bl	8003a58 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d54:	4b71      	ldr	r3, [pc, #452]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d58:	4a70      	ldr	r2, [pc, #448]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004d5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d60:	4b6e      	ldr	r3, [pc, #440]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d68:	617b      	str	r3, [r7, #20]
 8004d6a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004d6c:	4b6b      	ldr	r3, [pc, #428]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d70:	4a6a      	ldr	r2, [pc, #424]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004d72:	f043 0308 	orr.w	r3, r3, #8
 8004d76:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d78:	4b68      	ldr	r3, [pc, #416]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7c:	f003 0308 	and.w	r3, r3, #8
 8004d80:	613b      	str	r3, [r7, #16]
 8004d82:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004d84:	2360      	movs	r3, #96	@ 0x60
 8004d86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d8a:	2302      	movs	r3, #2
 8004d8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d90:	2300      	movs	r3, #0
 8004d92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d96:	2303      	movs	r3, #3
 8004d98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004d9c:	2307      	movs	r3, #7
 8004d9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004da2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004da6:	4619      	mov	r1, r3
 8004da8:	485d      	ldr	r0, [pc, #372]	@ (8004f20 <HAL_UART_MspInit+0x218>)
 8004daa:	f002 f8bf 	bl	8006f2c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004dae:	4b5d      	ldr	r3, [pc, #372]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004db0:	4a5d      	ldr	r2, [pc, #372]	@ (8004f28 <HAL_UART_MspInit+0x220>)
 8004db2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004db4:	4b5b      	ldr	r3, [pc, #364]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004db6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004dba:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004dbc:	4b59      	ldr	r3, [pc, #356]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004dc2:	4b58      	ldr	r3, [pc, #352]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004dc8:	4b56      	ldr	r3, [pc, #344]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004dca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004dce:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004dd0:	4b54      	ldr	r3, [pc, #336]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004dd6:	4b53      	ldr	r3, [pc, #332]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004dd8:	2200      	movs	r2, #0
 8004dda:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004ddc:	4b51      	ldr	r3, [pc, #324]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004de2:	4b50      	ldr	r3, [pc, #320]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004de8:	4b4e      	ldr	r3, [pc, #312]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004dee:	484d      	ldr	r0, [pc, #308]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004df0:	f001 fc92 	bl	8006718 <HAL_DMA_Init>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d001      	beq.n	8004dfe <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 8004dfa:	f7fe fe2d 	bl	8003a58 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a48      	ldr	r2, [pc, #288]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004e02:	675a      	str	r2, [r3, #116]	@ 0x74
 8004e04:	4a47      	ldr	r2, [pc, #284]	@ (8004f24 <HAL_UART_MspInit+0x21c>)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	2100      	movs	r1, #0
 8004e0e:	2026      	movs	r0, #38	@ 0x26
 8004e10:	f001 fc4b 	bl	80066aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004e14:	2026      	movs	r0, #38	@ 0x26
 8004e16:	f001 fc64 	bl	80066e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8004e1a:	e078      	b.n	8004f0e <HAL_UART_MspInit+0x206>
  else if(uartHandle->Instance==USART3)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a42      	ldr	r2, [pc, #264]	@ (8004f2c <HAL_UART_MspInit+0x224>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d173      	bne.n	8004f0e <HAL_UART_MspInit+0x206>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004e26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e2a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e30:	f107 0318 	add.w	r3, r7, #24
 8004e34:	4618      	mov	r0, r3
 8004e36:	f003 fd6f 	bl	8008918 <HAL_RCCEx_PeriphCLKConfig>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d001      	beq.n	8004e44 <HAL_UART_MspInit+0x13c>
      Error_Handler();
 8004e40:	f7fe fe0a 	bl	8003a58 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004e44:	4b35      	ldr	r3, [pc, #212]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e48:	4a34      	ldr	r2, [pc, #208]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004e4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e50:	4b32      	ldr	r3, [pc, #200]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e58:	60fb      	str	r3, [r7, #12]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e60:	4a2e      	ldr	r2, [pc, #184]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004e62:	f043 0308 	orr.w	r3, r3, #8
 8004e66:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e68:	4b2c      	ldr	r3, [pc, #176]	@ (8004f1c <HAL_UART_MspInit+0x214>)
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6c:	f003 0308 	and.w	r3, r3, #8
 8004e70:	60bb      	str	r3, [r7, #8]
 8004e72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8004e74:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004e78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004e82:	2301      	movs	r3, #1
 8004e84:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004e8e:	2307      	movs	r3, #7
 8004e90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004e94:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004e98:	4619      	mov	r1, r3
 8004e9a:	4821      	ldr	r0, [pc, #132]	@ (8004f20 <HAL_UART_MspInit+0x218>)
 8004e9c:	f002 f846 	bl	8006f2c <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8004ea0:	4b23      	ldr	r3, [pc, #140]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004ea2:	4a24      	ldr	r2, [pc, #144]	@ (8004f34 <HAL_UART_MspInit+0x22c>)
 8004ea4:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8004ea6:	4b22      	ldr	r3, [pc, #136]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004ea8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004eac:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004eae:	4b20      	ldr	r3, [pc, #128]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004eb0:	2240      	movs	r2, #64	@ 0x40
 8004eb2:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004eba:	4b1d      	ldr	r3, [pc, #116]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004ebc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ec0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ec8:	4b19      	ldr	r3, [pc, #100]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004ece:	4b18      	ldr	r3, [pc, #96]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004ed4:	4b16      	ldr	r3, [pc, #88]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004ed6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004eda:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004edc:	4b14      	ldr	r3, [pc, #80]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004ee2:	4813      	ldr	r0, [pc, #76]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004ee4:	f001 fc18 	bl	8006718 <HAL_DMA_Init>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d001      	beq.n	8004ef2 <HAL_UART_MspInit+0x1ea>
      Error_Handler();
 8004eee:	f7fe fdb3 	bl	8003a58 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a0e      	ldr	r2, [pc, #56]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004ef6:	671a      	str	r2, [r3, #112]	@ 0x70
 8004ef8:	4a0d      	ldr	r2, [pc, #52]	@ (8004f30 <HAL_UART_MspInit+0x228>)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 8004efe:	2200      	movs	r2, #0
 8004f00:	2103      	movs	r1, #3
 8004f02:	2027      	movs	r0, #39	@ 0x27
 8004f04:	f001 fbd1 	bl	80066aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004f08:	2027      	movs	r0, #39	@ 0x27
 8004f0a:	f001 fbea 	bl	80066e2 <HAL_NVIC_EnableIRQ>
}
 8004f0e:	bf00      	nop
 8004f10:	37b0      	adds	r7, #176	@ 0xb0
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	40004400 	.word	0x40004400
 8004f1c:	40023800 	.word	0x40023800
 8004f20:	40020c00 	.word	0x40020c00
 8004f24:	2000097c 	.word	0x2000097c
 8004f28:	40026088 	.word	0x40026088
 8004f2c:	40004800 	.word	0x40004800
 8004f30:	200009dc 	.word	0x200009dc
 8004f34:	40026058 	.word	0x40026058

08004f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004f38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004f70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004f3c:	480d      	ldr	r0, [pc, #52]	@ (8004f74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004f3e:	490e      	ldr	r1, [pc, #56]	@ (8004f78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004f40:	4a0e      	ldr	r2, [pc, #56]	@ (8004f7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f44:	e002      	b.n	8004f4c <LoopCopyDataInit>

08004f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f4a:	3304      	adds	r3, #4

08004f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f50:	d3f9      	bcc.n	8004f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f52:	4a0b      	ldr	r2, [pc, #44]	@ (8004f80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004f54:	4c0b      	ldr	r4, [pc, #44]	@ (8004f84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f58:	e001      	b.n	8004f5e <LoopFillZerobss>

08004f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f5c:	3204      	adds	r2, #4

08004f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f60:	d3fb      	bcc.n	8004f5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004f62:	f7ff fb93 	bl	800468c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f66:	f007 feb7 	bl	800ccd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f6a:	f7fe fc8d 	bl	8003888 <main>
  bx  lr    
 8004f6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004f70:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f78:	200002b8 	.word	0x200002b8
  ldr r2, =_sidata
 8004f7c:	08011120 	.word	0x08011120
  ldr r2, =_sbss
 8004f80:	200002b8 	.word	0x200002b8
  ldr r4, =_ebss
 8004f84:	20000b8c 	.word	0x20000b8c

08004f88 <CAN1_RX1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f88:	e7fe      	b.n	8004f88 <CAN1_RX1_IRQHandler>

08004f8a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f8e:	2003      	movs	r0, #3
 8004f90:	f001 fb80 	bl	8006694 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f94:	2000      	movs	r0, #0
 8004f96:	f000 f805 	bl	8004fa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f9a:	f7ff f9dd 	bl	8004358 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004fac:	4b12      	ldr	r3, [pc, #72]	@ (8004ff8 <HAL_InitTick+0x54>)
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	4b12      	ldr	r3, [pc, #72]	@ (8004ffc <HAL_InitTick+0x58>)
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	4619      	mov	r1, r3
 8004fb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004fba:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f001 fb9b 	bl	80066fe <HAL_SYSTICK_Config>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e00e      	b.n	8004ff0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b0f      	cmp	r3, #15
 8004fd6:	d80a      	bhi.n	8004fee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fd8:	2200      	movs	r2, #0
 8004fda:	6879      	ldr	r1, [r7, #4]
 8004fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8004fe0:	f001 fb63 	bl	80066aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fe4:	4a06      	ldr	r2, [pc, #24]	@ (8005000 <HAL_InitTick+0x5c>)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
 8004fec:	e000      	b.n	8004ff0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3708      	adds	r7, #8
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	200000d0 	.word	0x200000d0
 8004ffc:	200000d8 	.word	0x200000d8
 8005000:	200000d4 	.word	0x200000d4

08005004 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005004:	b480      	push	{r7}
 8005006:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005008:	4b06      	ldr	r3, [pc, #24]	@ (8005024 <HAL_IncTick+0x20>)
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	461a      	mov	r2, r3
 800500e:	4b06      	ldr	r3, [pc, #24]	@ (8005028 <HAL_IncTick+0x24>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4413      	add	r3, r2
 8005014:	4a04      	ldr	r2, [pc, #16]	@ (8005028 <HAL_IncTick+0x24>)
 8005016:	6013      	str	r3, [r2, #0]
}
 8005018:	bf00      	nop
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	200000d8 	.word	0x200000d8
 8005028:	20000a3c 	.word	0x20000a3c

0800502c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800502c:	b480      	push	{r7}
 800502e:	af00      	add	r7, sp, #0
  return uwTick;
 8005030:	4b03      	ldr	r3, [pc, #12]	@ (8005040 <HAL_GetTick+0x14>)
 8005032:	681b      	ldr	r3, [r3, #0]
}
 8005034:	4618      	mov	r0, r3
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	20000a3c 	.word	0x20000a3c

08005044 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800504c:	f7ff ffee 	bl	800502c <HAL_GetTick>
 8005050:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800505c:	d005      	beq.n	800506a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800505e:	4b0a      	ldr	r3, [pc, #40]	@ (8005088 <HAL_Delay+0x44>)
 8005060:	781b      	ldrb	r3, [r3, #0]
 8005062:	461a      	mov	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4413      	add	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800506a:	bf00      	nop
 800506c:	f7ff ffde 	bl	800502c <HAL_GetTick>
 8005070:	4602      	mov	r2, r0
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	429a      	cmp	r2, r3
 800507a:	d8f7      	bhi.n	800506c <HAL_Delay+0x28>
  {
  }
}
 800507c:	bf00      	nop
 800507e:	bf00      	nop
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	200000d8 	.word	0x200000d8

0800508c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005094:	2300      	movs	r3, #0
 8005096:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e031      	b.n	8005106 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d109      	bne.n	80050be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f7fc f80c 	bl	80010c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050c2:	f003 0310 	and.w	r3, r3, #16
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d116      	bne.n	80050f8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80050ce:	4b10      	ldr	r3, [pc, #64]	@ (8005110 <HAL_ADC_Init+0x84>)
 80050d0:	4013      	ands	r3, r2
 80050d2:	f043 0202 	orr.w	r2, r3, #2
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 fa9e 	bl	800561c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ea:	f023 0303 	bic.w	r3, r3, #3
 80050ee:	f043 0201 	orr.w	r2, r3, #1
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	641a      	str	r2, [r3, #64]	@ 0x40
 80050f6:	e001      	b.n	80050fc <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005104:	7bfb      	ldrb	r3, [r7, #15]
}
 8005106:	4618      	mov	r0, r3
 8005108:	3710      	adds	r7, #16
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	ffffeefd 	.word	0xffffeefd

08005114 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b086      	sub	sp, #24
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 800511c:	2300      	movs	r3, #0
 800511e:	617b      	str	r3, [r7, #20]
 8005120:	2300      	movs	r3, #0
 8005122:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f003 0302 	and.w	r3, r3, #2
 800513a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	f003 0320 	and.w	r3, r3, #32
 8005142:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d049      	beq.n	80051de <HAL_ADC_IRQHandler+0xca>
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d046      	beq.n	80051de <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005154:	f003 0310 	and.w	r3, r3, #16
 8005158:	2b00      	cmp	r3, #0
 800515a:	d105      	bne.n	8005168 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005160:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d12b      	bne.n	80051ce <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800517a:	2b00      	cmp	r3, #0
 800517c:	d127      	bne.n	80051ce <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005184:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005188:	2b00      	cmp	r3, #0
 800518a:	d006      	beq.n	800519a <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005196:	2b00      	cmp	r3, #0
 8005198:	d119      	bne.n	80051ce <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 0220 	bic.w	r2, r2, #32
 80051a8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d105      	bne.n	80051ce <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c6:	f043 0201 	orr.w	r2, r3, #1
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f8b0 	bl	8005334 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f06f 0212 	mvn.w	r2, #18
 80051dc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f003 0304 	and.w	r3, r3, #4
 80051e4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ec:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d057      	beq.n	80052a4 <HAL_ADC_IRQHandler+0x190>
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d054      	beq.n	80052a4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fe:	f003 0310 	and.w	r3, r3, #16
 8005202:	2b00      	cmp	r3, #0
 8005204:	d105      	bne.n	8005212 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d139      	bne.n	8005294 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005226:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800522a:	2b00      	cmp	r3, #0
 800522c:	d006      	beq.n	800523c <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8005238:	2b00      	cmp	r3, #0
 800523a:	d12b      	bne.n	8005294 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8005246:	2b00      	cmp	r3, #0
 8005248:	d124      	bne.n	8005294 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005254:	2b00      	cmp	r3, #0
 8005256:	d11d      	bne.n	8005294 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800525c:	2b00      	cmp	r3, #0
 800525e:	d119      	bne.n	8005294 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800526e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005274:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005284:	2b00      	cmp	r3, #0
 8005286:	d105      	bne.n	8005294 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528c:	f043 0201 	orr.w	r2, r3, #1
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f000 fabb 	bl	8005810 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f06f 020c 	mvn.w	r2, #12
 80052a2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052b2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d017      	beq.n	80052ea <HAL_ADC_IRQHandler+0x1d6>
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d014      	beq.n	80052ea <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d10d      	bne.n	80052ea <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 f834 	bl	8005348 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f06f 0201 	mvn.w	r2, #1
 80052e8:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80052f8:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d015      	beq.n	800532c <HAL_ADC_IRQHandler+0x218>
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d012      	beq.n	800532c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800530a:	f043 0202 	orr.w	r2, r3, #2
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f06f 0220 	mvn.w	r2, #32
 800531a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 f81d 	bl	800535c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f06f 0220 	mvn.w	r2, #32
 800532a:	601a      	str	r2, [r3, #0]
  }
}
 800532c:	bf00      	nop
 800532e:	3718      	adds	r7, #24
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800533c:	bf00      	nop
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005350:	bf00      	nop
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005364:	bf00      	nop
 8005366:	370c      	adds	r7, #12
 8005368:	46bd      	mov	sp, r7
 800536a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536e:	4770      	bx	lr

08005370 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800537a:	2300      	movs	r3, #0
 800537c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005384:	2b01      	cmp	r3, #1
 8005386:	d101      	bne.n	800538c <HAL_ADC_ConfigChannel+0x1c>
 8005388:	2302      	movs	r3, #2
 800538a:	e136      	b.n	80055fa <HAL_ADC_ConfigChannel+0x28a>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2b09      	cmp	r3, #9
 800539a:	d93a      	bls.n	8005412 <HAL_ADC_ConfigChannel+0xa2>
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053a4:	d035      	beq.n	8005412 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	68d9      	ldr	r1, [r3, #12]
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	461a      	mov	r2, r3
 80053b4:	4613      	mov	r3, r2
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	4413      	add	r3, r2
 80053ba:	3b1e      	subs	r3, #30
 80053bc:	2207      	movs	r2, #7
 80053be:	fa02 f303 	lsl.w	r3, r2, r3
 80053c2:	43da      	mvns	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	400a      	ands	r2, r1
 80053ca:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a8d      	ldr	r2, [pc, #564]	@ (8005608 <HAL_ADC_ConfigChannel+0x298>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d10a      	bne.n	80053ec <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68d9      	ldr	r1, [r3, #12]
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	061a      	lsls	r2, r3, #24
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	430a      	orrs	r2, r1
 80053e8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80053ea:	e035      	b.n	8005458 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68d9      	ldr	r1, [r3, #12]
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	689a      	ldr	r2, [r3, #8]
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	4618      	mov	r0, r3
 80053fe:	4603      	mov	r3, r0
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	4403      	add	r3, r0
 8005404:	3b1e      	subs	r3, #30
 8005406:	409a      	lsls	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	430a      	orrs	r2, r1
 800540e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005410:	e022      	b.n	8005458 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6919      	ldr	r1, [r3, #16]
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	b29b      	uxth	r3, r3
 800541e:	461a      	mov	r2, r3
 8005420:	4613      	mov	r3, r2
 8005422:	005b      	lsls	r3, r3, #1
 8005424:	4413      	add	r3, r2
 8005426:	2207      	movs	r2, #7
 8005428:	fa02 f303 	lsl.w	r3, r2, r3
 800542c:	43da      	mvns	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	400a      	ands	r2, r1
 8005434:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	6919      	ldr	r1, [r3, #16]
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	689a      	ldr	r2, [r3, #8]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	b29b      	uxth	r3, r3
 8005446:	4618      	mov	r0, r3
 8005448:	4603      	mov	r3, r0
 800544a:	005b      	lsls	r3, r3, #1
 800544c:	4403      	add	r3, r0
 800544e:	409a      	lsls	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	2b06      	cmp	r3, #6
 800545e:	d824      	bhi.n	80054aa <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	685a      	ldr	r2, [r3, #4]
 800546a:	4613      	mov	r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	4413      	add	r3, r2
 8005470:	3b05      	subs	r3, #5
 8005472:	221f      	movs	r2, #31
 8005474:	fa02 f303 	lsl.w	r3, r2, r3
 8005478:	43da      	mvns	r2, r3
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	400a      	ands	r2, r1
 8005480:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	b29b      	uxth	r3, r3
 800548e:	4618      	mov	r0, r3
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	685a      	ldr	r2, [r3, #4]
 8005494:	4613      	mov	r3, r2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	3b05      	subs	r3, #5
 800549c:	fa00 f203 	lsl.w	r2, r0, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80054a8:	e04c      	b.n	8005544 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	685b      	ldr	r3, [r3, #4]
 80054ae:	2b0c      	cmp	r3, #12
 80054b0:	d824      	bhi.n	80054fc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	4613      	mov	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	4413      	add	r3, r2
 80054c2:	3b23      	subs	r3, #35	@ 0x23
 80054c4:	221f      	movs	r2, #31
 80054c6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ca:	43da      	mvns	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	400a      	ands	r2, r1
 80054d2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	b29b      	uxth	r3, r3
 80054e0:	4618      	mov	r0, r3
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	4613      	mov	r3, r2
 80054e8:	009b      	lsls	r3, r3, #2
 80054ea:	4413      	add	r3, r2
 80054ec:	3b23      	subs	r3, #35	@ 0x23
 80054ee:	fa00 f203 	lsl.w	r2, r0, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80054fa:	e023      	b.n	8005544 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	685a      	ldr	r2, [r3, #4]
 8005506:	4613      	mov	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	4413      	add	r3, r2
 800550c:	3b41      	subs	r3, #65	@ 0x41
 800550e:	221f      	movs	r2, #31
 8005510:	fa02 f303 	lsl.w	r3, r2, r3
 8005514:	43da      	mvns	r2, r3
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	400a      	ands	r2, r1
 800551c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	b29b      	uxth	r3, r3
 800552a:	4618      	mov	r0, r3
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	4613      	mov	r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4413      	add	r3, r2
 8005536:	3b41      	subs	r3, #65	@ 0x41
 8005538:	fa00 f203 	lsl.w	r2, r0, r3
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a30      	ldr	r2, [pc, #192]	@ (800560c <HAL_ADC_ConfigChannel+0x29c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d10a      	bne.n	8005564 <HAL_ADC_ConfigChannel+0x1f4>
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005556:	d105      	bne.n	8005564 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005558:	4b2d      	ldr	r3, [pc, #180]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	4a2c      	ldr	r2, [pc, #176]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 800555e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005562:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a28      	ldr	r2, [pc, #160]	@ (800560c <HAL_ADC_ConfigChannel+0x29c>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d10f      	bne.n	800558e <HAL_ADC_ConfigChannel+0x21e>
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	2b12      	cmp	r3, #18
 8005574:	d10b      	bne.n	800558e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005576:	4b26      	ldr	r3, [pc, #152]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	4a25      	ldr	r2, [pc, #148]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 800557c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005580:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8005582:	4b23      	ldr	r3, [pc, #140]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	4a22      	ldr	r2, [pc, #136]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 8005588:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800558c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a1e      	ldr	r2, [pc, #120]	@ (800560c <HAL_ADC_ConfigChannel+0x29c>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d12b      	bne.n	80055f0 <HAL_ADC_ConfigChannel+0x280>
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a1a      	ldr	r2, [pc, #104]	@ (8005608 <HAL_ADC_ConfigChannel+0x298>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d003      	beq.n	80055aa <HAL_ADC_ConfigChannel+0x23a>
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2b11      	cmp	r3, #17
 80055a8:	d122      	bne.n	80055f0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80055aa:	4b19      	ldr	r3, [pc, #100]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	4a18      	ldr	r2, [pc, #96]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 80055b0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80055b4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80055b6:	4b16      	ldr	r3, [pc, #88]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	4a15      	ldr	r2, [pc, #84]	@ (8005610 <HAL_ADC_ConfigChannel+0x2a0>)
 80055bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80055c0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a10      	ldr	r2, [pc, #64]	@ (8005608 <HAL_ADC_ConfigChannel+0x298>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d111      	bne.n	80055f0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80055cc:	4b11      	ldr	r3, [pc, #68]	@ (8005614 <HAL_ADC_ConfigChannel+0x2a4>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a11      	ldr	r2, [pc, #68]	@ (8005618 <HAL_ADC_ConfigChannel+0x2a8>)
 80055d2:	fba2 2303 	umull	r2, r3, r2, r3
 80055d6:	0c9a      	lsrs	r2, r3, #18
 80055d8:	4613      	mov	r3, r2
 80055da:	009b      	lsls	r3, r3, #2
 80055dc:	4413      	add	r3, r2
 80055de:	005b      	lsls	r3, r3, #1
 80055e0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80055e2:	e002      	b.n	80055ea <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	3b01      	subs	r3, #1
 80055e8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1f9      	bne.n	80055e4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80055f8:	2300      	movs	r3, #0
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	10000012 	.word	0x10000012
 800560c:	40012000 	.word	0x40012000
 8005610:	40012300 	.word	0x40012300
 8005614:	200000d0 	.word	0x200000d0
 8005618:	431bde83 	.word	0x431bde83

0800561c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800561c:	b480      	push	{r7}
 800561e:	b083      	sub	sp, #12
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005624:	4b78      	ldr	r3, [pc, #480]	@ (8005808 <ADC_Init+0x1ec>)
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	4a77      	ldr	r2, [pc, #476]	@ (8005808 <ADC_Init+0x1ec>)
 800562a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800562e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005630:	4b75      	ldr	r3, [pc, #468]	@ (8005808 <ADC_Init+0x1ec>)
 8005632:	685a      	ldr	r2, [r3, #4]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	4973      	ldr	r1, [pc, #460]	@ (8005808 <ADC_Init+0x1ec>)
 800563a:	4313      	orrs	r3, r2
 800563c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800564c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	6859      	ldr	r1, [r3, #4]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	021a      	lsls	r2, r3, #8
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	430a      	orrs	r2, r1
 8005660:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005670:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	6859      	ldr	r1, [r3, #4]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	430a      	orrs	r2, r1
 8005682:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	689a      	ldr	r2, [r3, #8]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005692:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	6899      	ldr	r1, [r3, #8]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	68da      	ldr	r2, [r3, #12]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	430a      	orrs	r2, r1
 80056a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056aa:	4a58      	ldr	r2, [pc, #352]	@ (800580c <ADC_Init+0x1f0>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d022      	beq.n	80056f6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689a      	ldr	r2, [r3, #8]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80056be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6899      	ldr	r1, [r3, #8]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689a      	ldr	r2, [r3, #8]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80056e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	6899      	ldr	r1, [r3, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	609a      	str	r2, [r3, #8]
 80056f4:	e00f      	b.n	8005716 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	689a      	ldr	r2, [r3, #8]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005704:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005714:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	689a      	ldr	r2, [r3, #8]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f022 0202 	bic.w	r2, r2, #2
 8005724:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6899      	ldr	r1, [r3, #8]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	005a      	lsls	r2, r3, #1
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d01b      	beq.n	800577c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005752:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	685a      	ldr	r2, [r3, #4]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005762:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	6859      	ldr	r1, [r3, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800576e:	3b01      	subs	r3, #1
 8005770:	035a      	lsls	r2, r3, #13
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	605a      	str	r2, [r3, #4]
 800577a:	e007      	b.n	800578c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	685a      	ldr	r2, [r3, #4]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800578a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800579a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	3b01      	subs	r3, #1
 80057a8:	051a      	lsls	r2, r3, #20
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	689a      	ldr	r2, [r3, #8]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80057c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6899      	ldr	r1, [r3, #8]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80057ce:	025a      	lsls	r2, r3, #9
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	430a      	orrs	r2, r1
 80057d6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	689a      	ldr	r2, [r3, #8]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	6899      	ldr	r1, [r3, #8]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	029a      	lsls	r2, r3, #10
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	609a      	str	r2, [r3, #8]
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr
 8005808:	40012300 	.word	0x40012300
 800580c:	0f000001 	.word	0x0f000001

08005810 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e0ed      	b.n	8005a12 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 3020 	ldrb.w	r3, [r3, #32]
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d102      	bne.n	8005848 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7fb fcf2 	bl	800122c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f042 0201 	orr.w	r2, r2, #1
 8005856:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005858:	f7ff fbe8 	bl	800502c <HAL_GetTick>
 800585c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800585e:	e012      	b.n	8005886 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005860:	f7ff fbe4 	bl	800502c <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b0a      	cmp	r3, #10
 800586c:	d90b      	bls.n	8005886 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005872:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2205      	movs	r2, #5
 800587e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e0c5      	b.n	8005a12 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f003 0301 	and.w	r3, r3, #1
 8005890:	2b00      	cmp	r3, #0
 8005892:	d0e5      	beq.n	8005860 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0202 	bic.w	r2, r2, #2
 80058a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058a4:	f7ff fbc2 	bl	800502c <HAL_GetTick>
 80058a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80058aa:	e012      	b.n	80058d2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80058ac:	f7ff fbbe 	bl	800502c <HAL_GetTick>
 80058b0:	4602      	mov	r2, r0
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	1ad3      	subs	r3, r2, r3
 80058b6:	2b0a      	cmp	r3, #10
 80058b8:	d90b      	bls.n	80058d2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058be:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2205      	movs	r2, #5
 80058ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e09f      	b.n	8005a12 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f003 0302 	and.w	r3, r3, #2
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d1e5      	bne.n	80058ac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	7e1b      	ldrb	r3, [r3, #24]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d108      	bne.n	80058fa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80058f6:	601a      	str	r2, [r3, #0]
 80058f8:	e007      	b.n	800590a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005908:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	7e5b      	ldrb	r3, [r3, #25]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d108      	bne.n	8005924 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681a      	ldr	r2, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005920:	601a      	str	r2, [r3, #0]
 8005922:	e007      	b.n	8005934 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005932:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	7e9b      	ldrb	r3, [r3, #26]
 8005938:	2b01      	cmp	r3, #1
 800593a:	d108      	bne.n	800594e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f042 0220 	orr.w	r2, r2, #32
 800594a:	601a      	str	r2, [r3, #0]
 800594c:	e007      	b.n	800595e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f022 0220 	bic.w	r2, r2, #32
 800595c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	7edb      	ldrb	r3, [r3, #27]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d108      	bne.n	8005978 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f022 0210 	bic.w	r2, r2, #16
 8005974:	601a      	str	r2, [r3, #0]
 8005976:	e007      	b.n	8005988 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f042 0210 	orr.w	r2, r2, #16
 8005986:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	7f1b      	ldrb	r3, [r3, #28]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d108      	bne.n	80059a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f042 0208 	orr.w	r2, r2, #8
 800599e:	601a      	str	r2, [r3, #0]
 80059a0:	e007      	b.n	80059b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f022 0208 	bic.w	r2, r2, #8
 80059b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	7f5b      	ldrb	r3, [r3, #29]
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	d108      	bne.n	80059cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f042 0204 	orr.w	r2, r2, #4
 80059c8:	601a      	str	r2, [r3, #0]
 80059ca:	e007      	b.n	80059dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f022 0204 	bic.w	r2, r2, #4
 80059da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689a      	ldr	r2, [r3, #8]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	431a      	orrs	r2, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	431a      	orrs	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	695b      	ldr	r3, [r3, #20]
 80059f0:	ea42 0103 	orr.w	r1, r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	1e5a      	subs	r2, r3, #1
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	430a      	orrs	r2, r1
 8005a00:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
	...

08005a1c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b087      	sub	sp, #28
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
 8005a24:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a32:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005a34:	7cfb      	ldrb	r3, [r7, #19]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d003      	beq.n	8005a42 <HAL_CAN_ConfigFilter+0x26>
 8005a3a:	7cfb      	ldrb	r3, [r7, #19]
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	f040 80be 	bne.w	8005bbe <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005a42:	4b65      	ldr	r3, [pc, #404]	@ (8005bd8 <HAL_CAN_ConfigFilter+0x1bc>)
 8005a44:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005a4c:	f043 0201 	orr.w	r2, r3, #1
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005a5c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a70:	021b      	lsls	r3, r3, #8
 8005a72:	431a      	orrs	r2, r3
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	f003 031f 	and.w	r3, r3, #31
 8005a82:	2201      	movs	r2, #1
 8005a84:	fa02 f303 	lsl.w	r3, r2, r3
 8005a88:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	43db      	mvns	r3, r3
 8005a94:	401a      	ands	r2, r3
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	69db      	ldr	r3, [r3, #28]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d123      	bne.n	8005aec <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	43db      	mvns	r3, r3
 8005aae:	401a      	ands	r2, r3
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005ac2:	683a      	ldr	r2, [r7, #0]
 8005ac4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005ac6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	3248      	adds	r2, #72	@ 0x48
 8005acc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005ae0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005ae2:	6979      	ldr	r1, [r7, #20]
 8005ae4:	3348      	adds	r3, #72	@ 0x48
 8005ae6:	00db      	lsls	r3, r3, #3
 8005ae8:	440b      	add	r3, r1
 8005aea:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d122      	bne.n	8005b3a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	431a      	orrs	r2, r3
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b10:	683a      	ldr	r2, [r7, #0]
 8005b12:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005b14:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	3248      	adds	r2, #72	@ 0x48
 8005b1a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005b2e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005b30:	6979      	ldr	r1, [r7, #20]
 8005b32:	3348      	adds	r3, #72	@ 0x48
 8005b34:	00db      	lsls	r3, r3, #3
 8005b36:	440b      	add	r3, r1
 8005b38:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d109      	bne.n	8005b56 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	43db      	mvns	r3, r3
 8005b4c:	401a      	ands	r2, r3
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8005b54:	e007      	b.n	8005b66 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	691b      	ldr	r3, [r3, #16]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d109      	bne.n	8005b82 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	43db      	mvns	r3, r3
 8005b78:	401a      	ands	r2, r3
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8005b80:	e007      	b.n	8005b92 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	6a1b      	ldr	r3, [r3, #32]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d107      	bne.n	8005baa <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	431a      	orrs	r2, r3
 8005ba4:	697b      	ldr	r3, [r7, #20]
 8005ba6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8005bb0:	f023 0201 	bic.w	r2, r3, #1
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	e006      	b.n	8005bcc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
  }
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	371c      	adds	r7, #28
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr
 8005bd8:	40006400 	.word	0x40006400

08005bdc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b084      	sub	sp, #16
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d12e      	bne.n	8005c4e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f022 0201 	bic.w	r2, r2, #1
 8005c06:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005c08:	f7ff fa10 	bl	800502c <HAL_GetTick>
 8005c0c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005c0e:	e012      	b.n	8005c36 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005c10:	f7ff fa0c 	bl	800502c <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	2b0a      	cmp	r3, #10
 8005c1c:	d90b      	bls.n	8005c36 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c22:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2205      	movs	r2, #5
 8005c2e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e012      	b.n	8005c5c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f003 0301 	and.w	r3, r3, #1
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1e5      	bne.n	8005c10 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	e006      	b.n	8005c5c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c52:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
  }
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b089      	sub	sp, #36	@ 0x24
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]
 8005c70:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c78:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005c82:	7ffb      	ldrb	r3, [r7, #31]
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d003      	beq.n	8005c90 <HAL_CAN_AddTxMessage+0x2c>
 8005c88:	7ffb      	ldrb	r3, [r7, #31]
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	f040 80ad 	bne.w	8005dea <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10a      	bne.n	8005cb0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d105      	bne.n	8005cb0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 8095 	beq.w	8005dda <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005cb0:	69bb      	ldr	r3, [r7, #24]
 8005cb2:	0e1b      	lsrs	r3, r3, #24
 8005cb4:	f003 0303 	and.w	r3, r3, #3
 8005cb8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005cba:	2201      	movs	r2, #1
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	409a      	lsls	r2, r3
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10d      	bne.n	8005ce8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005cd6:	68f9      	ldr	r1, [r7, #12]
 8005cd8:	6809      	ldr	r1, [r1, #0]
 8005cda:	431a      	orrs	r2, r3
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	3318      	adds	r3, #24
 8005ce0:	011b      	lsls	r3, r3, #4
 8005ce2:	440b      	add	r3, r1
 8005ce4:	601a      	str	r2, [r3, #0]
 8005ce6:	e00f      	b.n	8005d08 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005cf2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005cf8:	68f9      	ldr	r1, [r7, #12]
 8005cfa:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005cfc:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	3318      	adds	r3, #24
 8005d02:	011b      	lsls	r3, r3, #4
 8005d04:	440b      	add	r3, r1
 8005d06:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6819      	ldr	r1, [r3, #0]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	691a      	ldr	r2, [r3, #16]
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	3318      	adds	r3, #24
 8005d14:	011b      	lsls	r3, r3, #4
 8005d16:	440b      	add	r3, r1
 8005d18:	3304      	adds	r3, #4
 8005d1a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	7d1b      	ldrb	r3, [r3, #20]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d111      	bne.n	8005d48 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	3318      	adds	r3, #24
 8005d2c:	011b      	lsls	r3, r3, #4
 8005d2e:	4413      	add	r3, r2
 8005d30:	3304      	adds	r3, #4
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	6811      	ldr	r1, [r2, #0]
 8005d38:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	3318      	adds	r3, #24
 8005d40:	011b      	lsls	r3, r3, #4
 8005d42:	440b      	add	r3, r1
 8005d44:	3304      	adds	r3, #4
 8005d46:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	3307      	adds	r3, #7
 8005d4c:	781b      	ldrb	r3, [r3, #0]
 8005d4e:	061a      	lsls	r2, r3, #24
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3306      	adds	r3, #6
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	041b      	lsls	r3, r3, #16
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	3305      	adds	r3, #5
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	021b      	lsls	r3, r3, #8
 8005d62:	4313      	orrs	r3, r2
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	3204      	adds	r2, #4
 8005d68:	7812      	ldrb	r2, [r2, #0]
 8005d6a:	4610      	mov	r0, r2
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	6811      	ldr	r1, [r2, #0]
 8005d70:	ea43 0200 	orr.w	r2, r3, r0
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	011b      	lsls	r3, r3, #4
 8005d78:	440b      	add	r3, r1
 8005d7a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8005d7e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	3303      	adds	r3, #3
 8005d84:	781b      	ldrb	r3, [r3, #0]
 8005d86:	061a      	lsls	r2, r3, #24
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	3302      	adds	r3, #2
 8005d8c:	781b      	ldrb	r3, [r3, #0]
 8005d8e:	041b      	lsls	r3, r3, #16
 8005d90:	431a      	orrs	r2, r3
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	3301      	adds	r3, #1
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	021b      	lsls	r3, r3, #8
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	687a      	ldr	r2, [r7, #4]
 8005d9e:	7812      	ldrb	r2, [r2, #0]
 8005da0:	4610      	mov	r0, r2
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	6811      	ldr	r1, [r2, #0]
 8005da6:	ea43 0200 	orr.w	r2, r3, r0
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	011b      	lsls	r3, r3, #4
 8005dae:	440b      	add	r3, r1
 8005db0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8005db4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	3318      	adds	r3, #24
 8005dbe:	011b      	lsls	r3, r3, #4
 8005dc0:	4413      	add	r3, r2
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68fa      	ldr	r2, [r7, #12]
 8005dc6:	6811      	ldr	r1, [r2, #0]
 8005dc8:	f043 0201 	orr.w	r2, r3, #1
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	3318      	adds	r3, #24
 8005dd0:	011b      	lsls	r3, r3, #4
 8005dd2:	440b      	add	r3, r1
 8005dd4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	e00e      	b.n	8005df8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dde:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e006      	b.n	8005df8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dee:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
  }
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3724      	adds	r7, #36	@ 0x24
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	60f8      	str	r0, [r7, #12]
 8005e0c:	60b9      	str	r1, [r7, #8]
 8005e0e:	607a      	str	r2, [r7, #4]
 8005e10:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e18:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005e1a:	7dfb      	ldrb	r3, [r7, #23]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d003      	beq.n	8005e28 <HAL_CAN_GetRxMessage+0x24>
 8005e20:	7dfb      	ldrb	r3, [r7, #23]
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	f040 8103 	bne.w	800602e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10e      	bne.n	8005e4c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	f003 0303 	and.w	r3, r3, #3
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d116      	bne.n	8005e6a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e40:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e0f7      	b.n	800603c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	f003 0303 	and.w	r3, r3, #3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d107      	bne.n	8005e6a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e0e8      	b.n	800603c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	331b      	adds	r3, #27
 8005e72:	011b      	lsls	r3, r3, #4
 8005e74:	4413      	add	r3, r2
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0204 	and.w	r2, r3, #4
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10c      	bne.n	8005ea2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	331b      	adds	r3, #27
 8005e90:	011b      	lsls	r3, r3, #4
 8005e92:	4413      	add	r3, r2
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	0d5b      	lsrs	r3, r3, #21
 8005e98:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	601a      	str	r2, [r3, #0]
 8005ea0:	e00b      	b.n	8005eba <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	331b      	adds	r3, #27
 8005eaa:	011b      	lsls	r3, r3, #4
 8005eac:	4413      	add	r3, r2
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	08db      	lsrs	r3, r3, #3
 8005eb2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	331b      	adds	r3, #27
 8005ec2:	011b      	lsls	r3, r3, #4
 8005ec4:	4413      	add	r3, r2
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0202 	and.w	r2, r3, #2
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	331b      	adds	r3, #27
 8005ed8:	011b      	lsls	r3, r3, #4
 8005eda:	4413      	add	r3, r2
 8005edc:	3304      	adds	r3, #4
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0308 	and.w	r3, r3, #8
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d003      	beq.n	8005ef0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2208      	movs	r2, #8
 8005eec:	611a      	str	r2, [r3, #16]
 8005eee:	e00b      	b.n	8005f08 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	331b      	adds	r3, #27
 8005ef8:	011b      	lsls	r3, r3, #4
 8005efa:	4413      	add	r3, r2
 8005efc:	3304      	adds	r3, #4
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 020f 	and.w	r2, r3, #15
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	331b      	adds	r3, #27
 8005f10:	011b      	lsls	r3, r3, #4
 8005f12:	4413      	add	r3, r2
 8005f14:	3304      	adds	r3, #4
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	0a1b      	lsrs	r3, r3, #8
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	331b      	adds	r3, #27
 8005f28:	011b      	lsls	r3, r3, #4
 8005f2a:	4413      	add	r3, r2
 8005f2c:	3304      	adds	r3, #4
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	0c1b      	lsrs	r3, r3, #16
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	011b      	lsls	r3, r3, #4
 8005f40:	4413      	add	r3, r2
 8005f42:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	b2da      	uxtb	r2, r3
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	011b      	lsls	r3, r3, #4
 8005f56:	4413      	add	r3, r2
 8005f58:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	0a1a      	lsrs	r2, r3, #8
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	3301      	adds	r3, #1
 8005f64:	b2d2      	uxtb	r2, r2
 8005f66:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	011b      	lsls	r3, r3, #4
 8005f70:	4413      	add	r3, r2
 8005f72:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	0c1a      	lsrs	r2, r3, #16
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	3302      	adds	r3, #2
 8005f7e:	b2d2      	uxtb	r2, r2
 8005f80:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	011b      	lsls	r3, r3, #4
 8005f8a:	4413      	add	r3, r2
 8005f8c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	0e1a      	lsrs	r2, r3, #24
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	3303      	adds	r3, #3
 8005f98:	b2d2      	uxtb	r2, r2
 8005f9a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	011b      	lsls	r3, r3, #4
 8005fa4:	4413      	add	r3, r2
 8005fa6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	3304      	adds	r3, #4
 8005fb0:	b2d2      	uxtb	r2, r2
 8005fb2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	011b      	lsls	r3, r3, #4
 8005fbc:	4413      	add	r3, r2
 8005fbe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	0a1a      	lsrs	r2, r3, #8
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	3305      	adds	r3, #5
 8005fca:	b2d2      	uxtb	r2, r2
 8005fcc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	011b      	lsls	r3, r3, #4
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	0c1a      	lsrs	r2, r3, #16
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	3306      	adds	r3, #6
 8005fe4:	b2d2      	uxtb	r2, r2
 8005fe6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	011b      	lsls	r3, r3, #4
 8005ff0:	4413      	add	r3, r2
 8005ff2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	0e1a      	lsrs	r2, r3, #24
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	3307      	adds	r3, #7
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d108      	bne.n	800601a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68da      	ldr	r2, [r3, #12]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f042 0220 	orr.w	r2, r2, #32
 8006016:	60da      	str	r2, [r3, #12]
 8006018:	e007      	b.n	800602a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	691a      	ldr	r2, [r3, #16]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f042 0220 	orr.w	r2, r2, #32
 8006028:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800602a:	2300      	movs	r3, #0
 800602c:	e006      	b.n	800603c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006032:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
  }
}
 800603c:	4618      	mov	r0, r3
 800603e:	371c      	adds	r7, #28
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006048:	b480      	push	{r7}
 800604a:	b085      	sub	sp, #20
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006058:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800605a:	7bfb      	ldrb	r3, [r7, #15]
 800605c:	2b01      	cmp	r3, #1
 800605e:	d002      	beq.n	8006066 <HAL_CAN_ActivateNotification+0x1e>
 8006060:	7bfb      	ldrb	r3, [r7, #15]
 8006062:	2b02      	cmp	r3, #2
 8006064:	d109      	bne.n	800607a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	6959      	ldr	r1, [r3, #20]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	683a      	ldr	r2, [r7, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006076:	2300      	movs	r3, #0
 8006078:	e006      	b.n	8006088 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
  }
}
 8006088:	4618      	mov	r0, r3
 800608a:	3714      	adds	r7, #20
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b08a      	sub	sp, #40	@ 0x28
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800609c:	2300      	movs	r3, #0
 800609e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	695b      	ldr	r3, [r3, #20]
 80060a6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68db      	ldr	r3, [r3, #12]
 80060be:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	691b      	ldr	r3, [r3, #16]
 80060c6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	699b      	ldr	r3, [r3, #24]
 80060ce:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80060d0:	6a3b      	ldr	r3, [r7, #32]
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d07c      	beq.n	80061d4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	f003 0301 	and.w	r3, r3, #1
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d023      	beq.n	800612c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2201      	movs	r2, #1
 80060ea:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f983 	bl	8006402 <HAL_CAN_TxMailbox0CompleteCallback>
 80060fc:	e016      	b.n	800612c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	f003 0304 	and.w	r3, r3, #4
 8006104:	2b00      	cmp	r3, #0
 8006106:	d004      	beq.n	8006112 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800610a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800610e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006110:	e00c      	b.n	800612c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	f003 0308 	and.w	r3, r3, #8
 8006118:	2b00      	cmp	r3, #0
 800611a:	d004      	beq.n	8006126 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800611c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800611e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006122:	627b      	str	r3, [r7, #36]	@ 0x24
 8006124:	e002      	b.n	800612c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f989 	bl	800643e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800612c:	69bb      	ldr	r3, [r7, #24]
 800612e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006132:	2b00      	cmp	r3, #0
 8006134:	d024      	beq.n	8006180 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800613e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006146:	2b00      	cmp	r3, #0
 8006148:	d003      	beq.n	8006152 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f963 	bl	8006416 <HAL_CAN_TxMailbox1CompleteCallback>
 8006150:	e016      	b.n	8006180 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006158:	2b00      	cmp	r3, #0
 800615a:	d004      	beq.n	8006166 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800615c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006162:	627b      	str	r3, [r7, #36]	@ 0x24
 8006164:	e00c      	b.n	8006180 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800616c:	2b00      	cmp	r3, #0
 800616e:	d004      	beq.n	800617a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006172:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006176:	627b      	str	r3, [r7, #36]	@ 0x24
 8006178:	e002      	b.n	8006180 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 f969 	bl	8006452 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006186:	2b00      	cmp	r3, #0
 8006188:	d024      	beq.n	80061d4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006192:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8006194:	69bb      	ldr	r3, [r7, #24]
 8006196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800619a:	2b00      	cmp	r3, #0
 800619c:	d003      	beq.n	80061a6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f943 	bl	800642a <HAL_CAN_TxMailbox2CompleteCallback>
 80061a4:	e016      	b.n	80061d4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80061a6:	69bb      	ldr	r3, [r7, #24]
 80061a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d004      	beq.n	80061ba <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80061b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80061b8:	e00c      	b.n	80061d4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80061ba:	69bb      	ldr	r3, [r7, #24]
 80061bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d004      	beq.n	80061ce <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80061c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80061cc:	e002      	b.n	80061d4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f949 	bl	8006466 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80061d4:	6a3b      	ldr	r3, [r7, #32]
 80061d6:	f003 0308 	and.w	r3, r3, #8
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00c      	beq.n	80061f8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	f003 0310 	and.w	r3, r3, #16
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d007      	beq.n	80061f8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80061e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80061ee:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2210      	movs	r2, #16
 80061f6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80061f8:	6a3b      	ldr	r3, [r7, #32]
 80061fa:	f003 0304 	and.w	r3, r3, #4
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d00b      	beq.n	800621a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	f003 0308 	and.w	r3, r3, #8
 8006208:	2b00      	cmp	r3, #0
 800620a:	d006      	beq.n	800621a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2208      	movs	r2, #8
 8006212:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f000 f930 	bl	800647a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800621a:	6a3b      	ldr	r3, [r7, #32]
 800621c:	f003 0302 	and.w	r3, r3, #2
 8006220:	2b00      	cmp	r3, #0
 8006222:	d009      	beq.n	8006238 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	f003 0303 	and.w	r3, r3, #3
 800622e:	2b00      	cmp	r3, #0
 8006230:	d002      	beq.n	8006238 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f7fb ffd4 	bl	80021e0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006238:	6a3b      	ldr	r3, [r7, #32]
 800623a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00c      	beq.n	800625c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	f003 0310 	and.w	r3, r3, #16
 8006248:	2b00      	cmp	r3, #0
 800624a:	d007      	beq.n	800625c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800624c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006252:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	2210      	movs	r2, #16
 800625a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800625c:	6a3b      	ldr	r3, [r7, #32]
 800625e:	f003 0320 	and.w	r3, r3, #32
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00b      	beq.n	800627e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	f003 0308 	and.w	r3, r3, #8
 800626c:	2b00      	cmp	r3, #0
 800626e:	d006      	beq.n	800627e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2208      	movs	r2, #8
 8006276:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006278:	6878      	ldr	r0, [r7, #4]
 800627a:	f000 f912 	bl	80064a2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800627e:	6a3b      	ldr	r3, [r7, #32]
 8006280:	f003 0310 	and.w	r3, r3, #16
 8006284:	2b00      	cmp	r3, #0
 8006286:	d009      	beq.n	800629c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	691b      	ldr	r3, [r3, #16]
 800628e:	f003 0303 	and.w	r3, r3, #3
 8006292:	2b00      	cmp	r3, #0
 8006294:	d002      	beq.n	800629c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f8f9 	bl	800648e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800629c:	6a3b      	ldr	r3, [r7, #32]
 800629e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00b      	beq.n	80062be <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80062a6:	69fb      	ldr	r3, [r7, #28]
 80062a8:	f003 0310 	and.w	r3, r3, #16
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d006      	beq.n	80062be <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2210      	movs	r2, #16
 80062b6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f000 f8fc 	bl	80064b6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80062be:	6a3b      	ldr	r3, [r7, #32]
 80062c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d00b      	beq.n	80062e0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	f003 0308 	and.w	r3, r3, #8
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d006      	beq.n	80062e0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	2208      	movs	r2, #8
 80062d8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 f8f5 	bl	80064ca <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d07b      	beq.n	80063e2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	f003 0304 	and.w	r3, r3, #4
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d072      	beq.n	80063da <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80062f4:	6a3b      	ldr	r3, [r7, #32]
 80062f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d008      	beq.n	8006310 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006304:	2b00      	cmp	r3, #0
 8006306:	d003      	beq.n	8006310 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630a:	f043 0301 	orr.w	r3, r3, #1
 800630e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006310:	6a3b      	ldr	r3, [r7, #32]
 8006312:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006316:	2b00      	cmp	r3, #0
 8006318:	d008      	beq.n	800632c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006320:	2b00      	cmp	r3, #0
 8006322:	d003      	beq.n	800632c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006326:	f043 0302 	orr.w	r3, r3, #2
 800632a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800632c:	6a3b      	ldr	r3, [r7, #32]
 800632e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006332:	2b00      	cmp	r3, #0
 8006334:	d008      	beq.n	8006348 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800633c:	2b00      	cmp	r3, #0
 800633e:	d003      	beq.n	8006348 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006342:	f043 0304 	orr.w	r3, r3, #4
 8006346:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006348:	6a3b      	ldr	r3, [r7, #32]
 800634a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800634e:	2b00      	cmp	r3, #0
 8006350:	d043      	beq.n	80063da <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006358:	2b00      	cmp	r3, #0
 800635a:	d03e      	beq.n	80063da <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006362:	2b60      	cmp	r3, #96	@ 0x60
 8006364:	d02b      	beq.n	80063be <HAL_CAN_IRQHandler+0x32a>
 8006366:	2b60      	cmp	r3, #96	@ 0x60
 8006368:	d82e      	bhi.n	80063c8 <HAL_CAN_IRQHandler+0x334>
 800636a:	2b50      	cmp	r3, #80	@ 0x50
 800636c:	d022      	beq.n	80063b4 <HAL_CAN_IRQHandler+0x320>
 800636e:	2b50      	cmp	r3, #80	@ 0x50
 8006370:	d82a      	bhi.n	80063c8 <HAL_CAN_IRQHandler+0x334>
 8006372:	2b40      	cmp	r3, #64	@ 0x40
 8006374:	d019      	beq.n	80063aa <HAL_CAN_IRQHandler+0x316>
 8006376:	2b40      	cmp	r3, #64	@ 0x40
 8006378:	d826      	bhi.n	80063c8 <HAL_CAN_IRQHandler+0x334>
 800637a:	2b30      	cmp	r3, #48	@ 0x30
 800637c:	d010      	beq.n	80063a0 <HAL_CAN_IRQHandler+0x30c>
 800637e:	2b30      	cmp	r3, #48	@ 0x30
 8006380:	d822      	bhi.n	80063c8 <HAL_CAN_IRQHandler+0x334>
 8006382:	2b10      	cmp	r3, #16
 8006384:	d002      	beq.n	800638c <HAL_CAN_IRQHandler+0x2f8>
 8006386:	2b20      	cmp	r3, #32
 8006388:	d005      	beq.n	8006396 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800638a:	e01d      	b.n	80063c8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800638c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800638e:	f043 0308 	orr.w	r3, r3, #8
 8006392:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8006394:	e019      	b.n	80063ca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006398:	f043 0310 	orr.w	r3, r3, #16
 800639c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800639e:	e014      	b.n	80063ca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80063a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a2:	f043 0320 	orr.w	r3, r3, #32
 80063a6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80063a8:	e00f      	b.n	80063ca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80063aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063b0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80063b2:	e00a      	b.n	80063ca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80063b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063ba:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80063bc:	e005      	b.n	80063ca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80063be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063c4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80063c6:	e000      	b.n	80063ca <HAL_CAN_IRQHandler+0x336>
            break;
 80063c8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	699a      	ldr	r2, [r3, #24]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80063d8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	2204      	movs	r2, #4
 80063e0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80063e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d008      	beq.n	80063fa <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80063ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ee:	431a      	orrs	r2, r3
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f000 f872 	bl	80064de <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80063fa:	bf00      	nop
 80063fc:	3728      	adds	r7, #40	@ 0x28
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}

08006402 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006402:	b480      	push	{r7}
 8006404:	b083      	sub	sp, #12
 8006406:	af00      	add	r7, sp, #0
 8006408:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800640a:	bf00      	nop
 800640c:	370c      	adds	r7, #12
 800640e:	46bd      	mov	sp, r7
 8006410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006414:	4770      	bx	lr

08006416 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006416:	b480      	push	{r7}
 8006418:	b083      	sub	sp, #12
 800641a:	af00      	add	r7, sp, #0
 800641c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800641e:	bf00      	nop
 8006420:	370c      	adds	r7, #12
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800642a:	b480      	push	{r7}
 800642c:	b083      	sub	sp, #12
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006432:	bf00      	nop
 8006434:	370c      	adds	r7, #12
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr

0800643e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800643e:	b480      	push	{r7}
 8006440:	b083      	sub	sp, #12
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006446:	bf00      	nop
 8006448:	370c      	adds	r7, #12
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr

08006452 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006452:	b480      	push	{r7}
 8006454:	b083      	sub	sp, #12
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800645a:	bf00      	nop
 800645c:	370c      	adds	r7, #12
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr

08006466 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006466:	b480      	push	{r7}
 8006468:	b083      	sub	sp, #12
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800646e:	bf00      	nop
 8006470:	370c      	adds	r7, #12
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr

0800647a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800647a:	b480      	push	{r7}
 800647c:	b083      	sub	sp, #12
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006482:	bf00      	nop
 8006484:	370c      	adds	r7, #12
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr

0800648e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800648e:	b480      	push	{r7}
 8006490:	b083      	sub	sp, #12
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006496:	bf00      	nop
 8006498:	370c      	adds	r7, #12
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr

080064a2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80064a2:	b480      	push	{r7}
 80064a4:	b083      	sub	sp, #12
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80064aa:	bf00      	nop
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b083      	sub	sp, #12
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80064be:	bf00      	nop
 80064c0:	370c      	adds	r7, #12
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80064ca:	b480      	push	{r7}
 80064cc:	b083      	sub	sp, #12
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80064d2:	bf00      	nop
 80064d4:	370c      	adds	r7, #12
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80064de:	b480      	push	{r7}
 80064e0:	b083      	sub	sp, #12
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80064e6:	bf00      	nop
 80064e8:	370c      	adds	r7, #12
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr
	...

080064f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f003 0307 	and.w	r3, r3, #7
 8006502:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006504:	4b0b      	ldr	r3, [pc, #44]	@ (8006534 <__NVIC_SetPriorityGrouping+0x40>)
 8006506:	68db      	ldr	r3, [r3, #12]
 8006508:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006510:	4013      	ands	r3, r2
 8006512:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800651c:	4b06      	ldr	r3, [pc, #24]	@ (8006538 <__NVIC_SetPriorityGrouping+0x44>)
 800651e:	4313      	orrs	r3, r2
 8006520:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006522:	4a04      	ldr	r2, [pc, #16]	@ (8006534 <__NVIC_SetPriorityGrouping+0x40>)
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	60d3      	str	r3, [r2, #12]
}
 8006528:	bf00      	nop
 800652a:	3714      	adds	r7, #20
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr
 8006534:	e000ed00 	.word	0xe000ed00
 8006538:	05fa0000 	.word	0x05fa0000

0800653c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800653c:	b480      	push	{r7}
 800653e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006540:	4b04      	ldr	r3, [pc, #16]	@ (8006554 <__NVIC_GetPriorityGrouping+0x18>)
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	0a1b      	lsrs	r3, r3, #8
 8006546:	f003 0307 	and.w	r3, r3, #7
}
 800654a:	4618      	mov	r0, r3
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	e000ed00 	.word	0xe000ed00

08006558 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	4603      	mov	r3, r0
 8006560:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006566:	2b00      	cmp	r3, #0
 8006568:	db0b      	blt.n	8006582 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800656a:	79fb      	ldrb	r3, [r7, #7]
 800656c:	f003 021f 	and.w	r2, r3, #31
 8006570:	4907      	ldr	r1, [pc, #28]	@ (8006590 <__NVIC_EnableIRQ+0x38>)
 8006572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006576:	095b      	lsrs	r3, r3, #5
 8006578:	2001      	movs	r0, #1
 800657a:	fa00 f202 	lsl.w	r2, r0, r2
 800657e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006582:	bf00      	nop
 8006584:	370c      	adds	r7, #12
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	e000e100 	.word	0xe000e100

08006594 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006594:	b480      	push	{r7}
 8006596:	b083      	sub	sp, #12
 8006598:	af00      	add	r7, sp, #0
 800659a:	4603      	mov	r3, r0
 800659c:	6039      	str	r1, [r7, #0]
 800659e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80065a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	db0a      	blt.n	80065be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	b2da      	uxtb	r2, r3
 80065ac:	490c      	ldr	r1, [pc, #48]	@ (80065e0 <__NVIC_SetPriority+0x4c>)
 80065ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065b2:	0112      	lsls	r2, r2, #4
 80065b4:	b2d2      	uxtb	r2, r2
 80065b6:	440b      	add	r3, r1
 80065b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80065bc:	e00a      	b.n	80065d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	b2da      	uxtb	r2, r3
 80065c2:	4908      	ldr	r1, [pc, #32]	@ (80065e4 <__NVIC_SetPriority+0x50>)
 80065c4:	79fb      	ldrb	r3, [r7, #7]
 80065c6:	f003 030f 	and.w	r3, r3, #15
 80065ca:	3b04      	subs	r3, #4
 80065cc:	0112      	lsls	r2, r2, #4
 80065ce:	b2d2      	uxtb	r2, r2
 80065d0:	440b      	add	r3, r1
 80065d2:	761a      	strb	r2, [r3, #24]
}
 80065d4:	bf00      	nop
 80065d6:	370c      	adds	r7, #12
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr
 80065e0:	e000e100 	.word	0xe000e100
 80065e4:	e000ed00 	.word	0xe000ed00

080065e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b089      	sub	sp, #36	@ 0x24
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f003 0307 	and.w	r3, r3, #7
 80065fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	f1c3 0307 	rsb	r3, r3, #7
 8006602:	2b04      	cmp	r3, #4
 8006604:	bf28      	it	cs
 8006606:	2304      	movcs	r3, #4
 8006608:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	3304      	adds	r3, #4
 800660e:	2b06      	cmp	r3, #6
 8006610:	d902      	bls.n	8006618 <NVIC_EncodePriority+0x30>
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	3b03      	subs	r3, #3
 8006616:	e000      	b.n	800661a <NVIC_EncodePriority+0x32>
 8006618:	2300      	movs	r3, #0
 800661a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800661c:	f04f 32ff 	mov.w	r2, #4294967295
 8006620:	69bb      	ldr	r3, [r7, #24]
 8006622:	fa02 f303 	lsl.w	r3, r2, r3
 8006626:	43da      	mvns	r2, r3
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	401a      	ands	r2, r3
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006630:	f04f 31ff 	mov.w	r1, #4294967295
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	fa01 f303 	lsl.w	r3, r1, r3
 800663a:	43d9      	mvns	r1, r3
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006640:	4313      	orrs	r3, r2
         );
}
 8006642:	4618      	mov	r0, r3
 8006644:	3724      	adds	r7, #36	@ 0x24
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr
	...

08006650 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	3b01      	subs	r3, #1
 800665c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006660:	d301      	bcc.n	8006666 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006662:	2301      	movs	r3, #1
 8006664:	e00f      	b.n	8006686 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006666:	4a0a      	ldr	r2, [pc, #40]	@ (8006690 <SysTick_Config+0x40>)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	3b01      	subs	r3, #1
 800666c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800666e:	210f      	movs	r1, #15
 8006670:	f04f 30ff 	mov.w	r0, #4294967295
 8006674:	f7ff ff8e 	bl	8006594 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006678:	4b05      	ldr	r3, [pc, #20]	@ (8006690 <SysTick_Config+0x40>)
 800667a:	2200      	movs	r2, #0
 800667c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800667e:	4b04      	ldr	r3, [pc, #16]	@ (8006690 <SysTick_Config+0x40>)
 8006680:	2207      	movs	r2, #7
 8006682:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006684:	2300      	movs	r3, #0
}
 8006686:	4618      	mov	r0, r3
 8006688:	3708      	adds	r7, #8
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	e000e010 	.word	0xe000e010

08006694 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b082      	sub	sp, #8
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	f7ff ff29 	bl	80064f4 <__NVIC_SetPriorityGrouping>
}
 80066a2:	bf00      	nop
 80066a4:	3708      	adds	r7, #8
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}

080066aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80066aa:	b580      	push	{r7, lr}
 80066ac:	b086      	sub	sp, #24
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	4603      	mov	r3, r0
 80066b2:	60b9      	str	r1, [r7, #8]
 80066b4:	607a      	str	r2, [r7, #4]
 80066b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80066b8:	2300      	movs	r3, #0
 80066ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80066bc:	f7ff ff3e 	bl	800653c <__NVIC_GetPriorityGrouping>
 80066c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	68b9      	ldr	r1, [r7, #8]
 80066c6:	6978      	ldr	r0, [r7, #20]
 80066c8:	f7ff ff8e 	bl	80065e8 <NVIC_EncodePriority>
 80066cc:	4602      	mov	r2, r0
 80066ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80066d2:	4611      	mov	r1, r2
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7ff ff5d 	bl	8006594 <__NVIC_SetPriority>
}
 80066da:	bf00      	nop
 80066dc:	3718      	adds	r7, #24
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}

080066e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066e2:	b580      	push	{r7, lr}
 80066e4:	b082      	sub	sp, #8
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	4603      	mov	r3, r0
 80066ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80066ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066f0:	4618      	mov	r0, r3
 80066f2:	f7ff ff31 	bl	8006558 <__NVIC_EnableIRQ>
}
 80066f6:	bf00      	nop
 80066f8:	3708      	adds	r7, #8
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}

080066fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80066fe:	b580      	push	{r7, lr}
 8006700:	b082      	sub	sp, #8
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f7ff ffa2 	bl	8006650 <SysTick_Config>
 800670c:	4603      	mov	r3, r0
}
 800670e:	4618      	mov	r0, r3
 8006710:	3708      	adds	r7, #8
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}
	...

08006718 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b086      	sub	sp, #24
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006720:	2300      	movs	r3, #0
 8006722:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006724:	f7fe fc82 	bl	800502c <HAL_GetTick>
 8006728:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d101      	bne.n	8006734 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e099      	b.n	8006868 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2202      	movs	r2, #2
 8006738:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2200      	movs	r2, #0
 8006740:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f022 0201 	bic.w	r2, r2, #1
 8006752:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006754:	e00f      	b.n	8006776 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006756:	f7fe fc69 	bl	800502c <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b05      	cmp	r3, #5
 8006762:	d908      	bls.n	8006776 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2220      	movs	r2, #32
 8006768:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2203      	movs	r2, #3
 800676e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e078      	b.n	8006868 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1e8      	bne.n	8006756 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800678c:	697a      	ldr	r2, [r7, #20]
 800678e:	4b38      	ldr	r3, [pc, #224]	@ (8006870 <HAL_DMA_Init+0x158>)
 8006790:	4013      	ands	r3, r2
 8006792:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685a      	ldr	r2, [r3, #4]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	689b      	ldr	r3, [r3, #8]
 800679c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80067a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	691b      	ldr	r3, [r3, #16]
 80067a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80067ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80067ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6a1b      	ldr	r3, [r3, #32]
 80067c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80067c2:	697a      	ldr	r2, [r7, #20]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067cc:	2b04      	cmp	r3, #4
 80067ce:	d107      	bne.n	80067e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067d8:	4313      	orrs	r3, r2
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	4313      	orrs	r3, r2
 80067de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	697a      	ldr	r2, [r7, #20]
 80067e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	695b      	ldr	r3, [r3, #20]
 80067ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	f023 0307 	bic.w	r3, r3, #7
 80067f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067fc:	697a      	ldr	r2, [r7, #20]
 80067fe:	4313      	orrs	r3, r2
 8006800:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006806:	2b04      	cmp	r3, #4
 8006808:	d117      	bne.n	800683a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680e:	697a      	ldr	r2, [r7, #20]
 8006810:	4313      	orrs	r3, r2
 8006812:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00e      	beq.n	800683a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 fb09 	bl	8006e34 <DMA_CheckFifoParam>
 8006822:	4603      	mov	r3, r0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d008      	beq.n	800683a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2240      	movs	r2, #64	@ 0x40
 800682c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006836:	2301      	movs	r3, #1
 8006838:	e016      	b.n	8006868 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	697a      	ldr	r2, [r7, #20]
 8006840:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 fac0 	bl	8006dc8 <DMA_CalcBaseAndBitshift>
 8006848:	4603      	mov	r3, r0
 800684a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006850:	223f      	movs	r2, #63	@ 0x3f
 8006852:	409a      	lsls	r2, r3
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2201      	movs	r2, #1
 8006862:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3718      	adds	r7, #24
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}
 8006870:	f010803f 	.word	0xf010803f

08006874 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b086      	sub	sp, #24
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
 8006880:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006882:	2300      	movs	r3, #0
 8006884:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800688a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006892:	2b01      	cmp	r3, #1
 8006894:	d101      	bne.n	800689a <HAL_DMA_Start_IT+0x26>
 8006896:	2302      	movs	r3, #2
 8006898:	e048      	b.n	800692c <HAL_DMA_Start_IT+0xb8>
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2201      	movs	r2, #1
 800689e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d137      	bne.n	800691e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2202      	movs	r2, #2
 80068b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2200      	movs	r2, #0
 80068ba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	68b9      	ldr	r1, [r7, #8]
 80068c2:	68f8      	ldr	r0, [r7, #12]
 80068c4:	f000 fa52 	bl	8006d6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068cc:	223f      	movs	r2, #63	@ 0x3f
 80068ce:	409a      	lsls	r2, r3
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f042 0216 	orr.w	r2, r2, #22
 80068e2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	695a      	ldr	r2, [r3, #20]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80068f2:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d007      	beq.n	800690c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f042 0208 	orr.w	r2, r2, #8
 800690a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f042 0201 	orr.w	r2, r2, #1
 800691a:	601a      	str	r2, [r3, #0]
 800691c:	e005      	b.n	800692a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006926:	2302      	movs	r3, #2
 8006928:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800692a:	7dfb      	ldrb	r3, [r7, #23]
}
 800692c:	4618      	mov	r0, r3
 800692e:	3718      	adds	r7, #24
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006940:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006942:	f7fe fb73 	bl	800502c <HAL_GetTick>
 8006946:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800694e:	b2db      	uxtb	r3, r3
 8006950:	2b02      	cmp	r3, #2
 8006952:	d008      	beq.n	8006966 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2280      	movs	r2, #128	@ 0x80
 8006958:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e052      	b.n	8006a0c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	681a      	ldr	r2, [r3, #0]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f022 0216 	bic.w	r2, r2, #22
 8006974:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	695a      	ldr	r2, [r3, #20]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006984:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800698a:	2b00      	cmp	r3, #0
 800698c:	d103      	bne.n	8006996 <HAL_DMA_Abort+0x62>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006992:	2b00      	cmp	r3, #0
 8006994:	d007      	beq.n	80069a6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f022 0208 	bic.w	r2, r2, #8
 80069a4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f022 0201 	bic.w	r2, r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069b6:	e013      	b.n	80069e0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80069b8:	f7fe fb38 	bl	800502c <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	2b05      	cmp	r3, #5
 80069c4:	d90c      	bls.n	80069e0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2220      	movs	r2, #32
 80069ca:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2203      	movs	r2, #3
 80069d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e015      	b.n	8006a0c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1e4      	bne.n	80069b8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069f2:	223f      	movs	r2, #63	@ 0x3f
 80069f4:	409a      	lsls	r2, r3
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3710      	adds	r7, #16
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006a22:	b2db      	uxtb	r3, r3
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d004      	beq.n	8006a32 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2280      	movs	r2, #128	@ 0x80
 8006a2c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e00c      	b.n	8006a4c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2205      	movs	r2, #5
 8006a36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f022 0201 	bic.w	r2, r2, #1
 8006a48:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006a4a:	2300      	movs	r3, #0
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b086      	sub	sp, #24
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8006a60:	2300      	movs	r3, #0
 8006a62:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8006a64:	4b8e      	ldr	r3, [pc, #568]	@ (8006ca0 <HAL_DMA_IRQHandler+0x248>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a8e      	ldr	r2, [pc, #568]	@ (8006ca4 <HAL_DMA_IRQHandler+0x24c>)
 8006a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a6e:	0a9b      	lsrs	r3, r3, #10
 8006a70:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a76:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a82:	2208      	movs	r2, #8
 8006a84:	409a      	lsls	r2, r3
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	4013      	ands	r3, r2
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d01a      	beq.n	8006ac4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0304 	and.w	r3, r3, #4
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d013      	beq.n	8006ac4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f022 0204 	bic.w	r2, r2, #4
 8006aaa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ab0:	2208      	movs	r2, #8
 8006ab2:	409a      	lsls	r2, r3
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006abc:	f043 0201 	orr.w	r2, r3, #1
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ac8:	2201      	movs	r2, #1
 8006aca:	409a      	lsls	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	4013      	ands	r3, r2
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d012      	beq.n	8006afa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00b      	beq.n	8006afa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	409a      	lsls	r2, r3
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af2:	f043 0202 	orr.w	r2, r3, #2
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006afe:	2204      	movs	r2, #4
 8006b00:	409a      	lsls	r2, r3
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	4013      	ands	r3, r2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d012      	beq.n	8006b30 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00b      	beq.n	8006b30 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b1c:	2204      	movs	r2, #4
 8006b1e:	409a      	lsls	r2, r3
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b28:	f043 0204 	orr.w	r2, r3, #4
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b34:	2210      	movs	r2, #16
 8006b36:	409a      	lsls	r2, r3
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d043      	beq.n	8006bc8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0308 	and.w	r3, r3, #8
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d03c      	beq.n	8006bc8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b52:	2210      	movs	r2, #16
 8006b54:	409a      	lsls	r2, r3
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d018      	beq.n	8006b9a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d108      	bne.n	8006b88 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d024      	beq.n	8006bc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	4798      	blx	r3
 8006b86:	e01f      	b.n	8006bc8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d01b      	beq.n	8006bc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	4798      	blx	r3
 8006b98:	e016      	b.n	8006bc8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d107      	bne.n	8006bb8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f022 0208 	bic.w	r2, r2, #8
 8006bb6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d003      	beq.n	8006bc8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bcc:	2220      	movs	r2, #32
 8006bce:	409a      	lsls	r2, r3
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 808f 	beq.w	8006cf8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 0310 	and.w	r3, r3, #16
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	f000 8087 	beq.w	8006cf8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bee:	2220      	movs	r2, #32
 8006bf0:	409a      	lsls	r2, r3
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b05      	cmp	r3, #5
 8006c00:	d136      	bne.n	8006c70 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f022 0216 	bic.w	r2, r2, #22
 8006c10:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	695a      	ldr	r2, [r3, #20]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006c20:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d103      	bne.n	8006c32 <HAL_DMA_IRQHandler+0x1da>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d007      	beq.n	8006c42 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f022 0208 	bic.w	r2, r2, #8
 8006c40:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c46:	223f      	movs	r2, #63	@ 0x3f
 8006c48:	409a      	lsls	r2, r3
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2201      	movs	r2, #1
 8006c52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d07e      	beq.n	8006d64 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	4798      	blx	r3
        }
        return;
 8006c6e:	e079      	b.n	8006d64 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d01d      	beq.n	8006cba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d10d      	bne.n	8006ca8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d031      	beq.n	8006cf8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	4798      	blx	r3
 8006c9c:	e02c      	b.n	8006cf8 <HAL_DMA_IRQHandler+0x2a0>
 8006c9e:	bf00      	nop
 8006ca0:	200000d0 	.word	0x200000d0
 8006ca4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d023      	beq.n	8006cf8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	4798      	blx	r3
 8006cb8:	e01e      	b.n	8006cf8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d10f      	bne.n	8006ce8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f022 0210 	bic.w	r2, r2, #16
 8006cd6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d003      	beq.n	8006cf8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d032      	beq.n	8006d66 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d04:	f003 0301 	and.w	r3, r3, #1
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d022      	beq.n	8006d52 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2205      	movs	r2, #5
 8006d10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f022 0201 	bic.w	r2, r2, #1
 8006d22:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	3301      	adds	r3, #1
 8006d28:	60bb      	str	r3, [r7, #8]
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	429a      	cmp	r2, r3
 8006d2e:	d307      	bcc.n	8006d40 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f003 0301 	and.w	r3, r3, #1
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d1f2      	bne.n	8006d24 <HAL_DMA_IRQHandler+0x2cc>
 8006d3e:	e000      	b.n	8006d42 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006d40:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d005      	beq.n	8006d66 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	4798      	blx	r3
 8006d62:	e000      	b.n	8006d66 <HAL_DMA_IRQHandler+0x30e>
        return;
 8006d64:	bf00      	nop
    }
  }
}
 8006d66:	3718      	adds	r7, #24
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b085      	sub	sp, #20
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	60f8      	str	r0, [r7, #12]
 8006d74:	60b9      	str	r1, [r7, #8]
 8006d76:	607a      	str	r2, [r7, #4]
 8006d78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006d88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	683a      	ldr	r2, [r7, #0]
 8006d90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	2b40      	cmp	r3, #64	@ 0x40
 8006d98:	d108      	bne.n	8006dac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68ba      	ldr	r2, [r7, #8]
 8006da8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006daa:	e007      	b.n	8006dbc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	68ba      	ldr	r2, [r7, #8]
 8006db2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	60da      	str	r2, [r3, #12]
}
 8006dbc:	bf00      	nop
 8006dbe:	3714      	adds	r7, #20
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	3b10      	subs	r3, #16
 8006dd8:	4a13      	ldr	r2, [pc, #76]	@ (8006e28 <DMA_CalcBaseAndBitshift+0x60>)
 8006dda:	fba2 2303 	umull	r2, r3, r2, r3
 8006dde:	091b      	lsrs	r3, r3, #4
 8006de0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006de2:	4a12      	ldr	r2, [pc, #72]	@ (8006e2c <DMA_CalcBaseAndBitshift+0x64>)
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	4413      	add	r3, r2
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	461a      	mov	r2, r3
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2b03      	cmp	r3, #3
 8006df4:	d908      	bls.n	8006e08 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8006e30 <DMA_CalcBaseAndBitshift+0x68>)
 8006dfe:	4013      	ands	r3, r2
 8006e00:	1d1a      	adds	r2, r3, #4
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	659a      	str	r2, [r3, #88]	@ 0x58
 8006e06:	e006      	b.n	8006e16 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	4b08      	ldr	r3, [pc, #32]	@ (8006e30 <DMA_CalcBaseAndBitshift+0x68>)
 8006e10:	4013      	ands	r3, r2
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3714      	adds	r7, #20
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr
 8006e26:	bf00      	nop
 8006e28:	aaaaaaab 	.word	0xaaaaaaab
 8006e2c:	08010c6c 	.word	0x08010c6c
 8006e30:	fffffc00 	.word	0xfffffc00

08006e34 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e44:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	699b      	ldr	r3, [r3, #24]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d11f      	bne.n	8006e8e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2b03      	cmp	r3, #3
 8006e52:	d856      	bhi.n	8006f02 <DMA_CheckFifoParam+0xce>
 8006e54:	a201      	add	r2, pc, #4	@ (adr r2, 8006e5c <DMA_CheckFifoParam+0x28>)
 8006e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e5a:	bf00      	nop
 8006e5c:	08006e6d 	.word	0x08006e6d
 8006e60:	08006e7f 	.word	0x08006e7f
 8006e64:	08006e6d 	.word	0x08006e6d
 8006e68:	08006f03 	.word	0x08006f03
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e70:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d046      	beq.n	8006f06 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e7c:	e043      	b.n	8006f06 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e82:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006e86:	d140      	bne.n	8006f0a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006e8c:	e03d      	b.n	8006f0a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	699b      	ldr	r3, [r3, #24]
 8006e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e96:	d121      	bne.n	8006edc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	2b03      	cmp	r3, #3
 8006e9c:	d837      	bhi.n	8006f0e <DMA_CheckFifoParam+0xda>
 8006e9e:	a201      	add	r2, pc, #4	@ (adr r2, 8006ea4 <DMA_CheckFifoParam+0x70>)
 8006ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ea4:	08006eb5 	.word	0x08006eb5
 8006ea8:	08006ebb 	.word	0x08006ebb
 8006eac:	08006eb5 	.word	0x08006eb5
 8006eb0:	08006ecd 	.word	0x08006ecd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	73fb      	strb	r3, [r7, #15]
      break;
 8006eb8:	e030      	b.n	8006f1c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ebe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d025      	beq.n	8006f12 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006eca:	e022      	b.n	8006f12 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006ed4:	d11f      	bne.n	8006f16 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006eda:	e01c      	b.n	8006f16 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d903      	bls.n	8006eea <DMA_CheckFifoParam+0xb6>
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	2b03      	cmp	r3, #3
 8006ee6:	d003      	beq.n	8006ef0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006ee8:	e018      	b.n	8006f1c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	73fb      	strb	r3, [r7, #15]
      break;
 8006eee:	e015      	b.n	8006f1c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00e      	beq.n	8006f1a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006efc:	2301      	movs	r3, #1
 8006efe:	73fb      	strb	r3, [r7, #15]
      break;
 8006f00:	e00b      	b.n	8006f1a <DMA_CheckFifoParam+0xe6>
      break;
 8006f02:	bf00      	nop
 8006f04:	e00a      	b.n	8006f1c <DMA_CheckFifoParam+0xe8>
      break;
 8006f06:	bf00      	nop
 8006f08:	e008      	b.n	8006f1c <DMA_CheckFifoParam+0xe8>
      break;
 8006f0a:	bf00      	nop
 8006f0c:	e006      	b.n	8006f1c <DMA_CheckFifoParam+0xe8>
      break;
 8006f0e:	bf00      	nop
 8006f10:	e004      	b.n	8006f1c <DMA_CheckFifoParam+0xe8>
      break;
 8006f12:	bf00      	nop
 8006f14:	e002      	b.n	8006f1c <DMA_CheckFifoParam+0xe8>
      break;   
 8006f16:	bf00      	nop
 8006f18:	e000      	b.n	8006f1c <DMA_CheckFifoParam+0xe8>
      break;
 8006f1a:	bf00      	nop
    }
  } 
  
  return status; 
 8006f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3714      	adds	r7, #20
 8006f22:	46bd      	mov	sp, r7
 8006f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f28:	4770      	bx	lr
 8006f2a:	bf00      	nop

08006f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b089      	sub	sp, #36	@ 0x24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
 8006f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006f36:	2300      	movs	r3, #0
 8006f38:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006f42:	2300      	movs	r3, #0
 8006f44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8006f46:	2300      	movs	r3, #0
 8006f48:	61fb      	str	r3, [r7, #28]
 8006f4a:	e175      	b.n	8007238 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	fa02 f303 	lsl.w	r3, r2, r3
 8006f54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	4013      	ands	r3, r2
 8006f5e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	f040 8164 	bne.w	8007232 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	2b01      	cmp	r3, #1
 8006f74:	d005      	beq.n	8006f82 <HAL_GPIO_Init+0x56>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	f003 0303 	and.w	r3, r3, #3
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d130      	bne.n	8006fe4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	005b      	lsls	r3, r3, #1
 8006f8c:	2203      	movs	r2, #3
 8006f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f92:	43db      	mvns	r3, r3
 8006f94:	69ba      	ldr	r2, [r7, #24]
 8006f96:	4013      	ands	r3, r2
 8006f98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	68da      	ldr	r2, [r3, #12]
 8006f9e:	69fb      	ldr	r3, [r7, #28]
 8006fa0:	005b      	lsls	r3, r3, #1
 8006fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fa6:	69ba      	ldr	r2, [r7, #24]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	69ba      	ldr	r2, [r7, #24]
 8006fb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006fb8:	2201      	movs	r2, #1
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc0:	43db      	mvns	r3, r3
 8006fc2:	69ba      	ldr	r2, [r7, #24]
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	091b      	lsrs	r3, r3, #4
 8006fce:	f003 0201 	and.w	r2, r3, #1
 8006fd2:	69fb      	ldr	r3, [r7, #28]
 8006fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd8:	69ba      	ldr	r2, [r7, #24]
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69ba      	ldr	r2, [r7, #24]
 8006fe2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	f003 0303 	and.w	r3, r3, #3
 8006fec:	2b03      	cmp	r3, #3
 8006fee:	d017      	beq.n	8007020 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	68db      	ldr	r3, [r3, #12]
 8006ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006ff6:	69fb      	ldr	r3, [r7, #28]
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	2203      	movs	r2, #3
 8006ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8007000:	43db      	mvns	r3, r3
 8007002:	69ba      	ldr	r2, [r7, #24]
 8007004:	4013      	ands	r3, r2
 8007006:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689a      	ldr	r2, [r3, #8]
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	005b      	lsls	r3, r3, #1
 8007010:	fa02 f303 	lsl.w	r3, r2, r3
 8007014:	69ba      	ldr	r2, [r7, #24]
 8007016:	4313      	orrs	r3, r2
 8007018:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	69ba      	ldr	r2, [r7, #24]
 800701e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	f003 0303 	and.w	r3, r3, #3
 8007028:	2b02      	cmp	r3, #2
 800702a:	d123      	bne.n	8007074 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	08da      	lsrs	r2, r3, #3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	3208      	adds	r2, #8
 8007034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800703a:	69fb      	ldr	r3, [r7, #28]
 800703c:	f003 0307 	and.w	r3, r3, #7
 8007040:	009b      	lsls	r3, r3, #2
 8007042:	220f      	movs	r2, #15
 8007044:	fa02 f303 	lsl.w	r3, r2, r3
 8007048:	43db      	mvns	r3, r3
 800704a:	69ba      	ldr	r2, [r7, #24]
 800704c:	4013      	ands	r3, r2
 800704e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	691a      	ldr	r2, [r3, #16]
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	f003 0307 	and.w	r3, r3, #7
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	fa02 f303 	lsl.w	r3, r2, r3
 8007060:	69ba      	ldr	r2, [r7, #24]
 8007062:	4313      	orrs	r3, r2
 8007064:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007066:	69fb      	ldr	r3, [r7, #28]
 8007068:	08da      	lsrs	r2, r3, #3
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	3208      	adds	r2, #8
 800706e:	69b9      	ldr	r1, [r7, #24]
 8007070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800707a:	69fb      	ldr	r3, [r7, #28]
 800707c:	005b      	lsls	r3, r3, #1
 800707e:	2203      	movs	r2, #3
 8007080:	fa02 f303 	lsl.w	r3, r2, r3
 8007084:	43db      	mvns	r3, r3
 8007086:	69ba      	ldr	r2, [r7, #24]
 8007088:	4013      	ands	r3, r2
 800708a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	f003 0203 	and.w	r2, r3, #3
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	005b      	lsls	r3, r3, #1
 8007098:	fa02 f303 	lsl.w	r3, r2, r3
 800709c:	69ba      	ldr	r2, [r7, #24]
 800709e:	4313      	orrs	r3, r2
 80070a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	69ba      	ldr	r2, [r7, #24]
 80070a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f000 80be 	beq.w	8007232 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070b6:	4b66      	ldr	r3, [pc, #408]	@ (8007250 <HAL_GPIO_Init+0x324>)
 80070b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ba:	4a65      	ldr	r2, [pc, #404]	@ (8007250 <HAL_GPIO_Init+0x324>)
 80070bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80070c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80070c2:	4b63      	ldr	r3, [pc, #396]	@ (8007250 <HAL_GPIO_Init+0x324>)
 80070c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070ca:	60fb      	str	r3, [r7, #12]
 80070cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80070ce:	4a61      	ldr	r2, [pc, #388]	@ (8007254 <HAL_GPIO_Init+0x328>)
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	089b      	lsrs	r3, r3, #2
 80070d4:	3302      	adds	r3, #2
 80070d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80070dc:	69fb      	ldr	r3, [r7, #28]
 80070de:	f003 0303 	and.w	r3, r3, #3
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	220f      	movs	r2, #15
 80070e6:	fa02 f303 	lsl.w	r3, r2, r3
 80070ea:	43db      	mvns	r3, r3
 80070ec:	69ba      	ldr	r2, [r7, #24]
 80070ee:	4013      	ands	r3, r2
 80070f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	4a58      	ldr	r2, [pc, #352]	@ (8007258 <HAL_GPIO_Init+0x32c>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d037      	beq.n	800716a <HAL_GPIO_Init+0x23e>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a57      	ldr	r2, [pc, #348]	@ (800725c <HAL_GPIO_Init+0x330>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d031      	beq.n	8007166 <HAL_GPIO_Init+0x23a>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a56      	ldr	r2, [pc, #344]	@ (8007260 <HAL_GPIO_Init+0x334>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d02b      	beq.n	8007162 <HAL_GPIO_Init+0x236>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a55      	ldr	r2, [pc, #340]	@ (8007264 <HAL_GPIO_Init+0x338>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d025      	beq.n	800715e <HAL_GPIO_Init+0x232>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a54      	ldr	r2, [pc, #336]	@ (8007268 <HAL_GPIO_Init+0x33c>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d01f      	beq.n	800715a <HAL_GPIO_Init+0x22e>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a53      	ldr	r2, [pc, #332]	@ (800726c <HAL_GPIO_Init+0x340>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d019      	beq.n	8007156 <HAL_GPIO_Init+0x22a>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4a52      	ldr	r2, [pc, #328]	@ (8007270 <HAL_GPIO_Init+0x344>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d013      	beq.n	8007152 <HAL_GPIO_Init+0x226>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	4a51      	ldr	r2, [pc, #324]	@ (8007274 <HAL_GPIO_Init+0x348>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d00d      	beq.n	800714e <HAL_GPIO_Init+0x222>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	4a50      	ldr	r2, [pc, #320]	@ (8007278 <HAL_GPIO_Init+0x34c>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d007      	beq.n	800714a <HAL_GPIO_Init+0x21e>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	4a4f      	ldr	r2, [pc, #316]	@ (800727c <HAL_GPIO_Init+0x350>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d101      	bne.n	8007146 <HAL_GPIO_Init+0x21a>
 8007142:	2309      	movs	r3, #9
 8007144:	e012      	b.n	800716c <HAL_GPIO_Init+0x240>
 8007146:	230a      	movs	r3, #10
 8007148:	e010      	b.n	800716c <HAL_GPIO_Init+0x240>
 800714a:	2308      	movs	r3, #8
 800714c:	e00e      	b.n	800716c <HAL_GPIO_Init+0x240>
 800714e:	2307      	movs	r3, #7
 8007150:	e00c      	b.n	800716c <HAL_GPIO_Init+0x240>
 8007152:	2306      	movs	r3, #6
 8007154:	e00a      	b.n	800716c <HAL_GPIO_Init+0x240>
 8007156:	2305      	movs	r3, #5
 8007158:	e008      	b.n	800716c <HAL_GPIO_Init+0x240>
 800715a:	2304      	movs	r3, #4
 800715c:	e006      	b.n	800716c <HAL_GPIO_Init+0x240>
 800715e:	2303      	movs	r3, #3
 8007160:	e004      	b.n	800716c <HAL_GPIO_Init+0x240>
 8007162:	2302      	movs	r3, #2
 8007164:	e002      	b.n	800716c <HAL_GPIO_Init+0x240>
 8007166:	2301      	movs	r3, #1
 8007168:	e000      	b.n	800716c <HAL_GPIO_Init+0x240>
 800716a:	2300      	movs	r3, #0
 800716c:	69fa      	ldr	r2, [r7, #28]
 800716e:	f002 0203 	and.w	r2, r2, #3
 8007172:	0092      	lsls	r2, r2, #2
 8007174:	4093      	lsls	r3, r2
 8007176:	69ba      	ldr	r2, [r7, #24]
 8007178:	4313      	orrs	r3, r2
 800717a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800717c:	4935      	ldr	r1, [pc, #212]	@ (8007254 <HAL_GPIO_Init+0x328>)
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	089b      	lsrs	r3, r3, #2
 8007182:	3302      	adds	r3, #2
 8007184:	69ba      	ldr	r2, [r7, #24]
 8007186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800718a:	4b3d      	ldr	r3, [pc, #244]	@ (8007280 <HAL_GPIO_Init+0x354>)
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	43db      	mvns	r3, r3
 8007194:	69ba      	ldr	r2, [r7, #24]
 8007196:	4013      	ands	r3, r2
 8007198:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d003      	beq.n	80071ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80071a6:	69ba      	ldr	r2, [r7, #24]
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80071ae:	4a34      	ldr	r2, [pc, #208]	@ (8007280 <HAL_GPIO_Init+0x354>)
 80071b0:	69bb      	ldr	r3, [r7, #24]
 80071b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80071b4:	4b32      	ldr	r3, [pc, #200]	@ (8007280 <HAL_GPIO_Init+0x354>)
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	43db      	mvns	r3, r3
 80071be:	69ba      	ldr	r2, [r7, #24]
 80071c0:	4013      	ands	r3, r2
 80071c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d003      	beq.n	80071d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80071d0:	69ba      	ldr	r2, [r7, #24]
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80071d8:	4a29      	ldr	r2, [pc, #164]	@ (8007280 <HAL_GPIO_Init+0x354>)
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80071de:	4b28      	ldr	r3, [pc, #160]	@ (8007280 <HAL_GPIO_Init+0x354>)
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80071e4:	693b      	ldr	r3, [r7, #16]
 80071e6:	43db      	mvns	r3, r3
 80071e8:	69ba      	ldr	r2, [r7, #24]
 80071ea:	4013      	ands	r3, r2
 80071ec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d003      	beq.n	8007202 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80071fa:	69ba      	ldr	r2, [r7, #24]
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	4313      	orrs	r3, r2
 8007200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007202:	4a1f      	ldr	r2, [pc, #124]	@ (8007280 <HAL_GPIO_Init+0x354>)
 8007204:	69bb      	ldr	r3, [r7, #24]
 8007206:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007208:	4b1d      	ldr	r3, [pc, #116]	@ (8007280 <HAL_GPIO_Init+0x354>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800720e:	693b      	ldr	r3, [r7, #16]
 8007210:	43db      	mvns	r3, r3
 8007212:	69ba      	ldr	r2, [r7, #24]
 8007214:	4013      	ands	r3, r2
 8007216:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007220:	2b00      	cmp	r3, #0
 8007222:	d003      	beq.n	800722c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007224:	69ba      	ldr	r2, [r7, #24]
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	4313      	orrs	r3, r2
 800722a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800722c:	4a14      	ldr	r2, [pc, #80]	@ (8007280 <HAL_GPIO_Init+0x354>)
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8007232:	69fb      	ldr	r3, [r7, #28]
 8007234:	3301      	adds	r3, #1
 8007236:	61fb      	str	r3, [r7, #28]
 8007238:	69fb      	ldr	r3, [r7, #28]
 800723a:	2b0f      	cmp	r3, #15
 800723c:	f67f ae86 	bls.w	8006f4c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007240:	bf00      	nop
 8007242:	bf00      	nop
 8007244:	3724      	adds	r7, #36	@ 0x24
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	40023800 	.word	0x40023800
 8007254:	40013800 	.word	0x40013800
 8007258:	40020000 	.word	0x40020000
 800725c:	40020400 	.word	0x40020400
 8007260:	40020800 	.word	0x40020800
 8007264:	40020c00 	.word	0x40020c00
 8007268:	40021000 	.word	0x40021000
 800726c:	40021400 	.word	0x40021400
 8007270:	40021800 	.word	0x40021800
 8007274:	40021c00 	.word	0x40021c00
 8007278:	40022000 	.word	0x40022000
 800727c:	40022400 	.word	0x40022400
 8007280:	40013c00 	.word	0x40013c00

08007284 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	460b      	mov	r3, r1
 800728e:	807b      	strh	r3, [r7, #2]
 8007290:	4613      	mov	r3, r2
 8007292:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007294:	787b      	ldrb	r3, [r7, #1]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d003      	beq.n	80072a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800729a:	887a      	ldrh	r2, [r7, #2]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80072a0:	e003      	b.n	80072aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80072a2:	887b      	ldrh	r3, [r7, #2]
 80072a4:	041a      	lsls	r2, r3, #16
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	619a      	str	r2, [r3, #24]
}
 80072aa:	bf00      	nop
 80072ac:	370c      	adds	r7, #12
 80072ae:	46bd      	mov	sp, r7
 80072b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b4:	4770      	bx	lr

080072b6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80072b6:	b480      	push	{r7}
 80072b8:	b085      	sub	sp, #20
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
 80072be:	460b      	mov	r3, r1
 80072c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	695b      	ldr	r3, [r3, #20]
 80072c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80072c8:	887a      	ldrh	r2, [r7, #2]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	4013      	ands	r3, r2
 80072ce:	041a      	lsls	r2, r3, #16
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	43d9      	mvns	r1, r3
 80072d4:	887b      	ldrh	r3, [r7, #2]
 80072d6:	400b      	ands	r3, r1
 80072d8:	431a      	orrs	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	619a      	str	r2, [r3, #24]
}
 80072de:	bf00      	nop
 80072e0:	3714      	adds	r7, #20
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr
	...

080072ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b082      	sub	sp, #8
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	4603      	mov	r3, r0
 80072f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80072f6:	4b08      	ldr	r3, [pc, #32]	@ (8007318 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80072f8:	695a      	ldr	r2, [r3, #20]
 80072fa:	88fb      	ldrh	r3, [r7, #6]
 80072fc:	4013      	ands	r3, r2
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d006      	beq.n	8007310 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007302:	4a05      	ldr	r2, [pc, #20]	@ (8007318 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007304:	88fb      	ldrh	r3, [r7, #6]
 8007306:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007308:	88fb      	ldrh	r3, [r7, #6]
 800730a:	4618      	mov	r0, r3
 800730c:	f7fa ff54 	bl	80021b8 <HAL_GPIO_EXTI_Callback>
  }
}
 8007310:	bf00      	nop
 8007312:	3708      	adds	r7, #8
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}
 8007318:	40013c00 	.word	0x40013c00

0800731c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e08b      	b.n	8007446 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b00      	cmp	r3, #0
 8007338:	d106      	bne.n	8007348 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f7fa f9a0 	bl	8001688 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2224      	movs	r2, #36	@ 0x24
 800734c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 0201 	bic.w	r2, r2, #1
 800735e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	685a      	ldr	r2, [r3, #4]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800736c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	689a      	ldr	r2, [r3, #8]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800737c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	2b01      	cmp	r3, #1
 8007384:	d107      	bne.n	8007396 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	689a      	ldr	r2, [r3, #8]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007392:	609a      	str	r2, [r3, #8]
 8007394:	e006      	b.n	80073a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	689a      	ldr	r2, [r3, #8]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80073a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	68db      	ldr	r3, [r3, #12]
 80073a8:	2b02      	cmp	r3, #2
 80073aa:	d108      	bne.n	80073be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685a      	ldr	r2, [r3, #4]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073ba:	605a      	str	r2, [r3, #4]
 80073bc:	e007      	b.n	80073ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	685a      	ldr	r2, [r3, #4]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	6859      	ldr	r1, [r3, #4]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007450 <HAL_I2C_Init+0x134>)
 80073da:	430b      	orrs	r3, r1
 80073dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	68da      	ldr	r2, [r3, #12]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80073ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	691a      	ldr	r2, [r3, #16]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	695b      	ldr	r3, [r3, #20]
 80073f6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	699b      	ldr	r3, [r3, #24]
 80073fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	430a      	orrs	r2, r1
 8007406:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	69d9      	ldr	r1, [r3, #28]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6a1a      	ldr	r2, [r3, #32]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	430a      	orrs	r2, r1
 8007416:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f042 0201 	orr.w	r2, r2, #1
 8007426:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2220      	movs	r2, #32
 8007432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007444:	2300      	movs	r3, #0
}
 8007446:	4618      	mov	r0, r3
 8007448:	3708      	adds	r7, #8
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	02008000 	.word	0x02008000

08007454 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b088      	sub	sp, #32
 8007458:	af02      	add	r7, sp, #8
 800745a:	60f8      	str	r0, [r7, #12]
 800745c:	4608      	mov	r0, r1
 800745e:	4611      	mov	r1, r2
 8007460:	461a      	mov	r2, r3
 8007462:	4603      	mov	r3, r0
 8007464:	817b      	strh	r3, [r7, #10]
 8007466:	460b      	mov	r3, r1
 8007468:	813b      	strh	r3, [r7, #8]
 800746a:	4613      	mov	r3, r2
 800746c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007474:	b2db      	uxtb	r3, r3
 8007476:	2b20      	cmp	r3, #32
 8007478:	f040 80f9 	bne.w	800766e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800747c:	6a3b      	ldr	r3, [r7, #32]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d002      	beq.n	8007488 <HAL_I2C_Mem_Write+0x34>
 8007482:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007484:	2b00      	cmp	r3, #0
 8007486:	d105      	bne.n	8007494 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800748e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	e0ed      	b.n	8007670 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800749a:	2b01      	cmp	r3, #1
 800749c:	d101      	bne.n	80074a2 <HAL_I2C_Mem_Write+0x4e>
 800749e:	2302      	movs	r3, #2
 80074a0:	e0e6      	b.n	8007670 <HAL_I2C_Mem_Write+0x21c>
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2201      	movs	r2, #1
 80074a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80074aa:	f7fd fdbf 	bl	800502c <HAL_GetTick>
 80074ae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	9300      	str	r3, [sp, #0]
 80074b4:	2319      	movs	r3, #25
 80074b6:	2201      	movs	r2, #1
 80074b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 fac3 	bl	8007a48 <I2C_WaitOnFlagUntilTimeout>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d001      	beq.n	80074cc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80074c8:	2301      	movs	r3, #1
 80074ca:	e0d1      	b.n	8007670 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2221      	movs	r2, #33	@ 0x21
 80074d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2240      	movs	r2, #64	@ 0x40
 80074d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2200      	movs	r2, #0
 80074e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6a3a      	ldr	r2, [r7, #32]
 80074e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80074ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80074f4:	88f8      	ldrh	r0, [r7, #6]
 80074f6:	893a      	ldrh	r2, [r7, #8]
 80074f8:	8979      	ldrh	r1, [r7, #10]
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	9301      	str	r3, [sp, #4]
 80074fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007500:	9300      	str	r3, [sp, #0]
 8007502:	4603      	mov	r3, r0
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 f9d3 	bl	80078b0 <I2C_RequestMemoryWrite>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d005      	beq.n	800751c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2200      	movs	r2, #0
 8007514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	e0a9      	b.n	8007670 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007520:	b29b      	uxth	r3, r3
 8007522:	2bff      	cmp	r3, #255	@ 0xff
 8007524:	d90e      	bls.n	8007544 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	22ff      	movs	r2, #255	@ 0xff
 800752a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007530:	b2da      	uxtb	r2, r3
 8007532:	8979      	ldrh	r1, [r7, #10]
 8007534:	2300      	movs	r3, #0
 8007536:	9300      	str	r3, [sp, #0]
 8007538:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800753c:	68f8      	ldr	r0, [r7, #12]
 800753e:	f000 fc47 	bl	8007dd0 <I2C_TransferConfig>
 8007542:	e00f      	b.n	8007564 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007548:	b29a      	uxth	r2, r3
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007552:	b2da      	uxtb	r2, r3
 8007554:	8979      	ldrh	r1, [r7, #10]
 8007556:	2300      	movs	r3, #0
 8007558:	9300      	str	r3, [sp, #0]
 800755a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f000 fc36 	bl	8007dd0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f000 fac6 	bl	8007afa <I2C_WaitOnTXISFlagUntilTimeout>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d001      	beq.n	8007578 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	e07b      	b.n	8007670 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800757c:	781a      	ldrb	r2, [r3, #0]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007588:	1c5a      	adds	r2, r3, #1
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007592:	b29b      	uxth	r3, r3
 8007594:	3b01      	subs	r3, #1
 8007596:	b29a      	uxth	r2, r3
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075a0:	3b01      	subs	r3, #1
 80075a2:	b29a      	uxth	r2, r3
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d034      	beq.n	800761c <HAL_I2C_Mem_Write+0x1c8>
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d130      	bne.n	800761c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	9300      	str	r3, [sp, #0]
 80075be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c0:	2200      	movs	r2, #0
 80075c2:	2180      	movs	r1, #128	@ 0x80
 80075c4:	68f8      	ldr	r0, [r7, #12]
 80075c6:	f000 fa3f 	bl	8007a48 <I2C_WaitOnFlagUntilTimeout>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d001      	beq.n	80075d4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e04d      	b.n	8007670 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075d8:	b29b      	uxth	r3, r3
 80075da:	2bff      	cmp	r3, #255	@ 0xff
 80075dc:	d90e      	bls.n	80075fc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	22ff      	movs	r2, #255	@ 0xff
 80075e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075e8:	b2da      	uxtb	r2, r3
 80075ea:	8979      	ldrh	r1, [r7, #10]
 80075ec:	2300      	movs	r3, #0
 80075ee:	9300      	str	r3, [sp, #0]
 80075f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f000 fbeb 	bl	8007dd0 <I2C_TransferConfig>
 80075fa:	e00f      	b.n	800761c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007600:	b29a      	uxth	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800760a:	b2da      	uxtb	r2, r3
 800760c:	8979      	ldrh	r1, [r7, #10]
 800760e:	2300      	movs	r3, #0
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f000 fbda 	bl	8007dd0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007620:	b29b      	uxth	r3, r3
 8007622:	2b00      	cmp	r3, #0
 8007624:	d19e      	bne.n	8007564 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007626:	697a      	ldr	r2, [r7, #20]
 8007628:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800762a:	68f8      	ldr	r0, [r7, #12]
 800762c:	f000 faac 	bl	8007b88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	d001      	beq.n	800763a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e01a      	b.n	8007670 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2220      	movs	r2, #32
 8007640:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	6859      	ldr	r1, [r3, #4]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681a      	ldr	r2, [r3, #0]
 800764c:	4b0a      	ldr	r3, [pc, #40]	@ (8007678 <HAL_I2C_Mem_Write+0x224>)
 800764e:	400b      	ands	r3, r1
 8007650:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2220      	movs	r2, #32
 8007656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800766a:	2300      	movs	r3, #0
 800766c:	e000      	b.n	8007670 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800766e:	2302      	movs	r3, #2
  }
}
 8007670:	4618      	mov	r0, r3
 8007672:	3718      	adds	r7, #24
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	fe00e800 	.word	0xfe00e800

0800767c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b088      	sub	sp, #32
 8007680:	af02      	add	r7, sp, #8
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	4608      	mov	r0, r1
 8007686:	4611      	mov	r1, r2
 8007688:	461a      	mov	r2, r3
 800768a:	4603      	mov	r3, r0
 800768c:	817b      	strh	r3, [r7, #10]
 800768e:	460b      	mov	r3, r1
 8007690:	813b      	strh	r3, [r7, #8]
 8007692:	4613      	mov	r3, r2
 8007694:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b20      	cmp	r3, #32
 80076a0:	f040 80fd 	bne.w	800789e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80076a4:	6a3b      	ldr	r3, [r7, #32]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d002      	beq.n	80076b0 <HAL_I2C_Mem_Read+0x34>
 80076aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d105      	bne.n	80076bc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80076b6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e0f1      	b.n	80078a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d101      	bne.n	80076ca <HAL_I2C_Mem_Read+0x4e>
 80076c6:	2302      	movs	r3, #2
 80076c8:	e0ea      	b.n	80078a0 <HAL_I2C_Mem_Read+0x224>
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2201      	movs	r2, #1
 80076ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80076d2:	f7fd fcab 	bl	800502c <HAL_GetTick>
 80076d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	9300      	str	r3, [sp, #0]
 80076dc:	2319      	movs	r3, #25
 80076de:	2201      	movs	r2, #1
 80076e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80076e4:	68f8      	ldr	r0, [r7, #12]
 80076e6:	f000 f9af 	bl	8007a48 <I2C_WaitOnFlagUntilTimeout>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d001      	beq.n	80076f4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80076f0:	2301      	movs	r3, #1
 80076f2:	e0d5      	b.n	80078a0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2222      	movs	r2, #34	@ 0x22
 80076f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2240      	movs	r2, #64	@ 0x40
 8007700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2200      	movs	r2, #0
 8007708:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6a3a      	ldr	r2, [r7, #32]
 800770e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007714:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2200      	movs	r2, #0
 800771a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800771c:	88f8      	ldrh	r0, [r7, #6]
 800771e:	893a      	ldrh	r2, [r7, #8]
 8007720:	8979      	ldrh	r1, [r7, #10]
 8007722:	697b      	ldr	r3, [r7, #20]
 8007724:	9301      	str	r3, [sp, #4]
 8007726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007728:	9300      	str	r3, [sp, #0]
 800772a:	4603      	mov	r3, r0
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f000 f913 	bl	8007958 <I2C_RequestMemoryRead>
 8007732:	4603      	mov	r3, r0
 8007734:	2b00      	cmp	r3, #0
 8007736:	d005      	beq.n	8007744 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2200      	movs	r2, #0
 800773c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007740:	2301      	movs	r3, #1
 8007742:	e0ad      	b.n	80078a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007748:	b29b      	uxth	r3, r3
 800774a:	2bff      	cmp	r3, #255	@ 0xff
 800774c:	d90e      	bls.n	800776c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2201      	movs	r2, #1
 8007752:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007758:	b2da      	uxtb	r2, r3
 800775a:	8979      	ldrh	r1, [r7, #10]
 800775c:	4b52      	ldr	r3, [pc, #328]	@ (80078a8 <HAL_I2C_Mem_Read+0x22c>)
 800775e:	9300      	str	r3, [sp, #0]
 8007760:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007764:	68f8      	ldr	r0, [r7, #12]
 8007766:	f000 fb33 	bl	8007dd0 <I2C_TransferConfig>
 800776a:	e00f      	b.n	800778c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007770:	b29a      	uxth	r2, r3
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800777a:	b2da      	uxtb	r2, r3
 800777c:	8979      	ldrh	r1, [r7, #10]
 800777e:	4b4a      	ldr	r3, [pc, #296]	@ (80078a8 <HAL_I2C_Mem_Read+0x22c>)
 8007780:	9300      	str	r3, [sp, #0]
 8007782:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007786:	68f8      	ldr	r0, [r7, #12]
 8007788:	f000 fb22 	bl	8007dd0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007792:	2200      	movs	r2, #0
 8007794:	2104      	movs	r1, #4
 8007796:	68f8      	ldr	r0, [r7, #12]
 8007798:	f000 f956 	bl	8007a48 <I2C_WaitOnFlagUntilTimeout>
 800779c:	4603      	mov	r3, r0
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d001      	beq.n	80077a6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e07c      	b.n	80078a0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b0:	b2d2      	uxtb	r2, r2
 80077b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b8:	1c5a      	adds	r2, r3, #1
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077c2:	3b01      	subs	r3, #1
 80077c4:	b29a      	uxth	r2, r3
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	3b01      	subs	r3, #1
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077dc:	b29b      	uxth	r3, r3
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d034      	beq.n	800784c <HAL_I2C_Mem_Read+0x1d0>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d130      	bne.n	800784c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	9300      	str	r3, [sp, #0]
 80077ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f0:	2200      	movs	r2, #0
 80077f2:	2180      	movs	r1, #128	@ 0x80
 80077f4:	68f8      	ldr	r0, [r7, #12]
 80077f6:	f000 f927 	bl	8007a48 <I2C_WaitOnFlagUntilTimeout>
 80077fa:	4603      	mov	r3, r0
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d001      	beq.n	8007804 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	e04d      	b.n	80078a0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007808:	b29b      	uxth	r3, r3
 800780a:	2bff      	cmp	r3, #255	@ 0xff
 800780c:	d90e      	bls.n	800782c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2201      	movs	r2, #1
 8007812:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007818:	b2da      	uxtb	r2, r3
 800781a:	8979      	ldrh	r1, [r7, #10]
 800781c:	2300      	movs	r3, #0
 800781e:	9300      	str	r3, [sp, #0]
 8007820:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007824:	68f8      	ldr	r0, [r7, #12]
 8007826:	f000 fad3 	bl	8007dd0 <I2C_TransferConfig>
 800782a:	e00f      	b.n	800784c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007830:	b29a      	uxth	r2, r3
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800783a:	b2da      	uxtb	r2, r3
 800783c:	8979      	ldrh	r1, [r7, #10]
 800783e:	2300      	movs	r3, #0
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007846:	68f8      	ldr	r0, [r7, #12]
 8007848:	f000 fac2 	bl	8007dd0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007850:	b29b      	uxth	r3, r3
 8007852:	2b00      	cmp	r3, #0
 8007854:	d19a      	bne.n	800778c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007856:	697a      	ldr	r2, [r7, #20]
 8007858:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	f000 f994 	bl	8007b88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007860:	4603      	mov	r3, r0
 8007862:	2b00      	cmp	r3, #0
 8007864:	d001      	beq.n	800786a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e01a      	b.n	80078a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2220      	movs	r2, #32
 8007870:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	6859      	ldr	r1, [r3, #4]
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	4b0b      	ldr	r3, [pc, #44]	@ (80078ac <HAL_I2C_Mem_Read+0x230>)
 800787e:	400b      	ands	r3, r1
 8007880:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2220      	movs	r2, #32
 8007886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800789a:	2300      	movs	r3, #0
 800789c:	e000      	b.n	80078a0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800789e:	2302      	movs	r3, #2
  }
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3718      	adds	r7, #24
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	80002400 	.word	0x80002400
 80078ac:	fe00e800 	.word	0xfe00e800

080078b0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b086      	sub	sp, #24
 80078b4:	af02      	add	r7, sp, #8
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	4608      	mov	r0, r1
 80078ba:	4611      	mov	r1, r2
 80078bc:	461a      	mov	r2, r3
 80078be:	4603      	mov	r3, r0
 80078c0:	817b      	strh	r3, [r7, #10]
 80078c2:	460b      	mov	r3, r1
 80078c4:	813b      	strh	r3, [r7, #8]
 80078c6:	4613      	mov	r3, r2
 80078c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80078ca:	88fb      	ldrh	r3, [r7, #6]
 80078cc:	b2da      	uxtb	r2, r3
 80078ce:	8979      	ldrh	r1, [r7, #10]
 80078d0:	4b20      	ldr	r3, [pc, #128]	@ (8007954 <I2C_RequestMemoryWrite+0xa4>)
 80078d2:	9300      	str	r3, [sp, #0]
 80078d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80078d8:	68f8      	ldr	r0, [r7, #12]
 80078da:	f000 fa79 	bl	8007dd0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078de:	69fa      	ldr	r2, [r7, #28]
 80078e0:	69b9      	ldr	r1, [r7, #24]
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f000 f909 	bl	8007afa <I2C_WaitOnTXISFlagUntilTimeout>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d001      	beq.n	80078f2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e02c      	b.n	800794c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80078f2:	88fb      	ldrh	r3, [r7, #6]
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	d105      	bne.n	8007904 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80078f8:	893b      	ldrh	r3, [r7, #8]
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	629a      	str	r2, [r3, #40]	@ 0x28
 8007902:	e015      	b.n	8007930 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007904:	893b      	ldrh	r3, [r7, #8]
 8007906:	0a1b      	lsrs	r3, r3, #8
 8007908:	b29b      	uxth	r3, r3
 800790a:	b2da      	uxtb	r2, r3
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007912:	69fa      	ldr	r2, [r7, #28]
 8007914:	69b9      	ldr	r1, [r7, #24]
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f000 f8ef 	bl	8007afa <I2C_WaitOnTXISFlagUntilTimeout>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e012      	b.n	800794c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007926:	893b      	ldrh	r3, [r7, #8]
 8007928:	b2da      	uxtb	r2, r3
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	9300      	str	r3, [sp, #0]
 8007934:	69bb      	ldr	r3, [r7, #24]
 8007936:	2200      	movs	r2, #0
 8007938:	2180      	movs	r1, #128	@ 0x80
 800793a:	68f8      	ldr	r0, [r7, #12]
 800793c:	f000 f884 	bl	8007a48 <I2C_WaitOnFlagUntilTimeout>
 8007940:	4603      	mov	r3, r0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d001      	beq.n	800794a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	e000      	b.n	800794c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800794a:	2300      	movs	r3, #0
}
 800794c:	4618      	mov	r0, r3
 800794e:	3710      	adds	r7, #16
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}
 8007954:	80002000 	.word	0x80002000

08007958 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b086      	sub	sp, #24
 800795c:	af02      	add	r7, sp, #8
 800795e:	60f8      	str	r0, [r7, #12]
 8007960:	4608      	mov	r0, r1
 8007962:	4611      	mov	r1, r2
 8007964:	461a      	mov	r2, r3
 8007966:	4603      	mov	r3, r0
 8007968:	817b      	strh	r3, [r7, #10]
 800796a:	460b      	mov	r3, r1
 800796c:	813b      	strh	r3, [r7, #8]
 800796e:	4613      	mov	r3, r2
 8007970:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007972:	88fb      	ldrh	r3, [r7, #6]
 8007974:	b2da      	uxtb	r2, r3
 8007976:	8979      	ldrh	r1, [r7, #10]
 8007978:	4b20      	ldr	r3, [pc, #128]	@ (80079fc <I2C_RequestMemoryRead+0xa4>)
 800797a:	9300      	str	r3, [sp, #0]
 800797c:	2300      	movs	r3, #0
 800797e:	68f8      	ldr	r0, [r7, #12]
 8007980:	f000 fa26 	bl	8007dd0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007984:	69fa      	ldr	r2, [r7, #28]
 8007986:	69b9      	ldr	r1, [r7, #24]
 8007988:	68f8      	ldr	r0, [r7, #12]
 800798a:	f000 f8b6 	bl	8007afa <I2C_WaitOnTXISFlagUntilTimeout>
 800798e:	4603      	mov	r3, r0
 8007990:	2b00      	cmp	r3, #0
 8007992:	d001      	beq.n	8007998 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	e02c      	b.n	80079f2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007998:	88fb      	ldrh	r3, [r7, #6]
 800799a:	2b01      	cmp	r3, #1
 800799c:	d105      	bne.n	80079aa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800799e:	893b      	ldrh	r3, [r7, #8]
 80079a0:	b2da      	uxtb	r2, r3
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80079a8:	e015      	b.n	80079d6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80079aa:	893b      	ldrh	r3, [r7, #8]
 80079ac:	0a1b      	lsrs	r3, r3, #8
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	b2da      	uxtb	r2, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80079b8:	69fa      	ldr	r2, [r7, #28]
 80079ba:	69b9      	ldr	r1, [r7, #24]
 80079bc:	68f8      	ldr	r0, [r7, #12]
 80079be:	f000 f89c 	bl	8007afa <I2C_WaitOnTXISFlagUntilTimeout>
 80079c2:	4603      	mov	r3, r0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d001      	beq.n	80079cc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	e012      	b.n	80079f2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80079cc:	893b      	ldrh	r3, [r7, #8]
 80079ce:	b2da      	uxtb	r2, r3
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	9300      	str	r3, [sp, #0]
 80079da:	69bb      	ldr	r3, [r7, #24]
 80079dc:	2200      	movs	r2, #0
 80079de:	2140      	movs	r1, #64	@ 0x40
 80079e0:	68f8      	ldr	r0, [r7, #12]
 80079e2:	f000 f831 	bl	8007a48 <I2C_WaitOnFlagUntilTimeout>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d001      	beq.n	80079f0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e000      	b.n	80079f2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3710      	adds	r7, #16
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	80002000 	.word	0x80002000

08007a00 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b083      	sub	sp, #12
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	699b      	ldr	r3, [r3, #24]
 8007a0e:	f003 0302 	and.w	r3, r3, #2
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d103      	bne.n	8007a1e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	f003 0301 	and.w	r3, r3, #1
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d007      	beq.n	8007a3c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	699a      	ldr	r2, [r3, #24]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f042 0201 	orr.w	r2, r2, #1
 8007a3a:	619a      	str	r2, [r3, #24]
  }
}
 8007a3c:	bf00      	nop
 8007a3e:	370c      	adds	r7, #12
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	60b9      	str	r1, [r7, #8]
 8007a52:	603b      	str	r3, [r7, #0]
 8007a54:	4613      	mov	r3, r2
 8007a56:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a58:	e03b      	b.n	8007ad2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a5a:	69ba      	ldr	r2, [r7, #24]
 8007a5c:	6839      	ldr	r1, [r7, #0]
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f000 f8d6 	bl	8007c10 <I2C_IsErrorOccurred>
 8007a64:	4603      	mov	r3, r0
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d001      	beq.n	8007a6e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e041      	b.n	8007af2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a74:	d02d      	beq.n	8007ad2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a76:	f7fd fad9 	bl	800502c <HAL_GetTick>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	1ad3      	subs	r3, r2, r3
 8007a80:	683a      	ldr	r2, [r7, #0]
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d302      	bcc.n	8007a8c <I2C_WaitOnFlagUntilTimeout+0x44>
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d122      	bne.n	8007ad2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	699a      	ldr	r2, [r3, #24]
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	4013      	ands	r3, r2
 8007a96:	68ba      	ldr	r2, [r7, #8]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	bf0c      	ite	eq
 8007a9c:	2301      	moveq	r3, #1
 8007a9e:	2300      	movne	r3, #0
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	79fb      	ldrb	r3, [r7, #7]
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d113      	bne.n	8007ad2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aae:	f043 0220 	orr.w	r2, r3, #32
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2220      	movs	r2, #32
 8007aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e00f      	b.n	8007af2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	699a      	ldr	r2, [r3, #24]
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	4013      	ands	r3, r2
 8007adc:	68ba      	ldr	r2, [r7, #8]
 8007ade:	429a      	cmp	r2, r3
 8007ae0:	bf0c      	ite	eq
 8007ae2:	2301      	moveq	r3, #1
 8007ae4:	2300      	movne	r3, #0
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	461a      	mov	r2, r3
 8007aea:	79fb      	ldrb	r3, [r7, #7]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d0b4      	beq.n	8007a5a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3710      	adds	r7, #16
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b084      	sub	sp, #16
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	60f8      	str	r0, [r7, #12]
 8007b02:	60b9      	str	r1, [r7, #8]
 8007b04:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007b06:	e033      	b.n	8007b70 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	68b9      	ldr	r1, [r7, #8]
 8007b0c:	68f8      	ldr	r0, [r7, #12]
 8007b0e:	f000 f87f 	bl	8007c10 <I2C_IsErrorOccurred>
 8007b12:	4603      	mov	r3, r0
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d001      	beq.n	8007b1c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e031      	b.n	8007b80 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b22:	d025      	beq.n	8007b70 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b24:	f7fd fa82 	bl	800502c <HAL_GetTick>
 8007b28:	4602      	mov	r2, r0
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	1ad3      	subs	r3, r2, r3
 8007b2e:	68ba      	ldr	r2, [r7, #8]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d302      	bcc.n	8007b3a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d11a      	bne.n	8007b70 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	699b      	ldr	r3, [r3, #24]
 8007b40:	f003 0302 	and.w	r3, r3, #2
 8007b44:	2b02      	cmp	r3, #2
 8007b46:	d013      	beq.n	8007b70 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b4c:	f043 0220 	orr.w	r2, r3, #32
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	2220      	movs	r2, #32
 8007b58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e007      	b.n	8007b80 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	699b      	ldr	r3, [r3, #24]
 8007b76:	f003 0302 	and.w	r3, r3, #2
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	d1c4      	bne.n	8007b08 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3710      	adds	r7, #16
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b94:	e02f      	b.n	8007bf6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	68b9      	ldr	r1, [r7, #8]
 8007b9a:	68f8      	ldr	r0, [r7, #12]
 8007b9c:	f000 f838 	bl	8007c10 <I2C_IsErrorOccurred>
 8007ba0:	4603      	mov	r3, r0
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d001      	beq.n	8007baa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007ba6:	2301      	movs	r3, #1
 8007ba8:	e02d      	b.n	8007c06 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007baa:	f7fd fa3f 	bl	800502c <HAL_GetTick>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	1ad3      	subs	r3, r2, r3
 8007bb4:	68ba      	ldr	r2, [r7, #8]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d302      	bcc.n	8007bc0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007bba:	68bb      	ldr	r3, [r7, #8]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d11a      	bne.n	8007bf6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	699b      	ldr	r3, [r3, #24]
 8007bc6:	f003 0320 	and.w	r3, r3, #32
 8007bca:	2b20      	cmp	r3, #32
 8007bcc:	d013      	beq.n	8007bf6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bd2:	f043 0220 	orr.w	r2, r3, #32
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2220      	movs	r2, #32
 8007bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e007      	b.n	8007c06 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	f003 0320 	and.w	r3, r3, #32
 8007c00:	2b20      	cmp	r3, #32
 8007c02:	d1c8      	bne.n	8007b96 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3710      	adds	r7, #16
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
	...

08007c10 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b08a      	sub	sp, #40	@ 0x28
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	60f8      	str	r0, [r7, #12]
 8007c18:	60b9      	str	r1, [r7, #8]
 8007c1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	699b      	ldr	r3, [r3, #24]
 8007c28:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007c32:	69bb      	ldr	r3, [r7, #24]
 8007c34:	f003 0310 	and.w	r3, r3, #16
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d068      	beq.n	8007d0e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2210      	movs	r2, #16
 8007c42:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007c44:	e049      	b.n	8007cda <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c4c:	d045      	beq.n	8007cda <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007c4e:	f7fd f9ed 	bl	800502c <HAL_GetTick>
 8007c52:	4602      	mov	r2, r0
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	68ba      	ldr	r2, [r7, #8]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d302      	bcc.n	8007c64 <I2C_IsErrorOccurred+0x54>
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d13a      	bne.n	8007cda <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	685b      	ldr	r3, [r3, #4]
 8007c6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c6e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c76:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	699b      	ldr	r3, [r3, #24]
 8007c7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c86:	d121      	bne.n	8007ccc <I2C_IsErrorOccurred+0xbc>
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007c8e:	d01d      	beq.n	8007ccc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007c90:	7cfb      	ldrb	r3, [r7, #19]
 8007c92:	2b20      	cmp	r3, #32
 8007c94:	d01a      	beq.n	8007ccc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	685a      	ldr	r2, [r3, #4]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007ca4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007ca6:	f7fd f9c1 	bl	800502c <HAL_GetTick>
 8007caa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007cac:	e00e      	b.n	8007ccc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007cae:	f7fd f9bd 	bl	800502c <HAL_GetTick>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	69fb      	ldr	r3, [r7, #28]
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	2b19      	cmp	r3, #25
 8007cba:	d907      	bls.n	8007ccc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007cbc:	6a3b      	ldr	r3, [r7, #32]
 8007cbe:	f043 0320 	orr.w	r3, r3, #32
 8007cc2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007cca:	e006      	b.n	8007cda <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	f003 0320 	and.w	r3, r3, #32
 8007cd6:	2b20      	cmp	r3, #32
 8007cd8:	d1e9      	bne.n	8007cae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	699b      	ldr	r3, [r3, #24]
 8007ce0:	f003 0320 	and.w	r3, r3, #32
 8007ce4:	2b20      	cmp	r3, #32
 8007ce6:	d003      	beq.n	8007cf0 <I2C_IsErrorOccurred+0xe0>
 8007ce8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d0aa      	beq.n	8007c46 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007cf0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d103      	bne.n	8007d00 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007d00:	6a3b      	ldr	r3, [r7, #32]
 8007d02:	f043 0304 	orr.w	r3, r3, #4
 8007d06:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	699b      	ldr	r3, [r3, #24]
 8007d14:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d00b      	beq.n	8007d38 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007d20:	6a3b      	ldr	r3, [r7, #32]
 8007d22:	f043 0301 	orr.w	r3, r3, #1
 8007d26:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007d38:	69bb      	ldr	r3, [r7, #24]
 8007d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d00b      	beq.n	8007d5a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007d42:	6a3b      	ldr	r3, [r7, #32]
 8007d44:	f043 0308 	orr.w	r3, r3, #8
 8007d48:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007d52:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007d5a:	69bb      	ldr	r3, [r7, #24]
 8007d5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00b      	beq.n	8007d7c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007d64:	6a3b      	ldr	r3, [r7, #32]
 8007d66:	f043 0302 	orr.w	r3, r3, #2
 8007d6a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007d7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d01c      	beq.n	8007dbe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007d84:	68f8      	ldr	r0, [r7, #12]
 8007d86:	f7ff fe3b 	bl	8007a00 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	6859      	ldr	r1, [r3, #4]
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	4b0d      	ldr	r3, [pc, #52]	@ (8007dcc <I2C_IsErrorOccurred+0x1bc>)
 8007d96:	400b      	ands	r3, r1
 8007d98:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d9e:	6a3b      	ldr	r3, [r7, #32]
 8007da0:	431a      	orrs	r2, r3
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2220      	movs	r2, #32
 8007daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2200      	movs	r2, #0
 8007db2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2200      	movs	r2, #0
 8007dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007dbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3728      	adds	r7, #40	@ 0x28
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	fe00e800 	.word	0xfe00e800

08007dd0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b087      	sub	sp, #28
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	607b      	str	r3, [r7, #4]
 8007dda:	460b      	mov	r3, r1
 8007ddc:	817b      	strh	r3, [r7, #10]
 8007dde:	4613      	mov	r3, r2
 8007de0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007de2:	897b      	ldrh	r3, [r7, #10]
 8007de4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007de8:	7a7b      	ldrb	r3, [r7, #9]
 8007dea:	041b      	lsls	r3, r3, #16
 8007dec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007df0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007dfe:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	685a      	ldr	r2, [r3, #4]
 8007e06:	6a3b      	ldr	r3, [r7, #32]
 8007e08:	0d5b      	lsrs	r3, r3, #21
 8007e0a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007e0e:	4b08      	ldr	r3, [pc, #32]	@ (8007e30 <I2C_TransferConfig+0x60>)
 8007e10:	430b      	orrs	r3, r1
 8007e12:	43db      	mvns	r3, r3
 8007e14:	ea02 0103 	and.w	r1, r2, r3
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	697a      	ldr	r2, [r7, #20]
 8007e1e:	430a      	orrs	r2, r1
 8007e20:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007e22:	bf00      	nop
 8007e24:	371c      	adds	r7, #28
 8007e26:	46bd      	mov	sp, r7
 8007e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop
 8007e30:	03ff63ff 	.word	0x03ff63ff

08007e34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007e34:	b480      	push	{r7}
 8007e36:	b083      	sub	sp, #12
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	2b20      	cmp	r3, #32
 8007e48:	d138      	bne.n	8007ebc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d101      	bne.n	8007e58 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007e54:	2302      	movs	r3, #2
 8007e56:	e032      	b.n	8007ebe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2224      	movs	r2, #36	@ 0x24
 8007e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	681a      	ldr	r2, [r3, #0]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f022 0201 	bic.w	r2, r2, #1
 8007e76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007e86:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	6819      	ldr	r1, [r3, #0]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	683a      	ldr	r2, [r7, #0]
 8007e94:	430a      	orrs	r2, r1
 8007e96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f042 0201 	orr.w	r2, r2, #1
 8007ea6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2220      	movs	r2, #32
 8007eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	e000      	b.n	8007ebe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007ebc:	2302      	movs	r3, #2
  }
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	370c      	adds	r7, #12
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr

08007eca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007eca:	b480      	push	{r7}
 8007ecc:	b085      	sub	sp, #20
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
 8007ed2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	2b20      	cmp	r3, #32
 8007ede:	d139      	bne.n	8007f54 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d101      	bne.n	8007eee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007eea:	2302      	movs	r3, #2
 8007eec:	e033      	b.n	8007f56 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2224      	movs	r2, #36	@ 0x24
 8007efa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	681a      	ldr	r2, [r3, #0]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f022 0201 	bic.w	r2, r2, #1
 8007f0c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007f1c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	021b      	lsls	r3, r3, #8
 8007f22:	68fa      	ldr	r2, [r7, #12]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68fa      	ldr	r2, [r7, #12]
 8007f2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	681a      	ldr	r2, [r3, #0]
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	f042 0201 	orr.w	r2, r2, #1
 8007f3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2220      	movs	r2, #32
 8007f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007f50:	2300      	movs	r3, #0
 8007f52:	e000      	b.n	8007f56 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007f54:	2302      	movs	r3, #2
  }
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3714      	adds	r7, #20
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f60:	4770      	bx	lr
	...

08007f64 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007f64:	b480      	push	{r7}
 8007f66:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007f68:	4b05      	ldr	r3, [pc, #20]	@ (8007f80 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a04      	ldr	r2, [pc, #16]	@ (8007f80 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f72:	6013      	str	r3, [r2, #0]
}
 8007f74:	bf00      	nop
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	40007000 	.word	0x40007000

08007f84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b086      	sub	sp, #24
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d101      	bne.n	8007f9a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	e291      	b.n	80084be <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0301 	and.w	r3, r3, #1
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 8087 	beq.w	80080b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007fa8:	4b96      	ldr	r3, [pc, #600]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8007faa:	689b      	ldr	r3, [r3, #8]
 8007fac:	f003 030c 	and.w	r3, r3, #12
 8007fb0:	2b04      	cmp	r3, #4
 8007fb2:	d00c      	beq.n	8007fce <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007fb4:	4b93      	ldr	r3, [pc, #588]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	f003 030c 	and.w	r3, r3, #12
 8007fbc:	2b08      	cmp	r3, #8
 8007fbe:	d112      	bne.n	8007fe6 <HAL_RCC_OscConfig+0x62>
 8007fc0:	4b90      	ldr	r3, [pc, #576]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007fcc:	d10b      	bne.n	8007fe6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fce:	4b8d      	ldr	r3, [pc, #564]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d06c      	beq.n	80080b4 <HAL_RCC_OscConfig+0x130>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d168      	bne.n	80080b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e26b      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fee:	d106      	bne.n	8007ffe <HAL_RCC_OscConfig+0x7a>
 8007ff0:	4b84      	ldr	r3, [pc, #528]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a83      	ldr	r2, [pc, #524]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8007ff6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ffa:	6013      	str	r3, [r2, #0]
 8007ffc:	e02e      	b.n	800805c <HAL_RCC_OscConfig+0xd8>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d10c      	bne.n	8008020 <HAL_RCC_OscConfig+0x9c>
 8008006:	4b7f      	ldr	r3, [pc, #508]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a7e      	ldr	r2, [pc, #504]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 800800c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008010:	6013      	str	r3, [r2, #0]
 8008012:	4b7c      	ldr	r3, [pc, #496]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a7b      	ldr	r2, [pc, #492]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008018:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800801c:	6013      	str	r3, [r2, #0]
 800801e:	e01d      	b.n	800805c <HAL_RCC_OscConfig+0xd8>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008028:	d10c      	bne.n	8008044 <HAL_RCC_OscConfig+0xc0>
 800802a:	4b76      	ldr	r3, [pc, #472]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a75      	ldr	r2, [pc, #468]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008030:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008034:	6013      	str	r3, [r2, #0]
 8008036:	4b73      	ldr	r3, [pc, #460]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a72      	ldr	r2, [pc, #456]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 800803c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008040:	6013      	str	r3, [r2, #0]
 8008042:	e00b      	b.n	800805c <HAL_RCC_OscConfig+0xd8>
 8008044:	4b6f      	ldr	r3, [pc, #444]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a6e      	ldr	r2, [pc, #440]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 800804a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800804e:	6013      	str	r3, [r2, #0]
 8008050:	4b6c      	ldr	r3, [pc, #432]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a6b      	ldr	r2, [pc, #428]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008056:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800805a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d013      	beq.n	800808c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008064:	f7fc ffe2 	bl	800502c <HAL_GetTick>
 8008068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800806a:	e008      	b.n	800807e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800806c:	f7fc ffde 	bl	800502c <HAL_GetTick>
 8008070:	4602      	mov	r2, r0
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	1ad3      	subs	r3, r2, r3
 8008076:	2b64      	cmp	r3, #100	@ 0x64
 8008078:	d901      	bls.n	800807e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800807a:	2303      	movs	r3, #3
 800807c:	e21f      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800807e:	4b61      	ldr	r3, [pc, #388]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008086:	2b00      	cmp	r3, #0
 8008088:	d0f0      	beq.n	800806c <HAL_RCC_OscConfig+0xe8>
 800808a:	e014      	b.n	80080b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800808c:	f7fc ffce 	bl	800502c <HAL_GetTick>
 8008090:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008092:	e008      	b.n	80080a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008094:	f7fc ffca 	bl	800502c <HAL_GetTick>
 8008098:	4602      	mov	r2, r0
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	1ad3      	subs	r3, r2, r3
 800809e:	2b64      	cmp	r3, #100	@ 0x64
 80080a0:	d901      	bls.n	80080a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80080a2:	2303      	movs	r3, #3
 80080a4:	e20b      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80080a6:	4b57      	ldr	r3, [pc, #348]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d1f0      	bne.n	8008094 <HAL_RCC_OscConfig+0x110>
 80080b2:	e000      	b.n	80080b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80080b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f003 0302 	and.w	r3, r3, #2
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d069      	beq.n	8008196 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80080c2:	4b50      	ldr	r3, [pc, #320]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f003 030c 	and.w	r3, r3, #12
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00b      	beq.n	80080e6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80080ce:	4b4d      	ldr	r3, [pc, #308]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80080d0:	689b      	ldr	r3, [r3, #8]
 80080d2:	f003 030c 	and.w	r3, r3, #12
 80080d6:	2b08      	cmp	r3, #8
 80080d8:	d11c      	bne.n	8008114 <HAL_RCC_OscConfig+0x190>
 80080da:	4b4a      	ldr	r3, [pc, #296]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d116      	bne.n	8008114 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080e6:	4b47      	ldr	r3, [pc, #284]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0302 	and.w	r3, r3, #2
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d005      	beq.n	80080fe <HAL_RCC_OscConfig+0x17a>
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	68db      	ldr	r3, [r3, #12]
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d001      	beq.n	80080fe <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	e1df      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080fe:	4b41      	ldr	r3, [pc, #260]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	691b      	ldr	r3, [r3, #16]
 800810a:	00db      	lsls	r3, r3, #3
 800810c:	493d      	ldr	r1, [pc, #244]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 800810e:	4313      	orrs	r3, r2
 8008110:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008112:	e040      	b.n	8008196 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d023      	beq.n	8008164 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800811c:	4b39      	ldr	r3, [pc, #228]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a38      	ldr	r2, [pc, #224]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008122:	f043 0301 	orr.w	r3, r3, #1
 8008126:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008128:	f7fc ff80 	bl	800502c <HAL_GetTick>
 800812c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800812e:	e008      	b.n	8008142 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008130:	f7fc ff7c 	bl	800502c <HAL_GetTick>
 8008134:	4602      	mov	r2, r0
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	1ad3      	subs	r3, r2, r3
 800813a:	2b02      	cmp	r3, #2
 800813c:	d901      	bls.n	8008142 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800813e:	2303      	movs	r3, #3
 8008140:	e1bd      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008142:	4b30      	ldr	r3, [pc, #192]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f003 0302 	and.w	r3, r3, #2
 800814a:	2b00      	cmp	r3, #0
 800814c:	d0f0      	beq.n	8008130 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800814e:	4b2d      	ldr	r3, [pc, #180]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	691b      	ldr	r3, [r3, #16]
 800815a:	00db      	lsls	r3, r3, #3
 800815c:	4929      	ldr	r1, [pc, #164]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 800815e:	4313      	orrs	r3, r2
 8008160:	600b      	str	r3, [r1, #0]
 8008162:	e018      	b.n	8008196 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008164:	4b27      	ldr	r3, [pc, #156]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a26      	ldr	r2, [pc, #152]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 800816a:	f023 0301 	bic.w	r3, r3, #1
 800816e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008170:	f7fc ff5c 	bl	800502c <HAL_GetTick>
 8008174:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008176:	e008      	b.n	800818a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008178:	f7fc ff58 	bl	800502c <HAL_GetTick>
 800817c:	4602      	mov	r2, r0
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	2b02      	cmp	r3, #2
 8008184:	d901      	bls.n	800818a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e199      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800818a:	4b1e      	ldr	r3, [pc, #120]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f003 0302 	and.w	r3, r3, #2
 8008192:	2b00      	cmp	r3, #0
 8008194:	d1f0      	bne.n	8008178 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 0308 	and.w	r3, r3, #8
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d038      	beq.n	8008214 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	695b      	ldr	r3, [r3, #20]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d019      	beq.n	80081de <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80081aa:	4b16      	ldr	r3, [pc, #88]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80081ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081ae:	4a15      	ldr	r2, [pc, #84]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80081b0:	f043 0301 	orr.w	r3, r3, #1
 80081b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081b6:	f7fc ff39 	bl	800502c <HAL_GetTick>
 80081ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081bc:	e008      	b.n	80081d0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081be:	f7fc ff35 	bl	800502c <HAL_GetTick>
 80081c2:	4602      	mov	r2, r0
 80081c4:	693b      	ldr	r3, [r7, #16]
 80081c6:	1ad3      	subs	r3, r2, r3
 80081c8:	2b02      	cmp	r3, #2
 80081ca:	d901      	bls.n	80081d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80081cc:	2303      	movs	r3, #3
 80081ce:	e176      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80081d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80081d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081d4:	f003 0302 	and.w	r3, r3, #2
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d0f0      	beq.n	80081be <HAL_RCC_OscConfig+0x23a>
 80081dc:	e01a      	b.n	8008214 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80081de:	4b09      	ldr	r3, [pc, #36]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80081e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081e2:	4a08      	ldr	r2, [pc, #32]	@ (8008204 <HAL_RCC_OscConfig+0x280>)
 80081e4:	f023 0301 	bic.w	r3, r3, #1
 80081e8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081ea:	f7fc ff1f 	bl	800502c <HAL_GetTick>
 80081ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081f0:	e00a      	b.n	8008208 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80081f2:	f7fc ff1b 	bl	800502c <HAL_GetTick>
 80081f6:	4602      	mov	r2, r0
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	1ad3      	subs	r3, r2, r3
 80081fc:	2b02      	cmp	r3, #2
 80081fe:	d903      	bls.n	8008208 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008200:	2303      	movs	r3, #3
 8008202:	e15c      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
 8008204:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008208:	4b91      	ldr	r3, [pc, #580]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 800820a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800820c:	f003 0302 	and.w	r3, r3, #2
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1ee      	bne.n	80081f2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 0304 	and.w	r3, r3, #4
 800821c:	2b00      	cmp	r3, #0
 800821e:	f000 80a4 	beq.w	800836a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008222:	4b8b      	ldr	r3, [pc, #556]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10d      	bne.n	800824a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800822e:	4b88      	ldr	r3, [pc, #544]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008232:	4a87      	ldr	r2, [pc, #540]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008234:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008238:	6413      	str	r3, [r2, #64]	@ 0x40
 800823a:	4b85      	ldr	r3, [pc, #532]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 800823c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800823e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008242:	60bb      	str	r3, [r7, #8]
 8008244:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008246:	2301      	movs	r3, #1
 8008248:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800824a:	4b82      	ldr	r3, [pc, #520]	@ (8008454 <HAL_RCC_OscConfig+0x4d0>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008252:	2b00      	cmp	r3, #0
 8008254:	d118      	bne.n	8008288 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8008256:	4b7f      	ldr	r3, [pc, #508]	@ (8008454 <HAL_RCC_OscConfig+0x4d0>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a7e      	ldr	r2, [pc, #504]	@ (8008454 <HAL_RCC_OscConfig+0x4d0>)
 800825c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008260:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008262:	f7fc fee3 	bl	800502c <HAL_GetTick>
 8008266:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008268:	e008      	b.n	800827c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800826a:	f7fc fedf 	bl	800502c <HAL_GetTick>
 800826e:	4602      	mov	r2, r0
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	1ad3      	subs	r3, r2, r3
 8008274:	2b64      	cmp	r3, #100	@ 0x64
 8008276:	d901      	bls.n	800827c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8008278:	2303      	movs	r3, #3
 800827a:	e120      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800827c:	4b75      	ldr	r3, [pc, #468]	@ (8008454 <HAL_RCC_OscConfig+0x4d0>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008284:	2b00      	cmp	r3, #0
 8008286:	d0f0      	beq.n	800826a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	2b01      	cmp	r3, #1
 800828e:	d106      	bne.n	800829e <HAL_RCC_OscConfig+0x31a>
 8008290:	4b6f      	ldr	r3, [pc, #444]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008294:	4a6e      	ldr	r2, [pc, #440]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008296:	f043 0301 	orr.w	r3, r3, #1
 800829a:	6713      	str	r3, [r2, #112]	@ 0x70
 800829c:	e02d      	b.n	80082fa <HAL_RCC_OscConfig+0x376>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	689b      	ldr	r3, [r3, #8]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d10c      	bne.n	80082c0 <HAL_RCC_OscConfig+0x33c>
 80082a6:	4b6a      	ldr	r3, [pc, #424]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082aa:	4a69      	ldr	r2, [pc, #420]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082ac:	f023 0301 	bic.w	r3, r3, #1
 80082b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80082b2:	4b67      	ldr	r3, [pc, #412]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082b6:	4a66      	ldr	r2, [pc, #408]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082b8:	f023 0304 	bic.w	r3, r3, #4
 80082bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80082be:	e01c      	b.n	80082fa <HAL_RCC_OscConfig+0x376>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	689b      	ldr	r3, [r3, #8]
 80082c4:	2b05      	cmp	r3, #5
 80082c6:	d10c      	bne.n	80082e2 <HAL_RCC_OscConfig+0x35e>
 80082c8:	4b61      	ldr	r3, [pc, #388]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082cc:	4a60      	ldr	r2, [pc, #384]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082ce:	f043 0304 	orr.w	r3, r3, #4
 80082d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80082d4:	4b5e      	ldr	r3, [pc, #376]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082d8:	4a5d      	ldr	r2, [pc, #372]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082da:	f043 0301 	orr.w	r3, r3, #1
 80082de:	6713      	str	r3, [r2, #112]	@ 0x70
 80082e0:	e00b      	b.n	80082fa <HAL_RCC_OscConfig+0x376>
 80082e2:	4b5b      	ldr	r3, [pc, #364]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082e6:	4a5a      	ldr	r2, [pc, #360]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082e8:	f023 0301 	bic.w	r3, r3, #1
 80082ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80082ee:	4b58      	ldr	r3, [pc, #352]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082f2:	4a57      	ldr	r2, [pc, #348]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80082f4:	f023 0304 	bic.w	r3, r3, #4
 80082f8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d015      	beq.n	800832e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008302:	f7fc fe93 	bl	800502c <HAL_GetTick>
 8008306:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008308:	e00a      	b.n	8008320 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800830a:	f7fc fe8f 	bl	800502c <HAL_GetTick>
 800830e:	4602      	mov	r2, r0
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	1ad3      	subs	r3, r2, r3
 8008314:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008318:	4293      	cmp	r3, r2
 800831a:	d901      	bls.n	8008320 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800831c:	2303      	movs	r3, #3
 800831e:	e0ce      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008320:	4b4b      	ldr	r3, [pc, #300]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008324:	f003 0302 	and.w	r3, r3, #2
 8008328:	2b00      	cmp	r3, #0
 800832a:	d0ee      	beq.n	800830a <HAL_RCC_OscConfig+0x386>
 800832c:	e014      	b.n	8008358 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800832e:	f7fc fe7d 	bl	800502c <HAL_GetTick>
 8008332:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008334:	e00a      	b.n	800834c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008336:	f7fc fe79 	bl	800502c <HAL_GetTick>
 800833a:	4602      	mov	r2, r0
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	1ad3      	subs	r3, r2, r3
 8008340:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008344:	4293      	cmp	r3, r2
 8008346:	d901      	bls.n	800834c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8008348:	2303      	movs	r3, #3
 800834a:	e0b8      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800834c:	4b40      	ldr	r3, [pc, #256]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 800834e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008350:	f003 0302 	and.w	r3, r3, #2
 8008354:	2b00      	cmp	r3, #0
 8008356:	d1ee      	bne.n	8008336 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008358:	7dfb      	ldrb	r3, [r7, #23]
 800835a:	2b01      	cmp	r3, #1
 800835c:	d105      	bne.n	800836a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800835e:	4b3c      	ldr	r3, [pc, #240]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008362:	4a3b      	ldr	r2, [pc, #236]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008364:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008368:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	699b      	ldr	r3, [r3, #24]
 800836e:	2b00      	cmp	r3, #0
 8008370:	f000 80a4 	beq.w	80084bc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008374:	4b36      	ldr	r3, [pc, #216]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	f003 030c 	and.w	r3, r3, #12
 800837c:	2b08      	cmp	r3, #8
 800837e:	d06b      	beq.n	8008458 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	699b      	ldr	r3, [r3, #24]
 8008384:	2b02      	cmp	r3, #2
 8008386:	d149      	bne.n	800841c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008388:	4b31      	ldr	r3, [pc, #196]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a30      	ldr	r2, [pc, #192]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 800838e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008392:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008394:	f7fc fe4a 	bl	800502c <HAL_GetTick>
 8008398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800839a:	e008      	b.n	80083ae <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800839c:	f7fc fe46 	bl	800502c <HAL_GetTick>
 80083a0:	4602      	mov	r2, r0
 80083a2:	693b      	ldr	r3, [r7, #16]
 80083a4:	1ad3      	subs	r3, r2, r3
 80083a6:	2b02      	cmp	r3, #2
 80083a8:	d901      	bls.n	80083ae <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80083aa:	2303      	movs	r3, #3
 80083ac:	e087      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083ae:	4b28      	ldr	r3, [pc, #160]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1f0      	bne.n	800839c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	69da      	ldr	r2, [r3, #28]
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6a1b      	ldr	r3, [r3, #32]
 80083c2:	431a      	orrs	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083c8:	019b      	lsls	r3, r3, #6
 80083ca:	431a      	orrs	r2, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083d0:	085b      	lsrs	r3, r3, #1
 80083d2:	3b01      	subs	r3, #1
 80083d4:	041b      	lsls	r3, r3, #16
 80083d6:	431a      	orrs	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083dc:	061b      	lsls	r3, r3, #24
 80083de:	4313      	orrs	r3, r2
 80083e0:	4a1b      	ldr	r2, [pc, #108]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80083e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80083e6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80083e8:	4b19      	ldr	r3, [pc, #100]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a18      	ldr	r2, [pc, #96]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 80083ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80083f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083f4:	f7fc fe1a 	bl	800502c <HAL_GetTick>
 80083f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80083fa:	e008      	b.n	800840e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083fc:	f7fc fe16 	bl	800502c <HAL_GetTick>
 8008400:	4602      	mov	r2, r0
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	1ad3      	subs	r3, r2, r3
 8008406:	2b02      	cmp	r3, #2
 8008408:	d901      	bls.n	800840e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800840a:	2303      	movs	r3, #3
 800840c:	e057      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800840e:	4b10      	ldr	r3, [pc, #64]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008416:	2b00      	cmp	r3, #0
 8008418:	d0f0      	beq.n	80083fc <HAL_RCC_OscConfig+0x478>
 800841a:	e04f      	b.n	80084bc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800841c:	4b0c      	ldr	r3, [pc, #48]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a0b      	ldr	r2, [pc, #44]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008422:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008426:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008428:	f7fc fe00 	bl	800502c <HAL_GetTick>
 800842c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800842e:	e008      	b.n	8008442 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008430:	f7fc fdfc 	bl	800502c <HAL_GetTick>
 8008434:	4602      	mov	r2, r0
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	1ad3      	subs	r3, r2, r3
 800843a:	2b02      	cmp	r3, #2
 800843c:	d901      	bls.n	8008442 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800843e:	2303      	movs	r3, #3
 8008440:	e03d      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008442:	4b03      	ldr	r3, [pc, #12]	@ (8008450 <HAL_RCC_OscConfig+0x4cc>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800844a:	2b00      	cmp	r3, #0
 800844c:	d1f0      	bne.n	8008430 <HAL_RCC_OscConfig+0x4ac>
 800844e:	e035      	b.n	80084bc <HAL_RCC_OscConfig+0x538>
 8008450:	40023800 	.word	0x40023800
 8008454:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8008458:	4b1b      	ldr	r3, [pc, #108]	@ (80084c8 <HAL_RCC_OscConfig+0x544>)
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	699b      	ldr	r3, [r3, #24]
 8008462:	2b01      	cmp	r3, #1
 8008464:	d028      	beq.n	80084b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008470:	429a      	cmp	r2, r3
 8008472:	d121      	bne.n	80084b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800847e:	429a      	cmp	r2, r3
 8008480:	d11a      	bne.n	80084b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008482:	68fa      	ldr	r2, [r7, #12]
 8008484:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008488:	4013      	ands	r3, r2
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800848e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008490:	4293      	cmp	r3, r2
 8008492:	d111      	bne.n	80084b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800849e:	085b      	lsrs	r3, r3, #1
 80084a0:	3b01      	subs	r3, #1
 80084a2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d107      	bne.n	80084b8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084b2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d001      	beq.n	80084bc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	e000      	b.n	80084be <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3718      	adds	r7, #24
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}
 80084c6:	bf00      	nop
 80084c8:	40023800 	.word	0x40023800

080084cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b084      	sub	sp, #16
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80084d6:	2300      	movs	r3, #0
 80084d8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d101      	bne.n	80084e4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e0d0      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80084e4:	4b6a      	ldr	r3, [pc, #424]	@ (8008690 <HAL_RCC_ClockConfig+0x1c4>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f003 030f 	and.w	r3, r3, #15
 80084ec:	683a      	ldr	r2, [r7, #0]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d910      	bls.n	8008514 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80084f2:	4b67      	ldr	r3, [pc, #412]	@ (8008690 <HAL_RCC_ClockConfig+0x1c4>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f023 020f 	bic.w	r2, r3, #15
 80084fa:	4965      	ldr	r1, [pc, #404]	@ (8008690 <HAL_RCC_ClockConfig+0x1c4>)
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	4313      	orrs	r3, r2
 8008500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008502:	4b63      	ldr	r3, [pc, #396]	@ (8008690 <HAL_RCC_ClockConfig+0x1c4>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 030f 	and.w	r3, r3, #15
 800850a:	683a      	ldr	r2, [r7, #0]
 800850c:	429a      	cmp	r2, r3
 800850e:	d001      	beq.n	8008514 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e0b8      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f003 0302 	and.w	r3, r3, #2
 800851c:	2b00      	cmp	r3, #0
 800851e:	d020      	beq.n	8008562 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f003 0304 	and.w	r3, r3, #4
 8008528:	2b00      	cmp	r3, #0
 800852a:	d005      	beq.n	8008538 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800852c:	4b59      	ldr	r3, [pc, #356]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	4a58      	ldr	r2, [pc, #352]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 8008532:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008536:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 0308 	and.w	r3, r3, #8
 8008540:	2b00      	cmp	r3, #0
 8008542:	d005      	beq.n	8008550 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008544:	4b53      	ldr	r3, [pc, #332]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	4a52      	ldr	r2, [pc, #328]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 800854a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800854e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008550:	4b50      	ldr	r3, [pc, #320]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 8008552:	689b      	ldr	r3, [r3, #8]
 8008554:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	494d      	ldr	r1, [pc, #308]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 800855e:	4313      	orrs	r3, r2
 8008560:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0301 	and.w	r3, r3, #1
 800856a:	2b00      	cmp	r3, #0
 800856c:	d040      	beq.n	80085f0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	2b01      	cmp	r3, #1
 8008574:	d107      	bne.n	8008586 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008576:	4b47      	ldr	r3, [pc, #284]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800857e:	2b00      	cmp	r3, #0
 8008580:	d115      	bne.n	80085ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008582:	2301      	movs	r3, #1
 8008584:	e07f      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	2b02      	cmp	r3, #2
 800858c:	d107      	bne.n	800859e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800858e:	4b41      	ldr	r3, [pc, #260]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008596:	2b00      	cmp	r3, #0
 8008598:	d109      	bne.n	80085ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e073      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800859e:	4b3d      	ldr	r3, [pc, #244]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f003 0302 	and.w	r3, r3, #2
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d101      	bne.n	80085ae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e06b      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80085ae:	4b39      	ldr	r3, [pc, #228]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	f023 0203 	bic.w	r2, r3, #3
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	4936      	ldr	r1, [pc, #216]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 80085bc:	4313      	orrs	r3, r2
 80085be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085c0:	f7fc fd34 	bl	800502c <HAL_GetTick>
 80085c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085c6:	e00a      	b.n	80085de <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085c8:	f7fc fd30 	bl	800502c <HAL_GetTick>
 80085cc:	4602      	mov	r2, r0
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	1ad3      	subs	r3, r2, r3
 80085d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d901      	bls.n	80085de <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e053      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085de:	4b2d      	ldr	r3, [pc, #180]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	f003 020c 	and.w	r2, r3, #12
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d1eb      	bne.n	80085c8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80085f0:	4b27      	ldr	r3, [pc, #156]	@ (8008690 <HAL_RCC_ClockConfig+0x1c4>)
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f003 030f 	and.w	r3, r3, #15
 80085f8:	683a      	ldr	r2, [r7, #0]
 80085fa:	429a      	cmp	r2, r3
 80085fc:	d210      	bcs.n	8008620 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085fe:	4b24      	ldr	r3, [pc, #144]	@ (8008690 <HAL_RCC_ClockConfig+0x1c4>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f023 020f 	bic.w	r2, r3, #15
 8008606:	4922      	ldr	r1, [pc, #136]	@ (8008690 <HAL_RCC_ClockConfig+0x1c4>)
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	4313      	orrs	r3, r2
 800860c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800860e:	4b20      	ldr	r3, [pc, #128]	@ (8008690 <HAL_RCC_ClockConfig+0x1c4>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 030f 	and.w	r3, r3, #15
 8008616:	683a      	ldr	r2, [r7, #0]
 8008618:	429a      	cmp	r2, r3
 800861a:	d001      	beq.n	8008620 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800861c:	2301      	movs	r3, #1
 800861e:	e032      	b.n	8008686 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 0304 	and.w	r3, r3, #4
 8008628:	2b00      	cmp	r3, #0
 800862a:	d008      	beq.n	800863e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800862c:	4b19      	ldr	r3, [pc, #100]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	68db      	ldr	r3, [r3, #12]
 8008638:	4916      	ldr	r1, [pc, #88]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 800863a:	4313      	orrs	r3, r2
 800863c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f003 0308 	and.w	r3, r3, #8
 8008646:	2b00      	cmp	r3, #0
 8008648:	d009      	beq.n	800865e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800864a:	4b12      	ldr	r3, [pc, #72]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	00db      	lsls	r3, r3, #3
 8008658:	490e      	ldr	r1, [pc, #56]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 800865a:	4313      	orrs	r3, r2
 800865c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800865e:	f000 f821 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 8008662:	4602      	mov	r2, r0
 8008664:	4b0b      	ldr	r3, [pc, #44]	@ (8008694 <HAL_RCC_ClockConfig+0x1c8>)
 8008666:	689b      	ldr	r3, [r3, #8]
 8008668:	091b      	lsrs	r3, r3, #4
 800866a:	f003 030f 	and.w	r3, r3, #15
 800866e:	490a      	ldr	r1, [pc, #40]	@ (8008698 <HAL_RCC_ClockConfig+0x1cc>)
 8008670:	5ccb      	ldrb	r3, [r1, r3]
 8008672:	fa22 f303 	lsr.w	r3, r2, r3
 8008676:	4a09      	ldr	r2, [pc, #36]	@ (800869c <HAL_RCC_ClockConfig+0x1d0>)
 8008678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800867a:	4b09      	ldr	r3, [pc, #36]	@ (80086a0 <HAL_RCC_ClockConfig+0x1d4>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4618      	mov	r0, r3
 8008680:	f7fc fc90 	bl	8004fa4 <HAL_InitTick>

  return HAL_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3710      	adds	r7, #16
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	40023c00 	.word	0x40023c00
 8008694:	40023800 	.word	0x40023800
 8008698:	08010c54 	.word	0x08010c54
 800869c:	200000d0 	.word	0x200000d0
 80086a0:	200000d4 	.word	0x200000d4

080086a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80086a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086a8:	b094      	sub	sp, #80	@ 0x50
 80086aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80086ac:	2300      	movs	r3, #0
 80086ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80086b0:	2300      	movs	r3, #0
 80086b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086b4:	2300      	movs	r3, #0
 80086b6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80086b8:	2300      	movs	r3, #0
 80086ba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80086bc:	4b79      	ldr	r3, [pc, #484]	@ (80088a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	f003 030c 	and.w	r3, r3, #12
 80086c4:	2b08      	cmp	r3, #8
 80086c6:	d00d      	beq.n	80086e4 <HAL_RCC_GetSysClockFreq+0x40>
 80086c8:	2b08      	cmp	r3, #8
 80086ca:	f200 80e1 	bhi.w	8008890 <HAL_RCC_GetSysClockFreq+0x1ec>
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d002      	beq.n	80086d8 <HAL_RCC_GetSysClockFreq+0x34>
 80086d2:	2b04      	cmp	r3, #4
 80086d4:	d003      	beq.n	80086de <HAL_RCC_GetSysClockFreq+0x3a>
 80086d6:	e0db      	b.n	8008890 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80086d8:	4b73      	ldr	r3, [pc, #460]	@ (80088a8 <HAL_RCC_GetSysClockFreq+0x204>)
 80086da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80086dc:	e0db      	b.n	8008896 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80086de:	4b73      	ldr	r3, [pc, #460]	@ (80088ac <HAL_RCC_GetSysClockFreq+0x208>)
 80086e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80086e2:	e0d8      	b.n	8008896 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80086e4:	4b6f      	ldr	r3, [pc, #444]	@ (80088a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80086ec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80086ee:	4b6d      	ldr	r3, [pc, #436]	@ (80088a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80086f0:	685b      	ldr	r3, [r3, #4]
 80086f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d063      	beq.n	80087c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80086fa:	4b6a      	ldr	r3, [pc, #424]	@ (80088a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	099b      	lsrs	r3, r3, #6
 8008700:	2200      	movs	r2, #0
 8008702:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008704:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800870c:	633b      	str	r3, [r7, #48]	@ 0x30
 800870e:	2300      	movs	r3, #0
 8008710:	637b      	str	r3, [r7, #52]	@ 0x34
 8008712:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008716:	4622      	mov	r2, r4
 8008718:	462b      	mov	r3, r5
 800871a:	f04f 0000 	mov.w	r0, #0
 800871e:	f04f 0100 	mov.w	r1, #0
 8008722:	0159      	lsls	r1, r3, #5
 8008724:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008728:	0150      	lsls	r0, r2, #5
 800872a:	4602      	mov	r2, r0
 800872c:	460b      	mov	r3, r1
 800872e:	4621      	mov	r1, r4
 8008730:	1a51      	subs	r1, r2, r1
 8008732:	6139      	str	r1, [r7, #16]
 8008734:	4629      	mov	r1, r5
 8008736:	eb63 0301 	sbc.w	r3, r3, r1
 800873a:	617b      	str	r3, [r7, #20]
 800873c:	f04f 0200 	mov.w	r2, #0
 8008740:	f04f 0300 	mov.w	r3, #0
 8008744:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008748:	4659      	mov	r1, fp
 800874a:	018b      	lsls	r3, r1, #6
 800874c:	4651      	mov	r1, sl
 800874e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008752:	4651      	mov	r1, sl
 8008754:	018a      	lsls	r2, r1, #6
 8008756:	4651      	mov	r1, sl
 8008758:	ebb2 0801 	subs.w	r8, r2, r1
 800875c:	4659      	mov	r1, fp
 800875e:	eb63 0901 	sbc.w	r9, r3, r1
 8008762:	f04f 0200 	mov.w	r2, #0
 8008766:	f04f 0300 	mov.w	r3, #0
 800876a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800876e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008772:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008776:	4690      	mov	r8, r2
 8008778:	4699      	mov	r9, r3
 800877a:	4623      	mov	r3, r4
 800877c:	eb18 0303 	adds.w	r3, r8, r3
 8008780:	60bb      	str	r3, [r7, #8]
 8008782:	462b      	mov	r3, r5
 8008784:	eb49 0303 	adc.w	r3, r9, r3
 8008788:	60fb      	str	r3, [r7, #12]
 800878a:	f04f 0200 	mov.w	r2, #0
 800878e:	f04f 0300 	mov.w	r3, #0
 8008792:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008796:	4629      	mov	r1, r5
 8008798:	024b      	lsls	r3, r1, #9
 800879a:	4621      	mov	r1, r4
 800879c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80087a0:	4621      	mov	r1, r4
 80087a2:	024a      	lsls	r2, r1, #9
 80087a4:	4610      	mov	r0, r2
 80087a6:	4619      	mov	r1, r3
 80087a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087aa:	2200      	movs	r2, #0
 80087ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80087b4:	f7f8 fa88 	bl	8000cc8 <__aeabi_uldivmod>
 80087b8:	4602      	mov	r2, r0
 80087ba:	460b      	mov	r3, r1
 80087bc:	4613      	mov	r3, r2
 80087be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80087c0:	e058      	b.n	8008874 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80087c2:	4b38      	ldr	r3, [pc, #224]	@ (80088a4 <HAL_RCC_GetSysClockFreq+0x200>)
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	099b      	lsrs	r3, r3, #6
 80087c8:	2200      	movs	r2, #0
 80087ca:	4618      	mov	r0, r3
 80087cc:	4611      	mov	r1, r2
 80087ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80087d2:	623b      	str	r3, [r7, #32]
 80087d4:	2300      	movs	r3, #0
 80087d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80087d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80087dc:	4642      	mov	r2, r8
 80087de:	464b      	mov	r3, r9
 80087e0:	f04f 0000 	mov.w	r0, #0
 80087e4:	f04f 0100 	mov.w	r1, #0
 80087e8:	0159      	lsls	r1, r3, #5
 80087ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80087ee:	0150      	lsls	r0, r2, #5
 80087f0:	4602      	mov	r2, r0
 80087f2:	460b      	mov	r3, r1
 80087f4:	4641      	mov	r1, r8
 80087f6:	ebb2 0a01 	subs.w	sl, r2, r1
 80087fa:	4649      	mov	r1, r9
 80087fc:	eb63 0b01 	sbc.w	fp, r3, r1
 8008800:	f04f 0200 	mov.w	r2, #0
 8008804:	f04f 0300 	mov.w	r3, #0
 8008808:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800880c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008810:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008814:	ebb2 040a 	subs.w	r4, r2, sl
 8008818:	eb63 050b 	sbc.w	r5, r3, fp
 800881c:	f04f 0200 	mov.w	r2, #0
 8008820:	f04f 0300 	mov.w	r3, #0
 8008824:	00eb      	lsls	r3, r5, #3
 8008826:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800882a:	00e2      	lsls	r2, r4, #3
 800882c:	4614      	mov	r4, r2
 800882e:	461d      	mov	r5, r3
 8008830:	4643      	mov	r3, r8
 8008832:	18e3      	adds	r3, r4, r3
 8008834:	603b      	str	r3, [r7, #0]
 8008836:	464b      	mov	r3, r9
 8008838:	eb45 0303 	adc.w	r3, r5, r3
 800883c:	607b      	str	r3, [r7, #4]
 800883e:	f04f 0200 	mov.w	r2, #0
 8008842:	f04f 0300 	mov.w	r3, #0
 8008846:	e9d7 4500 	ldrd	r4, r5, [r7]
 800884a:	4629      	mov	r1, r5
 800884c:	028b      	lsls	r3, r1, #10
 800884e:	4621      	mov	r1, r4
 8008850:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008854:	4621      	mov	r1, r4
 8008856:	028a      	lsls	r2, r1, #10
 8008858:	4610      	mov	r0, r2
 800885a:	4619      	mov	r1, r3
 800885c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800885e:	2200      	movs	r2, #0
 8008860:	61bb      	str	r3, [r7, #24]
 8008862:	61fa      	str	r2, [r7, #28]
 8008864:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008868:	f7f8 fa2e 	bl	8000cc8 <__aeabi_uldivmod>
 800886c:	4602      	mov	r2, r0
 800886e:	460b      	mov	r3, r1
 8008870:	4613      	mov	r3, r2
 8008872:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008874:	4b0b      	ldr	r3, [pc, #44]	@ (80088a4 <HAL_RCC_GetSysClockFreq+0x200>)
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	0c1b      	lsrs	r3, r3, #16
 800887a:	f003 0303 	and.w	r3, r3, #3
 800887e:	3301      	adds	r3, #1
 8008880:	005b      	lsls	r3, r3, #1
 8008882:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008884:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008886:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008888:	fbb2 f3f3 	udiv	r3, r2, r3
 800888c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800888e:	e002      	b.n	8008896 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008890:	4b05      	ldr	r3, [pc, #20]	@ (80088a8 <HAL_RCC_GetSysClockFreq+0x204>)
 8008892:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008894:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008896:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008898:	4618      	mov	r0, r3
 800889a:	3750      	adds	r7, #80	@ 0x50
 800889c:	46bd      	mov	sp, r7
 800889e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80088a2:	bf00      	nop
 80088a4:	40023800 	.word	0x40023800
 80088a8:	00f42400 	.word	0x00f42400
 80088ac:	007a1200 	.word	0x007a1200

080088b0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80088b0:	b480      	push	{r7}
 80088b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80088b4:	4b03      	ldr	r3, [pc, #12]	@ (80088c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80088b6:	681b      	ldr	r3, [r3, #0]
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	200000d0 	.word	0x200000d0

080088c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80088cc:	f7ff fff0 	bl	80088b0 <HAL_RCC_GetHCLKFreq>
 80088d0:	4602      	mov	r2, r0
 80088d2:	4b05      	ldr	r3, [pc, #20]	@ (80088e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	0a9b      	lsrs	r3, r3, #10
 80088d8:	f003 0307 	and.w	r3, r3, #7
 80088dc:	4903      	ldr	r1, [pc, #12]	@ (80088ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80088de:	5ccb      	ldrb	r3, [r1, r3]
 80088e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	bd80      	pop	{r7, pc}
 80088e8:	40023800 	.word	0x40023800
 80088ec:	08010c64 	.word	0x08010c64

080088f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80088f4:	f7ff ffdc 	bl	80088b0 <HAL_RCC_GetHCLKFreq>
 80088f8:	4602      	mov	r2, r0
 80088fa:	4b05      	ldr	r3, [pc, #20]	@ (8008910 <HAL_RCC_GetPCLK2Freq+0x20>)
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	0b5b      	lsrs	r3, r3, #13
 8008900:	f003 0307 	and.w	r3, r3, #7
 8008904:	4903      	ldr	r1, [pc, #12]	@ (8008914 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008906:	5ccb      	ldrb	r3, [r1, r3]
 8008908:	fa22 f303 	lsr.w	r3, r2, r3
}
 800890c:	4618      	mov	r0, r3
 800890e:	bd80      	pop	{r7, pc}
 8008910:	40023800 	.word	0x40023800
 8008914:	08010c64 	.word	0x08010c64

08008918 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b088      	sub	sp, #32
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008920:	2300      	movs	r3, #0
 8008922:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008924:	2300      	movs	r3, #0
 8008926:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008928:	2300      	movs	r3, #0
 800892a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800892c:	2300      	movs	r3, #0
 800892e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008930:	2300      	movs	r3, #0
 8008932:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f003 0301 	and.w	r3, r3, #1
 800893c:	2b00      	cmp	r3, #0
 800893e:	d012      	beq.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008940:	4b69      	ldr	r3, [pc, #420]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008942:	689b      	ldr	r3, [r3, #8]
 8008944:	4a68      	ldr	r2, [pc, #416]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008946:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800894a:	6093      	str	r3, [r2, #8]
 800894c:	4b66      	ldr	r3, [pc, #408]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800894e:	689a      	ldr	r2, [r3, #8]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008954:	4964      	ldr	r1, [pc, #400]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008956:	4313      	orrs	r3, r2
 8008958:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800895e:	2b00      	cmp	r3, #0
 8008960:	d101      	bne.n	8008966 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008962:	2301      	movs	r3, #1
 8008964:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800896e:	2b00      	cmp	r3, #0
 8008970:	d017      	beq.n	80089a2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008972:	4b5d      	ldr	r3, [pc, #372]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008974:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008978:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008980:	4959      	ldr	r1, [pc, #356]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008982:	4313      	orrs	r3, r2
 8008984:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800898c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008990:	d101      	bne.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008992:	2301      	movs	r3, #1
 8008994:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800899a:	2b00      	cmp	r3, #0
 800899c:	d101      	bne.n	80089a2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800899e:	2301      	movs	r3, #1
 80089a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d017      	beq.n	80089de <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80089ae:	4b4e      	ldr	r3, [pc, #312]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80089b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089b4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089bc:	494a      	ldr	r1, [pc, #296]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80089be:	4313      	orrs	r3, r2
 80089c0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089cc:	d101      	bne.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80089ce:	2301      	movs	r3, #1
 80089d0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d101      	bne.n	80089de <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80089da:	2301      	movs	r3, #1
 80089dc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d001      	beq.n	80089ee <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80089ea:	2301      	movs	r3, #1
 80089ec:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f003 0320 	and.w	r3, r3, #32
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	f000 808b 	beq.w	8008b12 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80089fc:	4b3a      	ldr	r3, [pc, #232]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80089fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a00:	4a39      	ldr	r2, [pc, #228]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008a06:	6413      	str	r3, [r2, #64]	@ 0x40
 8008a08:	4b37      	ldr	r3, [pc, #220]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008a10:	60bb      	str	r3, [r7, #8]
 8008a12:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008a14:	4b35      	ldr	r3, [pc, #212]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4a34      	ldr	r2, [pc, #208]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008a1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a20:	f7fc fb04 	bl	800502c <HAL_GetTick>
 8008a24:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008a26:	e008      	b.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a28:	f7fc fb00 	bl	800502c <HAL_GetTick>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	2b64      	cmp	r3, #100	@ 0x64
 8008a34:	d901      	bls.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008a36:	2303      	movs	r3, #3
 8008a38:	e357      	b.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008a3a:	4b2c      	ldr	r3, [pc, #176]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d0f0      	beq.n	8008a28 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008a46:	4b28      	ldr	r3, [pc, #160]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a4e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d035      	beq.n	8008ac2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a5e:	693a      	ldr	r2, [r7, #16]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d02e      	beq.n	8008ac2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008a64:	4b20      	ldr	r3, [pc, #128]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a6c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a72:	4a1d      	ldr	r2, [pc, #116]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a78:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008a7a:	4b1b      	ldr	r3, [pc, #108]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a7e:	4a1a      	ldr	r2, [pc, #104]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a84:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008a86:	4a18      	ldr	r2, [pc, #96]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008a8c:	4b16      	ldr	r3, [pc, #88]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a90:	f003 0301 	and.w	r3, r3, #1
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d114      	bne.n	8008ac2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a98:	f7fc fac8 	bl	800502c <HAL_GetTick>
 8008a9c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008a9e:	e00a      	b.n	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008aa0:	f7fc fac4 	bl	800502c <HAL_GetTick>
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	1ad3      	subs	r3, r2, r3
 8008aaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d901      	bls.n	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008ab2:	2303      	movs	r3, #3
 8008ab4:	e319      	b.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008aba:	f003 0302 	and.w	r3, r3, #2
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d0ee      	beq.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ac6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008aca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008ace:	d111      	bne.n	8008af4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008ad0:	4b05      	ldr	r3, [pc, #20]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008adc:	4b04      	ldr	r3, [pc, #16]	@ (8008af0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008ade:	400b      	ands	r3, r1
 8008ae0:	4901      	ldr	r1, [pc, #4]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	608b      	str	r3, [r1, #8]
 8008ae6:	e00b      	b.n	8008b00 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008ae8:	40023800 	.word	0x40023800
 8008aec:	40007000 	.word	0x40007000
 8008af0:	0ffffcff 	.word	0x0ffffcff
 8008af4:	4baa      	ldr	r3, [pc, #680]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008af6:	689b      	ldr	r3, [r3, #8]
 8008af8:	4aa9      	ldr	r2, [pc, #676]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008afa:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008afe:	6093      	str	r3, [r2, #8]
 8008b00:	4ba7      	ldr	r3, [pc, #668]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b02:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b0c:	49a4      	ldr	r1, [pc, #656]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f003 0310 	and.w	r3, r3, #16
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d010      	beq.n	8008b40 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008b1e:	4ba0      	ldr	r3, [pc, #640]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b24:	4a9e      	ldr	r2, [pc, #632]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008b2a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008b2e:	4b9c      	ldr	r3, [pc, #624]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b30:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b38:	4999      	ldr	r1, [pc, #612]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d00a      	beq.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008b4c:	4b94      	ldr	r3, [pc, #592]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b52:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b5a:	4991      	ldr	r1, [pc, #580]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00a      	beq.n	8008b84 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008b6e:	4b8c      	ldr	r3, [pc, #560]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b74:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008b7c:	4988      	ldr	r1, [pc, #544]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00a      	beq.n	8008ba6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008b90:	4b83      	ldr	r3, [pc, #524]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b9e:	4980      	ldr	r1, [pc, #512]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ba0:	4313      	orrs	r3, r2
 8008ba2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d00a      	beq.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008bb2:	4b7b      	ldr	r3, [pc, #492]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bb8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bc0:	4977      	ldr	r1, [pc, #476]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00a      	beq.n	8008bea <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008bd4:	4b72      	ldr	r3, [pc, #456]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bda:	f023 0203 	bic.w	r2, r3, #3
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008be2:	496f      	ldr	r1, [pc, #444]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008be4:	4313      	orrs	r3, r2
 8008be6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d00a      	beq.n	8008c0c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008bf6:	4b6a      	ldr	r3, [pc, #424]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bfc:	f023 020c 	bic.w	r2, r3, #12
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c04:	4966      	ldr	r1, [pc, #408]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008c06:	4313      	orrs	r3, r2
 8008c08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d00a      	beq.n	8008c2e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008c18:	4b61      	ldr	r3, [pc, #388]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c1e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c26:	495e      	ldr	r1, [pc, #376]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00a      	beq.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008c3a:	4b59      	ldr	r3, [pc, #356]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c40:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c48:	4955      	ldr	r1, [pc, #340]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d00a      	beq.n	8008c72 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008c5c:	4b50      	ldr	r3, [pc, #320]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c62:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c6a:	494d      	ldr	r1, [pc, #308]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008c6c:	4313      	orrs	r3, r2
 8008c6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d00a      	beq.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008c7e:	4b48      	ldr	r3, [pc, #288]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c84:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c8c:	4944      	ldr	r1, [pc, #272]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008c8e:	4313      	orrs	r3, r2
 8008c90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d00a      	beq.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ca6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cae:	493c      	ldr	r1, [pc, #240]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d00a      	beq.n	8008cd8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008cc2:	4b37      	ldr	r3, [pc, #220]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cc8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008cd0:	4933      	ldr	r1, [pc, #204]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d00a      	beq.n	8008cfa <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008ce4:	4b2e      	ldr	r3, [pc, #184]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cea:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008cf2:	492b      	ldr	r1, [pc, #172]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d011      	beq.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008d06:	4b26      	ldr	r3, [pc, #152]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d0c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d14:	4922      	ldr	r1, [pc, #136]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008d16:	4313      	orrs	r3, r2
 8008d18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d24:	d101      	bne.n	8008d2a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008d26:	2301      	movs	r3, #1
 8008d28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f003 0308 	and.w	r3, r3, #8
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d001      	beq.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008d36:	2301      	movs	r3, #1
 8008d38:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d00a      	beq.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008d46:	4b16      	ldr	r3, [pc, #88]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d4c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008d54:	4912      	ldr	r1, [pc, #72]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008d56:	4313      	orrs	r3, r2
 8008d58:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d00b      	beq.n	8008d80 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008d68:	4b0d      	ldr	r3, [pc, #52]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d6e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008d78:	4909      	ldr	r1, [pc, #36]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d006      	beq.n	8008d94 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	f000 80d9 	beq.w	8008f46 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008d94:	4b02      	ldr	r3, [pc, #8]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a01      	ldr	r2, [pc, #4]	@ (8008da0 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008d9a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d9e:	e001      	b.n	8008da4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8008da0:	40023800 	.word	0x40023800
 8008da4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008da6:	f7fc f941 	bl	800502c <HAL_GetTick>
 8008daa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008dac:	e008      	b.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008dae:	f7fc f93d 	bl	800502c <HAL_GetTick>
 8008db2:	4602      	mov	r2, r0
 8008db4:	697b      	ldr	r3, [r7, #20]
 8008db6:	1ad3      	subs	r3, r2, r3
 8008db8:	2b64      	cmp	r3, #100	@ 0x64
 8008dba:	d901      	bls.n	8008dc0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008dbc:	2303      	movs	r3, #3
 8008dbe:	e194      	b.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008dc0:	4b6c      	ldr	r3, [pc, #432]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d1f0      	bne.n	8008dae <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f003 0301 	and.w	r3, r3, #1
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d021      	beq.n	8008e1c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d11d      	bne.n	8008e1c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008de0:	4b64      	ldr	r3, [pc, #400]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008de6:	0c1b      	lsrs	r3, r3, #16
 8008de8:	f003 0303 	and.w	r3, r3, #3
 8008dec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008dee:	4b61      	ldr	r3, [pc, #388]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008df4:	0e1b      	lsrs	r3, r3, #24
 8008df6:	f003 030f 	and.w	r3, r3, #15
 8008dfa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	019a      	lsls	r2, r3, #6
 8008e02:	693b      	ldr	r3, [r7, #16]
 8008e04:	041b      	lsls	r3, r3, #16
 8008e06:	431a      	orrs	r2, r3
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	061b      	lsls	r3, r3, #24
 8008e0c:	431a      	orrs	r2, r3
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	689b      	ldr	r3, [r3, #8]
 8008e12:	071b      	lsls	r3, r3, #28
 8008e14:	4957      	ldr	r1, [pc, #348]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e16:	4313      	orrs	r3, r2
 8008e18:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d004      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e2c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e30:	d00a      	beq.n	8008e48 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d02e      	beq.n	8008e9c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e46:	d129      	bne.n	8008e9c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008e48:	4b4a      	ldr	r3, [pc, #296]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e4e:	0c1b      	lsrs	r3, r3, #16
 8008e50:	f003 0303 	and.w	r3, r3, #3
 8008e54:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008e56:	4b47      	ldr	r3, [pc, #284]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e5c:	0f1b      	lsrs	r3, r3, #28
 8008e5e:	f003 0307 	and.w	r3, r3, #7
 8008e62:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	685b      	ldr	r3, [r3, #4]
 8008e68:	019a      	lsls	r2, r3, #6
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	041b      	lsls	r3, r3, #16
 8008e6e:	431a      	orrs	r2, r3
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	68db      	ldr	r3, [r3, #12]
 8008e74:	061b      	lsls	r3, r3, #24
 8008e76:	431a      	orrs	r2, r3
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	071b      	lsls	r3, r3, #28
 8008e7c:	493d      	ldr	r1, [pc, #244]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008e84:	4b3b      	ldr	r3, [pc, #236]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008e8a:	f023 021f 	bic.w	r2, r3, #31
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e92:	3b01      	subs	r3, #1
 8008e94:	4937      	ldr	r1, [pc, #220]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008e96:	4313      	orrs	r3, r2
 8008e98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d01d      	beq.n	8008ee4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008ea8:	4b32      	ldr	r3, [pc, #200]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008eae:	0e1b      	lsrs	r3, r3, #24
 8008eb0:	f003 030f 	and.w	r3, r3, #15
 8008eb4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008eb6:	4b2f      	ldr	r3, [pc, #188]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008eb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ebc:	0f1b      	lsrs	r3, r3, #28
 8008ebe:	f003 0307 	and.w	r3, r3, #7
 8008ec2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	019a      	lsls	r2, r3, #6
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	691b      	ldr	r3, [r3, #16]
 8008ece:	041b      	lsls	r3, r3, #16
 8008ed0:	431a      	orrs	r2, r3
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	061b      	lsls	r3, r3, #24
 8008ed6:	431a      	orrs	r2, r3
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	071b      	lsls	r3, r3, #28
 8008edc:	4925      	ldr	r1, [pc, #148]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008ede:	4313      	orrs	r3, r2
 8008ee0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d011      	beq.n	8008f14 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	019a      	lsls	r2, r3, #6
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	691b      	ldr	r3, [r3, #16]
 8008efa:	041b      	lsls	r3, r3, #16
 8008efc:	431a      	orrs	r2, r3
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	68db      	ldr	r3, [r3, #12]
 8008f02:	061b      	lsls	r3, r3, #24
 8008f04:	431a      	orrs	r2, r3
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	689b      	ldr	r3, [r3, #8]
 8008f0a:	071b      	lsls	r3, r3, #28
 8008f0c:	4919      	ldr	r1, [pc, #100]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008f14:	4b17      	ldr	r3, [pc, #92]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a16      	ldr	r2, [pc, #88]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008f1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f20:	f7fc f884 	bl	800502c <HAL_GetTick>
 8008f24:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008f26:	e008      	b.n	8008f3a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008f28:	f7fc f880 	bl	800502c <HAL_GetTick>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	1ad3      	subs	r3, r2, r3
 8008f32:	2b64      	cmp	r3, #100	@ 0x64
 8008f34:	d901      	bls.n	8008f3a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f36:	2303      	movs	r3, #3
 8008f38:	e0d7      	b.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d0f0      	beq.n	8008f28 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008f46:	69bb      	ldr	r3, [r7, #24]
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	f040 80cd 	bne.w	80090e8 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008f4e:	4b09      	ldr	r3, [pc, #36]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	4a08      	ldr	r2, [pc, #32]	@ (8008f74 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008f54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008f5a:	f7fc f867 	bl	800502c <HAL_GetTick>
 8008f5e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008f60:	e00a      	b.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008f62:	f7fc f863 	bl	800502c <HAL_GetTick>
 8008f66:	4602      	mov	r2, r0
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	1ad3      	subs	r3, r2, r3
 8008f6c:	2b64      	cmp	r3, #100	@ 0x64
 8008f6e:	d903      	bls.n	8008f78 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f70:	2303      	movs	r3, #3
 8008f72:	e0ba      	b.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008f74:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008f78:	4b5e      	ldr	r3, [pc, #376]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f84:	d0ed      	beq.n	8008f62 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d003      	beq.n	8008f9a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d009      	beq.n	8008fae <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d02e      	beq.n	8009004 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d12a      	bne.n	8009004 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008fae:	4b51      	ldr	r3, [pc, #324]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fb4:	0c1b      	lsrs	r3, r3, #16
 8008fb6:	f003 0303 	and.w	r3, r3, #3
 8008fba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008fbc:	4b4d      	ldr	r3, [pc, #308]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fc2:	0f1b      	lsrs	r3, r3, #28
 8008fc4:	f003 0307 	and.w	r3, r3, #7
 8008fc8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	695b      	ldr	r3, [r3, #20]
 8008fce:	019a      	lsls	r2, r3, #6
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	041b      	lsls	r3, r3, #16
 8008fd4:	431a      	orrs	r2, r3
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	699b      	ldr	r3, [r3, #24]
 8008fda:	061b      	lsls	r3, r3, #24
 8008fdc:	431a      	orrs	r2, r3
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	071b      	lsls	r3, r3, #28
 8008fe2:	4944      	ldr	r1, [pc, #272]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008fe4:	4313      	orrs	r3, r2
 8008fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008fea:	4b42      	ldr	r3, [pc, #264]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008ff0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ff8:	3b01      	subs	r3, #1
 8008ffa:	021b      	lsls	r3, r3, #8
 8008ffc:	493d      	ldr	r1, [pc, #244]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008ffe:	4313      	orrs	r3, r2
 8009000:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800900c:	2b00      	cmp	r3, #0
 800900e:	d022      	beq.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009014:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009018:	d11d      	bne.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800901a:	4b36      	ldr	r3, [pc, #216]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800901c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009020:	0e1b      	lsrs	r3, r3, #24
 8009022:	f003 030f 	and.w	r3, r3, #15
 8009026:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009028:	4b32      	ldr	r3, [pc, #200]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800902a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800902e:	0f1b      	lsrs	r3, r3, #28
 8009030:	f003 0307 	and.w	r3, r3, #7
 8009034:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	695b      	ldr	r3, [r3, #20]
 800903a:	019a      	lsls	r2, r3, #6
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	6a1b      	ldr	r3, [r3, #32]
 8009040:	041b      	lsls	r3, r3, #16
 8009042:	431a      	orrs	r2, r3
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	061b      	lsls	r3, r3, #24
 8009048:	431a      	orrs	r2, r3
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	071b      	lsls	r3, r3, #28
 800904e:	4929      	ldr	r1, [pc, #164]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009050:	4313      	orrs	r3, r2
 8009052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f003 0308 	and.w	r3, r3, #8
 800905e:	2b00      	cmp	r3, #0
 8009060:	d028      	beq.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009062:	4b24      	ldr	r3, [pc, #144]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009068:	0e1b      	lsrs	r3, r3, #24
 800906a:	f003 030f 	and.w	r3, r3, #15
 800906e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8009070:	4b20      	ldr	r3, [pc, #128]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009076:	0c1b      	lsrs	r3, r3, #16
 8009078:	f003 0303 	and.w	r3, r3, #3
 800907c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	695b      	ldr	r3, [r3, #20]
 8009082:	019a      	lsls	r2, r3, #6
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	041b      	lsls	r3, r3, #16
 8009088:	431a      	orrs	r2, r3
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	061b      	lsls	r3, r3, #24
 800908e:	431a      	orrs	r2, r3
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	69db      	ldr	r3, [r3, #28]
 8009094:	071b      	lsls	r3, r3, #28
 8009096:	4917      	ldr	r1, [pc, #92]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009098:	4313      	orrs	r3, r2
 800909a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800909e:	4b15      	ldr	r3, [pc, #84]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090a4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ac:	4911      	ldr	r1, [pc, #68]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090ae:	4313      	orrs	r3, r2
 80090b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80090b4:	4b0f      	ldr	r3, [pc, #60]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a0e      	ldr	r2, [pc, #56]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80090be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80090c0:	f7fb ffb4 	bl	800502c <HAL_GetTick>
 80090c4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80090c6:	e008      	b.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80090c8:	f7fb ffb0 	bl	800502c <HAL_GetTick>
 80090cc:	4602      	mov	r2, r0
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	1ad3      	subs	r3, r2, r3
 80090d2:	2b64      	cmp	r3, #100	@ 0x64
 80090d4:	d901      	bls.n	80090da <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80090d6:	2303      	movs	r3, #3
 80090d8:	e007      	b.n	80090ea <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80090da:	4b06      	ldr	r3, [pc, #24]	@ (80090f4 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090e6:	d1ef      	bne.n	80090c8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80090e8:	2300      	movs	r3, #0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3720      	adds	r7, #32
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
 80090f2:	bf00      	nop
 80090f4:	40023800 	.word	0x40023800

080090f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b084      	sub	sp, #16
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d101      	bne.n	800910a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009106:	2301      	movs	r3, #1
 8009108:	e09d      	b.n	8009246 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800910e:	2b00      	cmp	r3, #0
 8009110:	d108      	bne.n	8009124 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800911a:	d009      	beq.n	8009130 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	61da      	str	r2, [r3, #28]
 8009122:	e005      	b.n	8009130 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2200      	movs	r2, #0
 8009128:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800913c:	b2db      	uxtb	r3, r3
 800913e:	2b00      	cmp	r3, #0
 8009140:	d106      	bne.n	8009150 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f7fb f8b8 	bl	80042c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2202      	movs	r2, #2
 8009154:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	681a      	ldr	r2, [r3, #0]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009166:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009170:	d902      	bls.n	8009178 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009172:	2300      	movs	r3, #0
 8009174:	60fb      	str	r3, [r7, #12]
 8009176:	e002      	b.n	800917e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009178:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800917c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	68db      	ldr	r3, [r3, #12]
 8009182:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009186:	d007      	beq.n	8009198 <HAL_SPI_Init+0xa0>
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009190:	d002      	beq.n	8009198 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2200      	movs	r2, #0
 8009196:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	689b      	ldr	r3, [r3, #8]
 80091a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80091a8:	431a      	orrs	r2, r3
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	691b      	ldr	r3, [r3, #16]
 80091ae:	f003 0302 	and.w	r3, r3, #2
 80091b2:	431a      	orrs	r2, r3
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	695b      	ldr	r3, [r3, #20]
 80091b8:	f003 0301 	and.w	r3, r3, #1
 80091bc:	431a      	orrs	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	699b      	ldr	r3, [r3, #24]
 80091c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091c6:	431a      	orrs	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	69db      	ldr	r3, [r3, #28]
 80091cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80091d0:	431a      	orrs	r2, r3
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6a1b      	ldr	r3, [r3, #32]
 80091d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091da:	ea42 0103 	orr.w	r1, r2, r3
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091e2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	430a      	orrs	r2, r1
 80091ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	699b      	ldr	r3, [r3, #24]
 80091f2:	0c1b      	lsrs	r3, r3, #16
 80091f4:	f003 0204 	and.w	r2, r3, #4
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091fc:	f003 0310 	and.w	r3, r3, #16
 8009200:	431a      	orrs	r2, r3
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009206:	f003 0308 	and.w	r3, r3, #8
 800920a:	431a      	orrs	r2, r3
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	68db      	ldr	r3, [r3, #12]
 8009210:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009214:	ea42 0103 	orr.w	r1, r2, r3
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	430a      	orrs	r2, r1
 8009224:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	69da      	ldr	r2, [r3, #28]
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009234:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2201      	movs	r2, #1
 8009240:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800924e:	b580      	push	{r7, lr}
 8009250:	b088      	sub	sp, #32
 8009252:	af00      	add	r7, sp, #0
 8009254:	60f8      	str	r0, [r7, #12]
 8009256:	60b9      	str	r1, [r7, #8]
 8009258:	603b      	str	r3, [r7, #0]
 800925a:	4613      	mov	r3, r2
 800925c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800925e:	2300      	movs	r3, #0
 8009260:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009268:	2b01      	cmp	r3, #1
 800926a:	d101      	bne.n	8009270 <HAL_SPI_Transmit+0x22>
 800926c:	2302      	movs	r3, #2
 800926e:	e15f      	b.n	8009530 <HAL_SPI_Transmit+0x2e2>
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2201      	movs	r2, #1
 8009274:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009278:	f7fb fed8 	bl	800502c <HAL_GetTick>
 800927c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800927e:	88fb      	ldrh	r3, [r7, #6]
 8009280:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009288:	b2db      	uxtb	r3, r3
 800928a:	2b01      	cmp	r3, #1
 800928c:	d002      	beq.n	8009294 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800928e:	2302      	movs	r3, #2
 8009290:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009292:	e148      	b.n	8009526 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d002      	beq.n	80092a0 <HAL_SPI_Transmit+0x52>
 800929a:	88fb      	ldrh	r3, [r7, #6]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d102      	bne.n	80092a6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80092a0:	2301      	movs	r3, #1
 80092a2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80092a4:	e13f      	b.n	8009526 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2203      	movs	r2, #3
 80092aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2200      	movs	r2, #0
 80092b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	68ba      	ldr	r2, [r7, #8]
 80092b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	88fa      	ldrh	r2, [r7, #6]
 80092be:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	88fa      	ldrh	r2, [r7, #6]
 80092c4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2200      	movs	r2, #0
 80092ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2200      	movs	r2, #0
 80092d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2200      	movs	r2, #0
 80092d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2200      	movs	r2, #0
 80092e0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2200      	movs	r2, #0
 80092e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	689b      	ldr	r3, [r3, #8]
 80092ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80092f0:	d10f      	bne.n	8009312 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	681a      	ldr	r2, [r3, #0]
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009300:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	681a      	ldr	r2, [r3, #0]
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009310:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800931c:	2b40      	cmp	r3, #64	@ 0x40
 800931e:	d007      	beq.n	8009330 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800932e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009338:	d94f      	bls.n	80093da <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	685b      	ldr	r3, [r3, #4]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d002      	beq.n	8009348 <HAL_SPI_Transmit+0xfa>
 8009342:	8afb      	ldrh	r3, [r7, #22]
 8009344:	2b01      	cmp	r3, #1
 8009346:	d142      	bne.n	80093ce <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800934c:	881a      	ldrh	r2, [r3, #0]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009358:	1c9a      	adds	r2, r3, #2
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009362:	b29b      	uxth	r3, r3
 8009364:	3b01      	subs	r3, #1
 8009366:	b29a      	uxth	r2, r3
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800936c:	e02f      	b.n	80093ce <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	689b      	ldr	r3, [r3, #8]
 8009374:	f003 0302 	and.w	r3, r3, #2
 8009378:	2b02      	cmp	r3, #2
 800937a:	d112      	bne.n	80093a2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009380:	881a      	ldrh	r2, [r3, #0]
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800938c:	1c9a      	adds	r2, r3, #2
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009396:	b29b      	uxth	r3, r3
 8009398:	3b01      	subs	r3, #1
 800939a:	b29a      	uxth	r2, r3
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80093a0:	e015      	b.n	80093ce <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80093a2:	f7fb fe43 	bl	800502c <HAL_GetTick>
 80093a6:	4602      	mov	r2, r0
 80093a8:	69bb      	ldr	r3, [r7, #24]
 80093aa:	1ad3      	subs	r3, r2, r3
 80093ac:	683a      	ldr	r2, [r7, #0]
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d803      	bhi.n	80093ba <HAL_SPI_Transmit+0x16c>
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b8:	d102      	bne.n	80093c0 <HAL_SPI_Transmit+0x172>
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d106      	bne.n	80093ce <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80093c0:	2303      	movs	r3, #3
 80093c2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2201      	movs	r2, #1
 80093c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80093cc:	e0ab      	b.n	8009526 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d1ca      	bne.n	800936e <HAL_SPI_Transmit+0x120>
 80093d8:	e080      	b.n	80094dc <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d002      	beq.n	80093e8 <HAL_SPI_Transmit+0x19a>
 80093e2:	8afb      	ldrh	r3, [r7, #22]
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d174      	bne.n	80094d2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d912      	bls.n	8009418 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093f6:	881a      	ldrh	r2, [r3, #0]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009402:	1c9a      	adds	r2, r3, #2
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800940c:	b29b      	uxth	r3, r3
 800940e:	3b02      	subs	r3, #2
 8009410:	b29a      	uxth	r2, r3
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009416:	e05c      	b.n	80094d2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	330c      	adds	r3, #12
 8009422:	7812      	ldrb	r2, [r2, #0]
 8009424:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800942a:	1c5a      	adds	r2, r3, #1
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009434:	b29b      	uxth	r3, r3
 8009436:	3b01      	subs	r3, #1
 8009438:	b29a      	uxth	r2, r3
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800943e:	e048      	b.n	80094d2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	f003 0302 	and.w	r3, r3, #2
 800944a:	2b02      	cmp	r3, #2
 800944c:	d12b      	bne.n	80094a6 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009452:	b29b      	uxth	r3, r3
 8009454:	2b01      	cmp	r3, #1
 8009456:	d912      	bls.n	800947e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800945c:	881a      	ldrh	r2, [r3, #0]
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009468:	1c9a      	adds	r2, r3, #2
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009472:	b29b      	uxth	r3, r3
 8009474:	3b02      	subs	r3, #2
 8009476:	b29a      	uxth	r2, r3
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800947c:	e029      	b.n	80094d2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	330c      	adds	r3, #12
 8009488:	7812      	ldrb	r2, [r2, #0]
 800948a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009490:	1c5a      	adds	r2, r3, #1
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800949a:	b29b      	uxth	r3, r3
 800949c:	3b01      	subs	r3, #1
 800949e:	b29a      	uxth	r2, r3
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80094a4:	e015      	b.n	80094d2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80094a6:	f7fb fdc1 	bl	800502c <HAL_GetTick>
 80094aa:	4602      	mov	r2, r0
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	1ad3      	subs	r3, r2, r3
 80094b0:	683a      	ldr	r2, [r7, #0]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d803      	bhi.n	80094be <HAL_SPI_Transmit+0x270>
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094bc:	d102      	bne.n	80094c4 <HAL_SPI_Transmit+0x276>
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d106      	bne.n	80094d2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80094c4:	2303      	movs	r3, #3
 80094c6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	2201      	movs	r2, #1
 80094cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80094d0:	e029      	b.n	8009526 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094d6:	b29b      	uxth	r3, r3
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d1b1      	bne.n	8009440 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80094dc:	69ba      	ldr	r2, [r7, #24]
 80094de:	6839      	ldr	r1, [r7, #0]
 80094e0:	68f8      	ldr	r0, [r7, #12]
 80094e2:	f000 fa5b 	bl	800999c <SPI_EndRxTxTransaction>
 80094e6:	4603      	mov	r3, r0
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d002      	beq.n	80094f2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2220      	movs	r2, #32
 80094f0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d10a      	bne.n	8009510 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80094fa:	2300      	movs	r3, #0
 80094fc:	613b      	str	r3, [r7, #16]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	68db      	ldr	r3, [r3, #12]
 8009504:	613b      	str	r3, [r7, #16]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	689b      	ldr	r3, [r3, #8]
 800950c:	613b      	str	r3, [r7, #16]
 800950e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009514:	2b00      	cmp	r3, #0
 8009516:	d002      	beq.n	800951e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8009518:	2301      	movs	r3, #1
 800951a:	77fb      	strb	r3, [r7, #31]
 800951c:	e003      	b.n	8009526 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2201      	movs	r2, #1
 8009522:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2200      	movs	r2, #0
 800952a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800952e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3720      	adds	r7, #32
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b088      	sub	sp, #32
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	689b      	ldr	r3, [r3, #8]
 800954e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009550:	69bb      	ldr	r3, [r7, #24]
 8009552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009556:	2b00      	cmp	r3, #0
 8009558:	d10e      	bne.n	8009578 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800955a:	69bb      	ldr	r3, [r7, #24]
 800955c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009560:	2b00      	cmp	r3, #0
 8009562:	d009      	beq.n	8009578 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800956a:	2b00      	cmp	r3, #0
 800956c:	d004      	beq.n	8009578 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	4798      	blx	r3
    return;
 8009576:	e0ce      	b.n	8009716 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009578:	69bb      	ldr	r3, [r7, #24]
 800957a:	f003 0302 	and.w	r3, r3, #2
 800957e:	2b00      	cmp	r3, #0
 8009580:	d009      	beq.n	8009596 <HAL_SPI_IRQHandler+0x5e>
 8009582:	69fb      	ldr	r3, [r7, #28]
 8009584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009588:	2b00      	cmp	r3, #0
 800958a:	d004      	beq.n	8009596 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009590:	6878      	ldr	r0, [r7, #4]
 8009592:	4798      	blx	r3
    return;
 8009594:	e0bf      	b.n	8009716 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	f003 0320 	and.w	r3, r3, #32
 800959c:	2b00      	cmp	r3, #0
 800959e:	d10a      	bne.n	80095b6 <HAL_SPI_IRQHandler+0x7e>
 80095a0:	69bb      	ldr	r3, [r7, #24]
 80095a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d105      	bne.n	80095b6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80095aa:	69bb      	ldr	r3, [r7, #24]
 80095ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	f000 80b0 	beq.w	8009716 <HAL_SPI_IRQHandler+0x1de>
 80095b6:	69fb      	ldr	r3, [r7, #28]
 80095b8:	f003 0320 	and.w	r3, r3, #32
 80095bc:	2b00      	cmp	r3, #0
 80095be:	f000 80aa 	beq.w	8009716 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80095c2:	69bb      	ldr	r3, [r7, #24]
 80095c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d023      	beq.n	8009614 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80095d2:	b2db      	uxtb	r3, r3
 80095d4:	2b03      	cmp	r3, #3
 80095d6:	d011      	beq.n	80095fc <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80095dc:	f043 0204 	orr.w	r2, r3, #4
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80095e4:	2300      	movs	r3, #0
 80095e6:	617b      	str	r3, [r7, #20]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	68db      	ldr	r3, [r3, #12]
 80095ee:	617b      	str	r3, [r7, #20]
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	617b      	str	r3, [r7, #20]
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	e00b      	b.n	8009614 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80095fc:	2300      	movs	r3, #0
 80095fe:	613b      	str	r3, [r7, #16]
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	68db      	ldr	r3, [r3, #12]
 8009606:	613b      	str	r3, [r7, #16]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	613b      	str	r3, [r7, #16]
 8009610:	693b      	ldr	r3, [r7, #16]
        return;
 8009612:	e080      	b.n	8009716 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009614:	69bb      	ldr	r3, [r7, #24]
 8009616:	f003 0320 	and.w	r3, r3, #32
 800961a:	2b00      	cmp	r3, #0
 800961c:	d014      	beq.n	8009648 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009622:	f043 0201 	orr.w	r2, r3, #1
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800962a:	2300      	movs	r3, #0
 800962c:	60fb      	str	r3, [r7, #12]
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	689b      	ldr	r3, [r3, #8]
 8009634:	60fb      	str	r3, [r7, #12]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681a      	ldr	r2, [r3, #0]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009644:	601a      	str	r2, [r3, #0]
 8009646:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800964e:	2b00      	cmp	r3, #0
 8009650:	d00c      	beq.n	800966c <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009656:	f043 0208 	orr.w	r2, r3, #8
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800965e:	2300      	movs	r3, #0
 8009660:	60bb      	str	r3, [r7, #8]
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	689b      	ldr	r3, [r3, #8]
 8009668:	60bb      	str	r3, [r7, #8]
 800966a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009670:	2b00      	cmp	r3, #0
 8009672:	d04f      	beq.n	8009714 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	685a      	ldr	r2, [r3, #4]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009682:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2201      	movs	r2, #1
 8009688:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800968c:	69fb      	ldr	r3, [r7, #28]
 800968e:	f003 0302 	and.w	r3, r3, #2
 8009692:	2b00      	cmp	r3, #0
 8009694:	d104      	bne.n	80096a0 <HAL_SPI_IRQHandler+0x168>
 8009696:	69fb      	ldr	r3, [r7, #28]
 8009698:	f003 0301 	and.w	r3, r3, #1
 800969c:	2b00      	cmp	r3, #0
 800969e:	d034      	beq.n	800970a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	685a      	ldr	r2, [r3, #4]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f022 0203 	bic.w	r2, r2, #3
 80096ae:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d011      	beq.n	80096dc <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096bc:	4a17      	ldr	r2, [pc, #92]	@ (800971c <HAL_SPI_IRQHandler+0x1e4>)
 80096be:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096c4:	4618      	mov	r0, r3
 80096c6:	f7fd f9a5 	bl	8006a14 <HAL_DMA_Abort_IT>
 80096ca:	4603      	mov	r3, r0
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d005      	beq.n	80096dc <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80096d4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d016      	beq.n	8009712 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096e8:	4a0c      	ldr	r2, [pc, #48]	@ (800971c <HAL_SPI_IRQHandler+0x1e4>)
 80096ea:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80096f0:	4618      	mov	r0, r3
 80096f2:	f7fd f98f 	bl	8006a14 <HAL_DMA_Abort_IT>
 80096f6:	4603      	mov	r3, r0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d00a      	beq.n	8009712 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009700:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009708:	e003      	b.n	8009712 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 f808 	bl	8009720 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009710:	e000      	b.n	8009714 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8009712:	bf00      	nop
    return;
 8009714:	bf00      	nop
  }
}
 8009716:	3720      	adds	r7, #32
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}
 800971c:	08009735 	.word	0x08009735

08009720 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009720:	b480      	push	{r7}
 8009722:	b083      	sub	sp, #12
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009728:	bf00      	nop
 800972a:	370c      	adds	r7, #12
 800972c:	46bd      	mov	sp, r7
 800972e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009732:	4770      	bx	lr

08009734 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b084      	sub	sp, #16
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009740:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2200      	movs	r2, #0
 8009746:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2200      	movs	r2, #0
 800974e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009750:	68f8      	ldr	r0, [r7, #12]
 8009752:	f7ff ffe5 	bl	8009720 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009756:	bf00      	nop
 8009758:	3710      	adds	r7, #16
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}
	...

08009760 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b088      	sub	sp, #32
 8009764:	af00      	add	r7, sp, #0
 8009766:	60f8      	str	r0, [r7, #12]
 8009768:	60b9      	str	r1, [r7, #8]
 800976a:	603b      	str	r3, [r7, #0]
 800976c:	4613      	mov	r3, r2
 800976e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009770:	f7fb fc5c 	bl	800502c <HAL_GetTick>
 8009774:	4602      	mov	r2, r0
 8009776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009778:	1a9b      	subs	r3, r3, r2
 800977a:	683a      	ldr	r2, [r7, #0]
 800977c:	4413      	add	r3, r2
 800977e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009780:	f7fb fc54 	bl	800502c <HAL_GetTick>
 8009784:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009786:	4b39      	ldr	r3, [pc, #228]	@ (800986c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	015b      	lsls	r3, r3, #5
 800978c:	0d1b      	lsrs	r3, r3, #20
 800978e:	69fa      	ldr	r2, [r7, #28]
 8009790:	fb02 f303 	mul.w	r3, r2, r3
 8009794:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009796:	e054      	b.n	8009842 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800979e:	d050      	beq.n	8009842 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80097a0:	f7fb fc44 	bl	800502c <HAL_GetTick>
 80097a4:	4602      	mov	r2, r0
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	1ad3      	subs	r3, r2, r3
 80097aa:	69fa      	ldr	r2, [r7, #28]
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d902      	bls.n	80097b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80097b0:	69fb      	ldr	r3, [r7, #28]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d13d      	bne.n	8009832 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	685a      	ldr	r2, [r3, #4]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80097c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80097ce:	d111      	bne.n	80097f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80097d8:	d004      	beq.n	80097e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097e2:	d107      	bne.n	80097f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	681a      	ldr	r2, [r3, #0]
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097fc:	d10f      	bne.n	800981e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	681a      	ldr	r2, [r3, #0]
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800980c:	601a      	str	r2, [r3, #0]
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	681a      	ldr	r2, [r3, #0]
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800981c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	2201      	movs	r2, #1
 8009822:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2200      	movs	r2, #0
 800982a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800982e:	2303      	movs	r3, #3
 8009830:	e017      	b.n	8009862 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d101      	bne.n	800983c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009838:	2300      	movs	r3, #0
 800983a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	3b01      	subs	r3, #1
 8009840:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	689a      	ldr	r2, [r3, #8]
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	4013      	ands	r3, r2
 800984c:	68ba      	ldr	r2, [r7, #8]
 800984e:	429a      	cmp	r2, r3
 8009850:	bf0c      	ite	eq
 8009852:	2301      	moveq	r3, #1
 8009854:	2300      	movne	r3, #0
 8009856:	b2db      	uxtb	r3, r3
 8009858:	461a      	mov	r2, r3
 800985a:	79fb      	ldrb	r3, [r7, #7]
 800985c:	429a      	cmp	r2, r3
 800985e:	d19b      	bne.n	8009798 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009860:	2300      	movs	r3, #0
}
 8009862:	4618      	mov	r0, r3
 8009864:	3720      	adds	r7, #32
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}
 800986a:	bf00      	nop
 800986c:	200000d0 	.word	0x200000d0

08009870 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b08a      	sub	sp, #40	@ 0x28
 8009874:	af00      	add	r7, sp, #0
 8009876:	60f8      	str	r0, [r7, #12]
 8009878:	60b9      	str	r1, [r7, #8]
 800987a:	607a      	str	r2, [r7, #4]
 800987c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800987e:	2300      	movs	r3, #0
 8009880:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009882:	f7fb fbd3 	bl	800502c <HAL_GetTick>
 8009886:	4602      	mov	r2, r0
 8009888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800988a:	1a9b      	subs	r3, r3, r2
 800988c:	683a      	ldr	r2, [r7, #0]
 800988e:	4413      	add	r3, r2
 8009890:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009892:	f7fb fbcb 	bl	800502c <HAL_GetTick>
 8009896:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	330c      	adds	r3, #12
 800989e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80098a0:	4b3d      	ldr	r3, [pc, #244]	@ (8009998 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	4613      	mov	r3, r2
 80098a6:	009b      	lsls	r3, r3, #2
 80098a8:	4413      	add	r3, r2
 80098aa:	00da      	lsls	r2, r3, #3
 80098ac:	1ad3      	subs	r3, r2, r3
 80098ae:	0d1b      	lsrs	r3, r3, #20
 80098b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098b2:	fb02 f303 	mul.w	r3, r2, r3
 80098b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80098b8:	e060      	b.n	800997c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80098c0:	d107      	bne.n	80098d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d104      	bne.n	80098d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80098c8:	69fb      	ldr	r3, [r7, #28]
 80098ca:	781b      	ldrb	r3, [r3, #0]
 80098cc:	b2db      	uxtb	r3, r3
 80098ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80098d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098d8:	d050      	beq.n	800997c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80098da:	f7fb fba7 	bl	800502c <HAL_GetTick>
 80098de:	4602      	mov	r2, r0
 80098e0:	6a3b      	ldr	r3, [r7, #32]
 80098e2:	1ad3      	subs	r3, r2, r3
 80098e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80098e6:	429a      	cmp	r2, r3
 80098e8:	d902      	bls.n	80098f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80098ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d13d      	bne.n	800996c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	685a      	ldr	r2, [r3, #4]
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80098fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009908:	d111      	bne.n	800992e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009912:	d004      	beq.n	800991e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	689b      	ldr	r3, [r3, #8]
 8009918:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800991c:	d107      	bne.n	800992e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800992c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009932:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009936:	d10f      	bne.n	8009958 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	681a      	ldr	r2, [r3, #0]
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	681a      	ldr	r2, [r3, #0]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009956:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2201      	movs	r2, #1
 800995c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	2200      	movs	r2, #0
 8009964:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009968:	2303      	movs	r3, #3
 800996a:	e010      	b.n	800998e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800996c:	69bb      	ldr	r3, [r7, #24]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d101      	bne.n	8009976 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009972:	2300      	movs	r3, #0
 8009974:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009976:	69bb      	ldr	r3, [r7, #24]
 8009978:	3b01      	subs	r3, #1
 800997a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	689a      	ldr	r2, [r3, #8]
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	4013      	ands	r3, r2
 8009986:	687a      	ldr	r2, [r7, #4]
 8009988:	429a      	cmp	r2, r3
 800998a:	d196      	bne.n	80098ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800998c:	2300      	movs	r3, #0
}
 800998e:	4618      	mov	r0, r3
 8009990:	3728      	adds	r7, #40	@ 0x28
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop
 8009998:	200000d0 	.word	0x200000d0

0800999c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b088      	sub	sp, #32
 80099a0:	af02      	add	r7, sp, #8
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	9300      	str	r3, [sp, #0]
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80099b4:	68f8      	ldr	r0, [r7, #12]
 80099b6:	f7ff ff5b 	bl	8009870 <SPI_WaitFifoStateUntilTimeout>
 80099ba:	4603      	mov	r3, r0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d007      	beq.n	80099d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099c4:	f043 0220 	orr.w	r2, r3, #32
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80099cc:	2303      	movs	r3, #3
 80099ce:	e046      	b.n	8009a5e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80099d0:	4b25      	ldr	r3, [pc, #148]	@ (8009a68 <SPI_EndRxTxTransaction+0xcc>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a25      	ldr	r2, [pc, #148]	@ (8009a6c <SPI_EndRxTxTransaction+0xd0>)
 80099d6:	fba2 2303 	umull	r2, r3, r2, r3
 80099da:	0d5b      	lsrs	r3, r3, #21
 80099dc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80099e0:	fb02 f303 	mul.w	r3, r2, r3
 80099e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80099ee:	d112      	bne.n	8009a16 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	9300      	str	r3, [sp, #0]
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	2200      	movs	r2, #0
 80099f8:	2180      	movs	r1, #128	@ 0x80
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f7ff feb0 	bl	8009760 <SPI_WaitFlagStateUntilTimeout>
 8009a00:	4603      	mov	r3, r0
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d016      	beq.n	8009a34 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a0a:	f043 0220 	orr.w	r2, r3, #32
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009a12:	2303      	movs	r3, #3
 8009a14:	e023      	b.n	8009a5e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00a      	beq.n	8009a32 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	3b01      	subs	r3, #1
 8009a20:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a2c:	2b80      	cmp	r3, #128	@ 0x80
 8009a2e:	d0f2      	beq.n	8009a16 <SPI_EndRxTxTransaction+0x7a>
 8009a30:	e000      	b.n	8009a34 <SPI_EndRxTxTransaction+0x98>
        break;
 8009a32:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	9300      	str	r3, [sp, #0]
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009a40:	68f8      	ldr	r0, [r7, #12]
 8009a42:	f7ff ff15 	bl	8009870 <SPI_WaitFifoStateUntilTimeout>
 8009a46:	4603      	mov	r3, r0
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d007      	beq.n	8009a5c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a50:	f043 0220 	orr.w	r2, r3, #32
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009a58:	2303      	movs	r3, #3
 8009a5a:	e000      	b.n	8009a5e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8009a5c:	2300      	movs	r3, #0
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3718      	adds	r7, #24
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}
 8009a66:	bf00      	nop
 8009a68:	200000d0 	.word	0x200000d0
 8009a6c:	165e9f81 	.word	0x165e9f81

08009a70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b082      	sub	sp, #8
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d101      	bne.n	8009a82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e049      	b.n	8009b16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a88:	b2db      	uxtb	r3, r3
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d106      	bne.n	8009a9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f7fa ffc8 	bl	8004a2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2202      	movs	r2, #2
 8009aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681a      	ldr	r2, [r3, #0]
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	3304      	adds	r3, #4
 8009aac:	4619      	mov	r1, r3
 8009aae:	4610      	mov	r0, r2
 8009ab0:	f000 fbdc 	bl	800a26c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2201      	movs	r2, #1
 8009ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2201      	movs	r2, #1
 8009af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2201      	movs	r2, #1
 8009af8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2201      	movs	r2, #1
 8009b00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2201      	movs	r2, #1
 8009b08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b14:	2300      	movs	r3, #0
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3708      	adds	r7, #8
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
	...

08009b20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b085      	sub	sp, #20
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d001      	beq.n	8009b38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009b34:	2301      	movs	r3, #1
 8009b36:	e054      	b.n	8009be2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2202      	movs	r2, #2
 8009b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	68da      	ldr	r2, [r3, #12]
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f042 0201 	orr.w	r2, r2, #1
 8009b4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4a26      	ldr	r2, [pc, #152]	@ (8009bf0 <HAL_TIM_Base_Start_IT+0xd0>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d022      	beq.n	8009ba0 <HAL_TIM_Base_Start_IT+0x80>
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b62:	d01d      	beq.n	8009ba0 <HAL_TIM_Base_Start_IT+0x80>
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	4a22      	ldr	r2, [pc, #136]	@ (8009bf4 <HAL_TIM_Base_Start_IT+0xd4>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d018      	beq.n	8009ba0 <HAL_TIM_Base_Start_IT+0x80>
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	4a21      	ldr	r2, [pc, #132]	@ (8009bf8 <HAL_TIM_Base_Start_IT+0xd8>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d013      	beq.n	8009ba0 <HAL_TIM_Base_Start_IT+0x80>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a1f      	ldr	r2, [pc, #124]	@ (8009bfc <HAL_TIM_Base_Start_IT+0xdc>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d00e      	beq.n	8009ba0 <HAL_TIM_Base_Start_IT+0x80>
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	4a1e      	ldr	r2, [pc, #120]	@ (8009c00 <HAL_TIM_Base_Start_IT+0xe0>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d009      	beq.n	8009ba0 <HAL_TIM_Base_Start_IT+0x80>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	4a1c      	ldr	r2, [pc, #112]	@ (8009c04 <HAL_TIM_Base_Start_IT+0xe4>)
 8009b92:	4293      	cmp	r3, r2
 8009b94:	d004      	beq.n	8009ba0 <HAL_TIM_Base_Start_IT+0x80>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8009c08 <HAL_TIM_Base_Start_IT+0xe8>)
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	d115      	bne.n	8009bcc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	689a      	ldr	r2, [r3, #8]
 8009ba6:	4b19      	ldr	r3, [pc, #100]	@ (8009c0c <HAL_TIM_Base_Start_IT+0xec>)
 8009ba8:	4013      	ands	r3, r2
 8009baa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2b06      	cmp	r3, #6
 8009bb0:	d015      	beq.n	8009bde <HAL_TIM_Base_Start_IT+0xbe>
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009bb8:	d011      	beq.n	8009bde <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	681a      	ldr	r2, [r3, #0]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f042 0201 	orr.w	r2, r2, #1
 8009bc8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bca:	e008      	b.n	8009bde <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	681a      	ldr	r2, [r3, #0]
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f042 0201 	orr.w	r2, r2, #1
 8009bda:	601a      	str	r2, [r3, #0]
 8009bdc:	e000      	b.n	8009be0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bde:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009be0:	2300      	movs	r3, #0
}
 8009be2:	4618      	mov	r0, r3
 8009be4:	3714      	adds	r7, #20
 8009be6:	46bd      	mov	sp, r7
 8009be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bec:	4770      	bx	lr
 8009bee:	bf00      	nop
 8009bf0:	40010000 	.word	0x40010000
 8009bf4:	40000400 	.word	0x40000400
 8009bf8:	40000800 	.word	0x40000800
 8009bfc:	40000c00 	.word	0x40000c00
 8009c00:	40010400 	.word	0x40010400
 8009c04:	40014000 	.word	0x40014000
 8009c08:	40001800 	.word	0x40001800
 8009c0c:	00010007 	.word	0x00010007

08009c10 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b086      	sub	sp, #24
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	6078      	str	r0, [r7, #4]
 8009c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d101      	bne.n	8009c24 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009c20:	2301      	movs	r3, #1
 8009c22:	e08f      	b.n	8009d44 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c2a:	b2db      	uxtb	r3, r3
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d106      	bne.n	8009c3e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f7fa ff71 	bl	8004b20 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2202      	movs	r2, #2
 8009c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	6899      	ldr	r1, [r3, #8]
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	4b3e      	ldr	r3, [pc, #248]	@ (8009d4c <HAL_TIM_Encoder_Init+0x13c>)
 8009c52:	400b      	ands	r3, r1
 8009c54:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	4619      	mov	r1, r3
 8009c60:	4610      	mov	r0, r2
 8009c62:	f000 fb03 	bl	800a26c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	699b      	ldr	r3, [r3, #24]
 8009c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	6a1b      	ldr	r3, [r3, #32]
 8009c7c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	697a      	ldr	r2, [r7, #20]
 8009c84:	4313      	orrs	r3, r2
 8009c86:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009c88:	693a      	ldr	r2, [r7, #16]
 8009c8a:	4b31      	ldr	r3, [pc, #196]	@ (8009d50 <HAL_TIM_Encoder_Init+0x140>)
 8009c8c:	4013      	ands	r3, r2
 8009c8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	689a      	ldr	r2, [r3, #8]
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	699b      	ldr	r3, [r3, #24]
 8009c98:	021b      	lsls	r3, r3, #8
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	693a      	ldr	r2, [r7, #16]
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009ca2:	693a      	ldr	r2, [r7, #16]
 8009ca4:	4b2b      	ldr	r3, [pc, #172]	@ (8009d54 <HAL_TIM_Encoder_Init+0x144>)
 8009ca6:	4013      	ands	r3, r2
 8009ca8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009caa:	693a      	ldr	r2, [r7, #16]
 8009cac:	4b2a      	ldr	r3, [pc, #168]	@ (8009d58 <HAL_TIM_Encoder_Init+0x148>)
 8009cae:	4013      	ands	r3, r2
 8009cb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	68da      	ldr	r2, [r3, #12]
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	69db      	ldr	r3, [r3, #28]
 8009cba:	021b      	lsls	r3, r3, #8
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	693a      	ldr	r2, [r7, #16]
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	691b      	ldr	r3, [r3, #16]
 8009cc8:	011a      	lsls	r2, r3, #4
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	6a1b      	ldr	r3, [r3, #32]
 8009cce:	031b      	lsls	r3, r3, #12
 8009cd0:	4313      	orrs	r3, r2
 8009cd2:	693a      	ldr	r2, [r7, #16]
 8009cd4:	4313      	orrs	r3, r2
 8009cd6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8009cde:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8009ce6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	685a      	ldr	r2, [r3, #4]
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	695b      	ldr	r3, [r3, #20]
 8009cf0:	011b      	lsls	r3, r3, #4
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	68fa      	ldr	r2, [r7, #12]
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	697a      	ldr	r2, [r7, #20]
 8009d00:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	693a      	ldr	r2, [r7, #16]
 8009d08:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68fa      	ldr	r2, [r7, #12]
 8009d10:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2201      	movs	r2, #1
 8009d16:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2201      	movs	r2, #1
 8009d1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2201      	movs	r2, #1
 8009d26:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2201      	movs	r2, #1
 8009d2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2201      	movs	r2, #1
 8009d36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d42:	2300      	movs	r3, #0
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3718      	adds	r7, #24
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	fffebff8 	.word	0xfffebff8
 8009d50:	fffffcfc 	.word	0xfffffcfc
 8009d54:	fffff3f3 	.word	0xfffff3f3
 8009d58:	ffff0f0f 	.word	0xffff0f0f

08009d5c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b084      	sub	sp, #16
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009d6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009d74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d110      	bne.n	8009dae <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d8c:	7bfb      	ldrb	r3, [r7, #15]
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	d102      	bne.n	8009d98 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009d92:	7b7b      	ldrb	r3, [r7, #13]
 8009d94:	2b01      	cmp	r3, #1
 8009d96:	d001      	beq.n	8009d9c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009d98:	2301      	movs	r3, #1
 8009d9a:	e069      	b.n	8009e70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2202      	movs	r2, #2
 8009da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2202      	movs	r2, #2
 8009da8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009dac:	e031      	b.n	8009e12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	2b04      	cmp	r3, #4
 8009db2:	d110      	bne.n	8009dd6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009db4:	7bbb      	ldrb	r3, [r7, #14]
 8009db6:	2b01      	cmp	r3, #1
 8009db8:	d102      	bne.n	8009dc0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009dba:	7b3b      	ldrb	r3, [r7, #12]
 8009dbc:	2b01      	cmp	r3, #1
 8009dbe:	d001      	beq.n	8009dc4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	e055      	b.n	8009e70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2202      	movs	r2, #2
 8009dc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2202      	movs	r2, #2
 8009dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009dd4:	e01d      	b.n	8009e12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009dd6:	7bfb      	ldrb	r3, [r7, #15]
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d108      	bne.n	8009dee <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ddc:	7bbb      	ldrb	r3, [r7, #14]
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d105      	bne.n	8009dee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009de2:	7b7b      	ldrb	r3, [r7, #13]
 8009de4:	2b01      	cmp	r3, #1
 8009de6:	d102      	bne.n	8009dee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009de8:	7b3b      	ldrb	r3, [r7, #12]
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d001      	beq.n	8009df2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009dee:	2301      	movs	r3, #1
 8009df0:	e03e      	b.n	8009e70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2202      	movs	r2, #2
 8009df6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2202      	movs	r2, #2
 8009dfe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2202      	movs	r2, #2
 8009e06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2202      	movs	r2, #2
 8009e0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d003      	beq.n	8009e20 <HAL_TIM_Encoder_Start+0xc4>
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	2b04      	cmp	r3, #4
 8009e1c:	d008      	beq.n	8009e30 <HAL_TIM_Encoder_Start+0xd4>
 8009e1e:	e00f      	b.n	8009e40 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	2201      	movs	r2, #1
 8009e26:	2100      	movs	r1, #0
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f000 fb65 	bl	800a4f8 <TIM_CCxChannelCmd>
      break;
 8009e2e:	e016      	b.n	8009e5e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2201      	movs	r2, #1
 8009e36:	2104      	movs	r1, #4
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f000 fb5d 	bl	800a4f8 <TIM_CCxChannelCmd>
      break;
 8009e3e:	e00e      	b.n	8009e5e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	2201      	movs	r2, #1
 8009e46:	2100      	movs	r1, #0
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f000 fb55 	bl	800a4f8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2201      	movs	r2, #1
 8009e54:	2104      	movs	r1, #4
 8009e56:	4618      	mov	r0, r3
 8009e58:	f000 fb4e 	bl	800a4f8 <TIM_CCxChannelCmd>
      break;
 8009e5c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	681a      	ldr	r2, [r3, #0]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	f042 0201 	orr.w	r2, r2, #1
 8009e6c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009e6e:	2300      	movs	r3, #0
}
 8009e70:	4618      	mov	r0, r3
 8009e72:	3710      	adds	r7, #16
 8009e74:	46bd      	mov	sp, r7
 8009e76:	bd80      	pop	{r7, pc}

08009e78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b084      	sub	sp, #16
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	68db      	ldr	r3, [r3, #12]
 8009e86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	691b      	ldr	r3, [r3, #16]
 8009e8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	f003 0302 	and.w	r3, r3, #2
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d020      	beq.n	8009edc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f003 0302 	and.w	r3, r3, #2
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d01b      	beq.n	8009edc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	f06f 0202 	mvn.w	r2, #2
 8009eac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	699b      	ldr	r3, [r3, #24]
 8009eba:	f003 0303 	and.w	r3, r3, #3
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d003      	beq.n	8009eca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 f9b4 	bl	800a230 <HAL_TIM_IC_CaptureCallback>
 8009ec8:	e005      	b.n	8009ed6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f000 f9a6 	bl	800a21c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 f9b7 	bl	800a244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	f003 0304 	and.w	r3, r3, #4
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d020      	beq.n	8009f28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	f003 0304 	and.w	r3, r3, #4
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d01b      	beq.n	8009f28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	f06f 0204 	mvn.w	r2, #4
 8009ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2202      	movs	r2, #2
 8009efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	699b      	ldr	r3, [r3, #24]
 8009f06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d003      	beq.n	8009f16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f000 f98e 	bl	800a230 <HAL_TIM_IC_CaptureCallback>
 8009f14:	e005      	b.n	8009f22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 f980 	bl	800a21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 f991 	bl	800a244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2200      	movs	r2, #0
 8009f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	f003 0308 	and.w	r3, r3, #8
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d020      	beq.n	8009f74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	f003 0308 	and.w	r3, r3, #8
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d01b      	beq.n	8009f74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f06f 0208 	mvn.w	r2, #8
 8009f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2204      	movs	r2, #4
 8009f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	69db      	ldr	r3, [r3, #28]
 8009f52:	f003 0303 	and.w	r3, r3, #3
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d003      	beq.n	8009f62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f000 f968 	bl	800a230 <HAL_TIM_IC_CaptureCallback>
 8009f60:	e005      	b.n	8009f6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f000 f95a 	bl	800a21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f000 f96b 	bl	800a244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	f003 0310 	and.w	r3, r3, #16
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d020      	beq.n	8009fc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f003 0310 	and.w	r3, r3, #16
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d01b      	beq.n	8009fc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f06f 0210 	mvn.w	r2, #16
 8009f90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2208      	movs	r2, #8
 8009f96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	69db      	ldr	r3, [r3, #28]
 8009f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d003      	beq.n	8009fae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 f942 	bl	800a230 <HAL_TIM_IC_CaptureCallback>
 8009fac:	e005      	b.n	8009fba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f000 f934 	bl	800a21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f000 f945 	bl	800a244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2200      	movs	r2, #0
 8009fbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	f003 0301 	and.w	r3, r3, #1
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d00c      	beq.n	8009fe4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f003 0301 	and.w	r3, r3, #1
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d007      	beq.n	8009fe4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f06f 0201 	mvn.w	r2, #1
 8009fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f7f8 f992 	bl	8002308 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d104      	bne.n	8009ff8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d00c      	beq.n	800a012 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d007      	beq.n	800a012 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a00a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f000 fb31 	bl	800a674 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d00c      	beq.n	800a036 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a022:	2b00      	cmp	r3, #0
 800a024:	d007      	beq.n	800a036 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a02e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 fb29 	bl	800a688 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d00c      	beq.n	800a05a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a046:	2b00      	cmp	r3, #0
 800a048:	d007      	beq.n	800a05a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a052:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 f8ff 	bl	800a258 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	f003 0320 	and.w	r3, r3, #32
 800a060:	2b00      	cmp	r3, #0
 800a062:	d00c      	beq.n	800a07e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	f003 0320 	and.w	r3, r3, #32
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d007      	beq.n	800a07e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f06f 0220 	mvn.w	r2, #32
 800a076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a078:	6878      	ldr	r0, [r7, #4]
 800a07a:	f000 faf1 	bl	800a660 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a07e:	bf00      	nop
 800a080:	3710      	adds	r7, #16
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}
	...

0800a088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a092:	2300      	movs	r3, #0
 800a094:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d101      	bne.n	800a0a4 <HAL_TIM_ConfigClockSource+0x1c>
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	e0b4      	b.n	800a20e <HAL_TIM_ConfigClockSource+0x186>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2202      	movs	r2, #2
 800a0b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	689b      	ldr	r3, [r3, #8]
 800a0ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a0bc:	68ba      	ldr	r2, [r7, #8]
 800a0be:	4b56      	ldr	r3, [pc, #344]	@ (800a218 <HAL_TIM_ConfigClockSource+0x190>)
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a0ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0dc:	d03e      	beq.n	800a15c <HAL_TIM_ConfigClockSource+0xd4>
 800a0de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a0e2:	f200 8087 	bhi.w	800a1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800a0e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0ea:	f000 8086 	beq.w	800a1fa <HAL_TIM_ConfigClockSource+0x172>
 800a0ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a0f2:	d87f      	bhi.n	800a1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800a0f4:	2b70      	cmp	r3, #112	@ 0x70
 800a0f6:	d01a      	beq.n	800a12e <HAL_TIM_ConfigClockSource+0xa6>
 800a0f8:	2b70      	cmp	r3, #112	@ 0x70
 800a0fa:	d87b      	bhi.n	800a1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800a0fc:	2b60      	cmp	r3, #96	@ 0x60
 800a0fe:	d050      	beq.n	800a1a2 <HAL_TIM_ConfigClockSource+0x11a>
 800a100:	2b60      	cmp	r3, #96	@ 0x60
 800a102:	d877      	bhi.n	800a1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800a104:	2b50      	cmp	r3, #80	@ 0x50
 800a106:	d03c      	beq.n	800a182 <HAL_TIM_ConfigClockSource+0xfa>
 800a108:	2b50      	cmp	r3, #80	@ 0x50
 800a10a:	d873      	bhi.n	800a1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800a10c:	2b40      	cmp	r3, #64	@ 0x40
 800a10e:	d058      	beq.n	800a1c2 <HAL_TIM_ConfigClockSource+0x13a>
 800a110:	2b40      	cmp	r3, #64	@ 0x40
 800a112:	d86f      	bhi.n	800a1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800a114:	2b30      	cmp	r3, #48	@ 0x30
 800a116:	d064      	beq.n	800a1e2 <HAL_TIM_ConfigClockSource+0x15a>
 800a118:	2b30      	cmp	r3, #48	@ 0x30
 800a11a:	d86b      	bhi.n	800a1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800a11c:	2b20      	cmp	r3, #32
 800a11e:	d060      	beq.n	800a1e2 <HAL_TIM_ConfigClockSource+0x15a>
 800a120:	2b20      	cmp	r3, #32
 800a122:	d867      	bhi.n	800a1f4 <HAL_TIM_ConfigClockSource+0x16c>
 800a124:	2b00      	cmp	r3, #0
 800a126:	d05c      	beq.n	800a1e2 <HAL_TIM_ConfigClockSource+0x15a>
 800a128:	2b10      	cmp	r3, #16
 800a12a:	d05a      	beq.n	800a1e2 <HAL_TIM_ConfigClockSource+0x15a>
 800a12c:	e062      	b.n	800a1f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a13e:	f000 f9bb 	bl	800a4b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a150:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	68ba      	ldr	r2, [r7, #8]
 800a158:	609a      	str	r2, [r3, #8]
      break;
 800a15a:	e04f      	b.n	800a1fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a16c:	f000 f9a4 	bl	800a4b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	689a      	ldr	r2, [r3, #8]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a17e:	609a      	str	r2, [r3, #8]
      break;
 800a180:	e03c      	b.n	800a1fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a18e:	461a      	mov	r2, r3
 800a190:	f000 f918 	bl	800a3c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	2150      	movs	r1, #80	@ 0x50
 800a19a:	4618      	mov	r0, r3
 800a19c:	f000 f971 	bl	800a482 <TIM_ITRx_SetConfig>
      break;
 800a1a0:	e02c      	b.n	800a1fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	f000 f937 	bl	800a422 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	2160      	movs	r1, #96	@ 0x60
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f000 f961 	bl	800a482 <TIM_ITRx_SetConfig>
      break;
 800a1c0:	e01c      	b.n	800a1fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	f000 f8f8 	bl	800a3c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	2140      	movs	r1, #64	@ 0x40
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f000 f951 	bl	800a482 <TIM_ITRx_SetConfig>
      break;
 800a1e0:	e00c      	b.n	800a1fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681a      	ldr	r2, [r3, #0]
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4619      	mov	r1, r3
 800a1ec:	4610      	mov	r0, r2
 800a1ee:	f000 f948 	bl	800a482 <TIM_ITRx_SetConfig>
      break;
 800a1f2:	e003      	b.n	800a1fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	73fb      	strb	r3, [r7, #15]
      break;
 800a1f8:	e000      	b.n	800a1fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a1fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2201      	movs	r2, #1
 800a200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a20c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3710      	adds	r7, #16
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}
 800a216:	bf00      	nop
 800a218:	fffeff88 	.word	0xfffeff88

0800a21c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a224:	bf00      	nop
 800a226:	370c      	adds	r7, #12
 800a228:	46bd      	mov	sp, r7
 800a22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22e:	4770      	bx	lr

0800a230 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a230:	b480      	push	{r7}
 800a232:	b083      	sub	sp, #12
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a238:	bf00      	nop
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr

0800a244 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a244:	b480      	push	{r7}
 800a246:	b083      	sub	sp, #12
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a24c:	bf00      	nop
 800a24e:	370c      	adds	r7, #12
 800a250:	46bd      	mov	sp, r7
 800a252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a256:	4770      	bx	lr

0800a258 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a258:	b480      	push	{r7}
 800a25a:	b083      	sub	sp, #12
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a260:	bf00      	nop
 800a262:	370c      	adds	r7, #12
 800a264:	46bd      	mov	sp, r7
 800a266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26a:	4770      	bx	lr

0800a26c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a26c:	b480      	push	{r7}
 800a26e:	b085      	sub	sp, #20
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	4a46      	ldr	r2, [pc, #280]	@ (800a398 <TIM_Base_SetConfig+0x12c>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d013      	beq.n	800a2ac <TIM_Base_SetConfig+0x40>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a28a:	d00f      	beq.n	800a2ac <TIM_Base_SetConfig+0x40>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	4a43      	ldr	r2, [pc, #268]	@ (800a39c <TIM_Base_SetConfig+0x130>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d00b      	beq.n	800a2ac <TIM_Base_SetConfig+0x40>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	4a42      	ldr	r2, [pc, #264]	@ (800a3a0 <TIM_Base_SetConfig+0x134>)
 800a298:	4293      	cmp	r3, r2
 800a29a:	d007      	beq.n	800a2ac <TIM_Base_SetConfig+0x40>
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	4a41      	ldr	r2, [pc, #260]	@ (800a3a4 <TIM_Base_SetConfig+0x138>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d003      	beq.n	800a2ac <TIM_Base_SetConfig+0x40>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	4a40      	ldr	r2, [pc, #256]	@ (800a3a8 <TIM_Base_SetConfig+0x13c>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d108      	bne.n	800a2be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a2b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	685b      	ldr	r3, [r3, #4]
 800a2b8:	68fa      	ldr	r2, [r7, #12]
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	4a35      	ldr	r2, [pc, #212]	@ (800a398 <TIM_Base_SetConfig+0x12c>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d02b      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2cc:	d027      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	4a32      	ldr	r2, [pc, #200]	@ (800a39c <TIM_Base_SetConfig+0x130>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d023      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4a31      	ldr	r2, [pc, #196]	@ (800a3a0 <TIM_Base_SetConfig+0x134>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d01f      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	4a30      	ldr	r2, [pc, #192]	@ (800a3a4 <TIM_Base_SetConfig+0x138>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d01b      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a2f      	ldr	r2, [pc, #188]	@ (800a3a8 <TIM_Base_SetConfig+0x13c>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d017      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a2e      	ldr	r2, [pc, #184]	@ (800a3ac <TIM_Base_SetConfig+0x140>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d013      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	4a2d      	ldr	r2, [pc, #180]	@ (800a3b0 <TIM_Base_SetConfig+0x144>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d00f      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	4a2c      	ldr	r2, [pc, #176]	@ (800a3b4 <TIM_Base_SetConfig+0x148>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d00b      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a2b      	ldr	r2, [pc, #172]	@ (800a3b8 <TIM_Base_SetConfig+0x14c>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d007      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a2a      	ldr	r2, [pc, #168]	@ (800a3bc <TIM_Base_SetConfig+0x150>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d003      	beq.n	800a31e <TIM_Base_SetConfig+0xb2>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	4a29      	ldr	r2, [pc, #164]	@ (800a3c0 <TIM_Base_SetConfig+0x154>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d108      	bne.n	800a330 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a324:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	68db      	ldr	r3, [r3, #12]
 800a32a:	68fa      	ldr	r2, [r7, #12]
 800a32c:	4313      	orrs	r3, r2
 800a32e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	695b      	ldr	r3, [r3, #20]
 800a33a:	4313      	orrs	r3, r2
 800a33c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	68fa      	ldr	r2, [r7, #12]
 800a342:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	689a      	ldr	r2, [r3, #8]
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	4a10      	ldr	r2, [pc, #64]	@ (800a398 <TIM_Base_SetConfig+0x12c>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d003      	beq.n	800a364 <TIM_Base_SetConfig+0xf8>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	4a12      	ldr	r2, [pc, #72]	@ (800a3a8 <TIM_Base_SetConfig+0x13c>)
 800a360:	4293      	cmp	r3, r2
 800a362:	d103      	bne.n	800a36c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	691a      	ldr	r2, [r3, #16]
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2201      	movs	r2, #1
 800a370:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	691b      	ldr	r3, [r3, #16]
 800a376:	f003 0301 	and.w	r3, r3, #1
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d105      	bne.n	800a38a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	691b      	ldr	r3, [r3, #16]
 800a382:	f023 0201 	bic.w	r2, r3, #1
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	611a      	str	r2, [r3, #16]
  }
}
 800a38a:	bf00      	nop
 800a38c:	3714      	adds	r7, #20
 800a38e:	46bd      	mov	sp, r7
 800a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a394:	4770      	bx	lr
 800a396:	bf00      	nop
 800a398:	40010000 	.word	0x40010000
 800a39c:	40000400 	.word	0x40000400
 800a3a0:	40000800 	.word	0x40000800
 800a3a4:	40000c00 	.word	0x40000c00
 800a3a8:	40010400 	.word	0x40010400
 800a3ac:	40014000 	.word	0x40014000
 800a3b0:	40014400 	.word	0x40014400
 800a3b4:	40014800 	.word	0x40014800
 800a3b8:	40001800 	.word	0x40001800
 800a3bc:	40001c00 	.word	0x40001c00
 800a3c0:	40002000 	.word	0x40002000

0800a3c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b087      	sub	sp, #28
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	60f8      	str	r0, [r7, #12]
 800a3cc:	60b9      	str	r1, [r7, #8]
 800a3ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	6a1b      	ldr	r3, [r3, #32]
 800a3d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	6a1b      	ldr	r3, [r3, #32]
 800a3da:	f023 0201 	bic.w	r2, r3, #1
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	699b      	ldr	r3, [r3, #24]
 800a3e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a3ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	011b      	lsls	r3, r3, #4
 800a3f4:	693a      	ldr	r2, [r7, #16]
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	f023 030a 	bic.w	r3, r3, #10
 800a400:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a402:	697a      	ldr	r2, [r7, #20]
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	4313      	orrs	r3, r2
 800a408:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	693a      	ldr	r2, [r7, #16]
 800a40e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	697a      	ldr	r2, [r7, #20]
 800a414:	621a      	str	r2, [r3, #32]
}
 800a416:	bf00      	nop
 800a418:	371c      	adds	r7, #28
 800a41a:	46bd      	mov	sp, r7
 800a41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a420:	4770      	bx	lr

0800a422 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a422:	b480      	push	{r7}
 800a424:	b087      	sub	sp, #28
 800a426:	af00      	add	r7, sp, #0
 800a428:	60f8      	str	r0, [r7, #12]
 800a42a:	60b9      	str	r1, [r7, #8]
 800a42c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	6a1b      	ldr	r3, [r3, #32]
 800a432:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6a1b      	ldr	r3, [r3, #32]
 800a438:	f023 0210 	bic.w	r2, r3, #16
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	699b      	ldr	r3, [r3, #24]
 800a444:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a44c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	031b      	lsls	r3, r3, #12
 800a452:	693a      	ldr	r2, [r7, #16]
 800a454:	4313      	orrs	r3, r2
 800a456:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a45e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	011b      	lsls	r3, r3, #4
 800a464:	697a      	ldr	r2, [r7, #20]
 800a466:	4313      	orrs	r3, r2
 800a468:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	693a      	ldr	r2, [r7, #16]
 800a46e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	697a      	ldr	r2, [r7, #20]
 800a474:	621a      	str	r2, [r3, #32]
}
 800a476:	bf00      	nop
 800a478:	371c      	adds	r7, #28
 800a47a:	46bd      	mov	sp, r7
 800a47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a480:	4770      	bx	lr

0800a482 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a482:	b480      	push	{r7}
 800a484:	b085      	sub	sp, #20
 800a486:	af00      	add	r7, sp, #0
 800a488:	6078      	str	r0, [r7, #4]
 800a48a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	689b      	ldr	r3, [r3, #8]
 800a490:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a498:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a49a:	683a      	ldr	r2, [r7, #0]
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	4313      	orrs	r3, r2
 800a4a0:	f043 0307 	orr.w	r3, r3, #7
 800a4a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	68fa      	ldr	r2, [r7, #12]
 800a4aa:	609a      	str	r2, [r3, #8]
}
 800a4ac:	bf00      	nop
 800a4ae:	3714      	adds	r7, #20
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b087      	sub	sp, #28
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	607a      	str	r2, [r7, #4]
 800a4c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	689b      	ldr	r3, [r3, #8]
 800a4ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a4d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	021a      	lsls	r2, r3, #8
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	431a      	orrs	r2, r3
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	697a      	ldr	r2, [r7, #20]
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	697a      	ldr	r2, [r7, #20]
 800a4ea:	609a      	str	r2, [r3, #8]
}
 800a4ec:	bf00      	nop
 800a4ee:	371c      	adds	r7, #28
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b087      	sub	sp, #28
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	60f8      	str	r0, [r7, #12]
 800a500:	60b9      	str	r1, [r7, #8]
 800a502:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a504:	68bb      	ldr	r3, [r7, #8]
 800a506:	f003 031f 	and.w	r3, r3, #31
 800a50a:	2201      	movs	r2, #1
 800a50c:	fa02 f303 	lsl.w	r3, r2, r3
 800a510:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	6a1a      	ldr	r2, [r3, #32]
 800a516:	697b      	ldr	r3, [r7, #20]
 800a518:	43db      	mvns	r3, r3
 800a51a:	401a      	ands	r2, r3
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	6a1a      	ldr	r2, [r3, #32]
 800a524:	68bb      	ldr	r3, [r7, #8]
 800a526:	f003 031f 	and.w	r3, r3, #31
 800a52a:	6879      	ldr	r1, [r7, #4]
 800a52c:	fa01 f303 	lsl.w	r3, r1, r3
 800a530:	431a      	orrs	r2, r3
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	621a      	str	r2, [r3, #32]
}
 800a536:	bf00      	nop
 800a538:	371c      	adds	r7, #28
 800a53a:	46bd      	mov	sp, r7
 800a53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a540:	4770      	bx	lr
	...

0800a544 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a544:	b480      	push	{r7}
 800a546:	b085      	sub	sp, #20
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
 800a54c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a554:	2b01      	cmp	r3, #1
 800a556:	d101      	bne.n	800a55c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a558:	2302      	movs	r3, #2
 800a55a:	e06d      	b.n	800a638 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2202      	movs	r2, #2
 800a568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	689b      	ldr	r3, [r3, #8]
 800a57a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a30      	ldr	r2, [pc, #192]	@ (800a644 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d004      	beq.n	800a590 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a2f      	ldr	r2, [pc, #188]	@ (800a648 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d108      	bne.n	800a5a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a596:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a598:	683b      	ldr	r3, [r7, #0]
 800a59a:	685b      	ldr	r3, [r3, #4]
 800a59c:	68fa      	ldr	r2, [r7, #12]
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	4313      	orrs	r3, r2
 800a5b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	68fa      	ldr	r2, [r7, #12]
 800a5ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	4a20      	ldr	r2, [pc, #128]	@ (800a644 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d022      	beq.n	800a60c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5ce:	d01d      	beq.n	800a60c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	4a1d      	ldr	r2, [pc, #116]	@ (800a64c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d018      	beq.n	800a60c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	4a1c      	ldr	r2, [pc, #112]	@ (800a650 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d013      	beq.n	800a60c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	4a1a      	ldr	r2, [pc, #104]	@ (800a654 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d00e      	beq.n	800a60c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	4a15      	ldr	r2, [pc, #84]	@ (800a648 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	d009      	beq.n	800a60c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4a16      	ldr	r2, [pc, #88]	@ (800a658 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d004      	beq.n	800a60c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4a15      	ldr	r2, [pc, #84]	@ (800a65c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a608:	4293      	cmp	r3, r2
 800a60a:	d10c      	bne.n	800a626 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a612:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	689b      	ldr	r3, [r3, #8]
 800a618:	68ba      	ldr	r2, [r7, #8]
 800a61a:	4313      	orrs	r3, r2
 800a61c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	68ba      	ldr	r2, [r7, #8]
 800a624:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2201      	movs	r2, #1
 800a62a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a636:	2300      	movs	r3, #0
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3714      	adds	r7, #20
 800a63c:	46bd      	mov	sp, r7
 800a63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a642:	4770      	bx	lr
 800a644:	40010000 	.word	0x40010000
 800a648:	40010400 	.word	0x40010400
 800a64c:	40000400 	.word	0x40000400
 800a650:	40000800 	.word	0x40000800
 800a654:	40000c00 	.word	0x40000c00
 800a658:	40014000 	.word	0x40014000
 800a65c:	40001800 	.word	0x40001800

0800a660 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a660:	b480      	push	{r7}
 800a662:	b083      	sub	sp, #12
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a668:	bf00      	nop
 800a66a:	370c      	adds	r7, #12
 800a66c:	46bd      	mov	sp, r7
 800a66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a672:	4770      	bx	lr

0800a674 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a674:	b480      	push	{r7}
 800a676:	b083      	sub	sp, #12
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a67c:	bf00      	nop
 800a67e:	370c      	adds	r7, #12
 800a680:	46bd      	mov	sp, r7
 800a682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a686:	4770      	bx	lr

0800a688 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a688:	b480      	push	{r7}
 800a68a:	b083      	sub	sp, #12
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a690:	bf00      	nop
 800a692:	370c      	adds	r7, #12
 800a694:	46bd      	mov	sp, r7
 800a696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69a:	4770      	bx	lr

0800a69c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b082      	sub	sp, #8
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d101      	bne.n	800a6ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	e040      	b.n	800a730 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d106      	bne.n	800a6c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f7fa fb22 	bl	8004d08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2224      	movs	r2, #36	@ 0x24
 800a6c8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	681a      	ldr	r2, [r3, #0]
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f022 0201 	bic.w	r2, r2, #1
 800a6d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d002      	beq.n	800a6e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 fe02 	bl	800b2ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 fb9b 	bl	800ae24 <UART_SetConfig>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d101      	bne.n	800a6f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	e01b      	b.n	800a730 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	685a      	ldr	r2, [r3, #4]
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a706:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	689a      	ldr	r2, [r3, #8]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a716:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	681a      	ldr	r2, [r3, #0]
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f042 0201 	orr.w	r2, r2, #1
 800a726:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f000 fe81 	bl	800b430 <UART_CheckIdleState>
 800a72e:	4603      	mov	r3, r0
}
 800a730:	4618      	mov	r0, r3
 800a732:	3708      	adds	r7, #8
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}

0800a738 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b08a      	sub	sp, #40	@ 0x28
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	60f8      	str	r0, [r7, #12]
 800a740:	60b9      	str	r1, [r7, #8]
 800a742:	4613      	mov	r3, r2
 800a744:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a74a:	2b20      	cmp	r3, #32
 800a74c:	d165      	bne.n	800a81a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800a74e:	68bb      	ldr	r3, [r7, #8]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d002      	beq.n	800a75a <HAL_UART_Transmit_DMA+0x22>
 800a754:	88fb      	ldrh	r3, [r7, #6]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d101      	bne.n	800a75e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800a75a:	2301      	movs	r3, #1
 800a75c:	e05e      	b.n	800a81c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	68ba      	ldr	r2, [r7, #8]
 800a762:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	88fa      	ldrh	r2, [r7, #6]
 800a768:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	88fa      	ldrh	r2, [r7, #6]
 800a770:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	2200      	movs	r2, #0
 800a778:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	2221      	movs	r2, #33	@ 0x21
 800a780:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a786:	2b00      	cmp	r3, #0
 800a788:	d027      	beq.n	800a7da <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a78e:	4a25      	ldr	r2, [pc, #148]	@ (800a824 <HAL_UART_Transmit_DMA+0xec>)
 800a790:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a796:	4a24      	ldr	r2, [pc, #144]	@ (800a828 <HAL_UART_Transmit_DMA+0xf0>)
 800a798:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a79e:	4a23      	ldr	r2, [pc, #140]	@ (800a82c <HAL_UART_Transmit_DMA+0xf4>)
 800a7a0:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	3328      	adds	r3, #40	@ 0x28
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	88fb      	ldrh	r3, [r7, #6]
 800a7be:	f7fc f859 	bl	8006874 <HAL_DMA_Start_IT>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d008      	beq.n	800a7da <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	2210      	movs	r2, #16
 800a7cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	2220      	movs	r2, #32
 800a7d4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	e020      	b.n	800a81c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	2240      	movs	r2, #64	@ 0x40
 800a7e0:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	3308      	adds	r3, #8
 800a7e8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7ea:	697b      	ldr	r3, [r7, #20]
 800a7ec:	e853 3f00 	ldrex	r3, [r3]
 800a7f0:	613b      	str	r3, [r7, #16]
   return(result);
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	3308      	adds	r3, #8
 800a800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a802:	623a      	str	r2, [r7, #32]
 800a804:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a806:	69f9      	ldr	r1, [r7, #28]
 800a808:	6a3a      	ldr	r2, [r7, #32]
 800a80a:	e841 2300 	strex	r3, r2, [r1]
 800a80e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d1e5      	bne.n	800a7e2 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800a816:	2300      	movs	r3, #0
 800a818:	e000      	b.n	800a81c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800a81a:	2302      	movs	r3, #2
  }
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	3728      	adds	r7, #40	@ 0x28
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}
 800a824:	0800b80d 	.word	0x0800b80d
 800a828:	0800b8a3 	.word	0x0800b8a3
 800a82c:	0800ba25 	.word	0x0800ba25

0800a830 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b0ba      	sub	sp, #232	@ 0xe8
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	69db      	ldr	r3, [r3, #28]
 800a83e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a856:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a85a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a85e:	4013      	ands	r3, r2
 800a860:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a864:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d115      	bne.n	800a898 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a86c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a870:	f003 0320 	and.w	r3, r3, #32
 800a874:	2b00      	cmp	r3, #0
 800a876:	d00f      	beq.n	800a898 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a87c:	f003 0320 	and.w	r3, r3, #32
 800a880:	2b00      	cmp	r3, #0
 800a882:	d009      	beq.n	800a898 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a888:	2b00      	cmp	r3, #0
 800a88a:	f000 8297 	beq.w	800adbc <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	4798      	blx	r3
      }
      return;
 800a896:	e291      	b.n	800adbc <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a898:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	f000 8117 	beq.w	800aad0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a8a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a8a6:	f003 0301 	and.w	r3, r3, #1
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d106      	bne.n	800a8bc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a8ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a8b2:	4b85      	ldr	r3, [pc, #532]	@ (800aac8 <HAL_UART_IRQHandler+0x298>)
 800a8b4:	4013      	ands	r3, r2
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	f000 810a 	beq.w	800aad0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a8bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8c0:	f003 0301 	and.w	r3, r3, #1
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d011      	beq.n	800a8ec <HAL_UART_IRQHandler+0xbc>
 800a8c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d00b      	beq.n	800a8ec <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a8e2:	f043 0201 	orr.w	r2, r3, #1
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a8ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8f0:	f003 0302 	and.w	r3, r3, #2
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d011      	beq.n	800a91c <HAL_UART_IRQHandler+0xec>
 800a8f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a8fc:	f003 0301 	and.w	r3, r3, #1
 800a900:	2b00      	cmp	r3, #0
 800a902:	d00b      	beq.n	800a91c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	2202      	movs	r2, #2
 800a90a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a912:	f043 0204 	orr.w	r2, r3, #4
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a91c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a920:	f003 0304 	and.w	r3, r3, #4
 800a924:	2b00      	cmp	r3, #0
 800a926:	d011      	beq.n	800a94c <HAL_UART_IRQHandler+0x11c>
 800a928:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a92c:	f003 0301 	and.w	r3, r3, #1
 800a930:	2b00      	cmp	r3, #0
 800a932:	d00b      	beq.n	800a94c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	2204      	movs	r2, #4
 800a93a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a942:	f043 0202 	orr.w	r2, r3, #2
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a94c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a950:	f003 0308 	and.w	r3, r3, #8
 800a954:	2b00      	cmp	r3, #0
 800a956:	d017      	beq.n	800a988 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a95c:	f003 0320 	and.w	r3, r3, #32
 800a960:	2b00      	cmp	r3, #0
 800a962:	d105      	bne.n	800a970 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a964:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a968:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d00b      	beq.n	800a988 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	2208      	movs	r2, #8
 800a976:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a97e:	f043 0208 	orr.w	r2, r3, #8
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a988:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a98c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a990:	2b00      	cmp	r3, #0
 800a992:	d012      	beq.n	800a9ba <HAL_UART_IRQHandler+0x18a>
 800a994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a998:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d00c      	beq.n	800a9ba <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a9a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9b0:	f043 0220 	orr.w	r2, r3, #32
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	f000 81fd 	beq.w	800adc0 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a9c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9ca:	f003 0320 	and.w	r3, r3, #32
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d00d      	beq.n	800a9ee <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a9d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9d6:	f003 0320 	and.w	r3, r3, #32
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d007      	beq.n	800a9ee <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d003      	beq.n	800a9ee <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	689b      	ldr	r3, [r3, #8]
 800a9fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa02:	2b40      	cmp	r3, #64	@ 0x40
 800aa04:	d005      	beq.n	800aa12 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aa06:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa0a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d04f      	beq.n	800aab2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aa12:	6878      	ldr	r0, [r7, #4]
 800aa14:	f000 fe96 	bl	800b744 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	689b      	ldr	r3, [r3, #8]
 800aa1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa22:	2b40      	cmp	r3, #64	@ 0x40
 800aa24:	d141      	bne.n	800aaaa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	3308      	adds	r3, #8
 800aa2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa34:	e853 3f00 	ldrex	r3, [r3]
 800aa38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800aa3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aa40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	3308      	adds	r3, #8
 800aa4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800aa52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800aa56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800aa5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800aa62:	e841 2300 	strex	r3, r2, [r1]
 800aa66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aa6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d1d9      	bne.n	800aa26 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d013      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa7e:	4a13      	ldr	r2, [pc, #76]	@ (800aacc <HAL_UART_IRQHandler+0x29c>)
 800aa80:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa86:	4618      	mov	r0, r3
 800aa88:	f7fb ffc4 	bl	8006a14 <HAL_DMA_Abort_IT>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d017      	beq.n	800aac2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800aa9c:	4610      	mov	r0, r2
 800aa9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaa0:	e00f      	b.n	800aac2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 f9b4 	bl	800ae10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaa8:	e00b      	b.n	800aac2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f000 f9b0 	bl	800ae10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aab0:	e007      	b.n	800aac2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aab2:	6878      	ldr	r0, [r7, #4]
 800aab4:	f000 f9ac 	bl	800ae10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2200      	movs	r2, #0
 800aabc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800aac0:	e17e      	b.n	800adc0 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aac2:	bf00      	nop
    return;
 800aac4:	e17c      	b.n	800adc0 <HAL_UART_IRQHandler+0x590>
 800aac6:	bf00      	nop
 800aac8:	04000120 	.word	0x04000120
 800aacc:	0800baa3 	.word	0x0800baa3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	f040 814c 	bne.w	800ad72 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800aada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aade:	f003 0310 	and.w	r3, r3, #16
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	f000 8145 	beq.w	800ad72 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800aae8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aaec:	f003 0310 	and.w	r3, r3, #16
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	f000 813e 	beq.w	800ad72 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	2210      	movs	r2, #16
 800aafc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	689b      	ldr	r3, [r3, #8]
 800ab04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab08:	2b40      	cmp	r3, #64	@ 0x40
 800ab0a:	f040 80b6 	bne.w	800ac7a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	685b      	ldr	r3, [r3, #4]
 800ab16:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ab1a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	f000 8150 	beq.w	800adc4 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ab2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ab2e:	429a      	cmp	r2, r3
 800ab30:	f080 8148 	bcs.w	800adc4 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ab3a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab42:	69db      	ldr	r3, [r3, #28]
 800ab44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab48:	f000 8086 	beq.w	800ac58 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ab58:	e853 3f00 	ldrex	r3, [r3]
 800ab5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ab60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ab64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ab68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	461a      	mov	r2, r3
 800ab72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ab76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ab7a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ab82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ab86:	e841 2300 	strex	r3, r2, [r1]
 800ab8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ab8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d1da      	bne.n	800ab4c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	3308      	adds	r3, #8
 800ab9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aba0:	e853 3f00 	ldrex	r3, [r3]
 800aba4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800aba6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aba8:	f023 0301 	bic.w	r3, r3, #1
 800abac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	3308      	adds	r3, #8
 800abb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800abba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800abbe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abc0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800abc2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800abc6:	e841 2300 	strex	r3, r2, [r1]
 800abca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800abcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d1e1      	bne.n	800ab96 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	3308      	adds	r3, #8
 800abd8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800abdc:	e853 3f00 	ldrex	r3, [r3]
 800abe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800abe2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800abe4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800abe8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	3308      	adds	r3, #8
 800abf2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800abf6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800abf8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abfa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800abfc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800abfe:	e841 2300 	strex	r3, r2, [r1]
 800ac02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ac04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d1e3      	bne.n	800abd2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2220      	movs	r2, #32
 800ac0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2200      	movs	r2, #0
 800ac16:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac20:	e853 3f00 	ldrex	r3, [r3]
 800ac24:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ac26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac28:	f023 0310 	bic.w	r3, r3, #16
 800ac2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	461a      	mov	r2, r3
 800ac36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ac3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ac3c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac3e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ac40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac42:	e841 2300 	strex	r3, r2, [r1]
 800ac46:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ac48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d1e4      	bne.n	800ac18 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac52:	4618      	mov	r0, r3
 800ac54:	f7fb fe6e 	bl	8006934 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2202      	movs	r2, #2
 800ac5c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ac6a:	b29b      	uxth	r3, r3
 800ac6c:	1ad3      	subs	r3, r2, r3
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	4619      	mov	r1, r3
 800ac72:	6878      	ldr	r0, [r7, #4]
 800ac74:	f7f8 fcda 	bl	800362c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ac78:	e0a4      	b.n	800adc4 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ac86:	b29b      	uxth	r3, r3
 800ac88:	1ad3      	subs	r3, r2, r3
 800ac8a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ac94:	b29b      	uxth	r3, r3
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	f000 8096 	beq.w	800adc8 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800ac9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	f000 8091 	beq.w	800adc8 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acae:	e853 3f00 	ldrex	r3, [r3]
 800acb2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800acb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acb6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800acba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	461a      	mov	r2, r3
 800acc4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800acc8:	647b      	str	r3, [r7, #68]	@ 0x44
 800acca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800accc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800acce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800acd0:	e841 2300 	strex	r3, r2, [r1]
 800acd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800acd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d1e4      	bne.n	800aca6 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	3308      	adds	r3, #8
 800ace2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace6:	e853 3f00 	ldrex	r3, [r3]
 800acea:	623b      	str	r3, [r7, #32]
   return(result);
 800acec:	6a3b      	ldr	r3, [r7, #32]
 800acee:	f023 0301 	bic.w	r3, r3, #1
 800acf2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	3308      	adds	r3, #8
 800acfc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ad00:	633a      	str	r2, [r7, #48]	@ 0x30
 800ad02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad08:	e841 2300 	strex	r3, r2, [r1]
 800ad0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d1e3      	bne.n	800acdc <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2220      	movs	r2, #32
 800ad18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2200      	movs	r2, #0
 800ad20:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2200      	movs	r2, #0
 800ad26:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	e853 3f00 	ldrex	r3, [r3]
 800ad34:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	f023 0310 	bic.w	r3, r3, #16
 800ad3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	461a      	mov	r2, r3
 800ad46:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ad4a:	61fb      	str	r3, [r7, #28]
 800ad4c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad4e:	69b9      	ldr	r1, [r7, #24]
 800ad50:	69fa      	ldr	r2, [r7, #28]
 800ad52:	e841 2300 	strex	r3, r2, [r1]
 800ad56:	617b      	str	r3, [r7, #20]
   return(result);
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d1e4      	bne.n	800ad28 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2202      	movs	r2, #2
 800ad62:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ad64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ad68:	4619      	mov	r1, r3
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	f7f8 fc5e 	bl	800362c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ad70:	e02a      	b.n	800adc8 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800ad72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d00e      	beq.n	800ad9c <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800ad7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d008      	beq.n	800ad9c <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d01c      	beq.n	800adcc <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	4798      	blx	r3
    }
    return;
 800ad9a:	e017      	b.n	800adcc <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ad9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ada0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d012      	beq.n	800adce <HAL_UART_IRQHandler+0x59e>
 800ada8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d00c      	beq.n	800adce <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 800adb4:	6878      	ldr	r0, [r7, #4]
 800adb6:	f000 fe8a 	bl	800bace <UART_EndTransmit_IT>
    return;
 800adba:	e008      	b.n	800adce <HAL_UART_IRQHandler+0x59e>
      return;
 800adbc:	bf00      	nop
 800adbe:	e006      	b.n	800adce <HAL_UART_IRQHandler+0x59e>
    return;
 800adc0:	bf00      	nop
 800adc2:	e004      	b.n	800adce <HAL_UART_IRQHandler+0x59e>
      return;
 800adc4:	bf00      	nop
 800adc6:	e002      	b.n	800adce <HAL_UART_IRQHandler+0x59e>
      return;
 800adc8:	bf00      	nop
 800adca:	e000      	b.n	800adce <HAL_UART_IRQHandler+0x59e>
    return;
 800adcc:	bf00      	nop
  }

}
 800adce:	37e8      	adds	r7, #232	@ 0xe8
 800add0:	46bd      	mov	sp, r7
 800add2:	bd80      	pop	{r7, pc}

0800add4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800add4:	b480      	push	{r7}
 800add6:	b083      	sub	sp, #12
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800addc:	bf00      	nop
 800adde:	370c      	adds	r7, #12
 800ade0:	46bd      	mov	sp, r7
 800ade2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade6:	4770      	bx	lr

0800ade8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ade8:	b480      	push	{r7}
 800adea:	b083      	sub	sp, #12
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800adf0:	bf00      	nop
 800adf2:	370c      	adds	r7, #12
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr

0800adfc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b083      	sub	sp, #12
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ae04:	bf00      	nop
 800ae06:	370c      	adds	r7, #12
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ae10:	b480      	push	{r7}
 800ae12:	b083      	sub	sp, #12
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ae18:	bf00      	nop
 800ae1a:	370c      	adds	r7, #12
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae22:	4770      	bx	lr

0800ae24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b088      	sub	sp, #32
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	689a      	ldr	r2, [r3, #8]
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	691b      	ldr	r3, [r3, #16]
 800ae38:	431a      	orrs	r2, r3
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	695b      	ldr	r3, [r3, #20]
 800ae3e:	431a      	orrs	r2, r3
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	69db      	ldr	r3, [r3, #28]
 800ae44:	4313      	orrs	r3, r2
 800ae46:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	681a      	ldr	r2, [r3, #0]
 800ae4e:	4ba6      	ldr	r3, [pc, #664]	@ (800b0e8 <UART_SetConfig+0x2c4>)
 800ae50:	4013      	ands	r3, r2
 800ae52:	687a      	ldr	r2, [r7, #4]
 800ae54:	6812      	ldr	r2, [r2, #0]
 800ae56:	6979      	ldr	r1, [r7, #20]
 800ae58:	430b      	orrs	r3, r1
 800ae5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	685b      	ldr	r3, [r3, #4]
 800ae62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	68da      	ldr	r2, [r3, #12]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	430a      	orrs	r2, r1
 800ae70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	699b      	ldr	r3, [r3, #24]
 800ae76:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	6a1b      	ldr	r3, [r3, #32]
 800ae7c:	697a      	ldr	r2, [r7, #20]
 800ae7e:	4313      	orrs	r3, r2
 800ae80:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	689b      	ldr	r3, [r3, #8]
 800ae88:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	697a      	ldr	r2, [r7, #20]
 800ae92:	430a      	orrs	r2, r1
 800ae94:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4a94      	ldr	r2, [pc, #592]	@ (800b0ec <UART_SetConfig+0x2c8>)
 800ae9c:	4293      	cmp	r3, r2
 800ae9e:	d120      	bne.n	800aee2 <UART_SetConfig+0xbe>
 800aea0:	4b93      	ldr	r3, [pc, #588]	@ (800b0f0 <UART_SetConfig+0x2cc>)
 800aea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aea6:	f003 0303 	and.w	r3, r3, #3
 800aeaa:	2b03      	cmp	r3, #3
 800aeac:	d816      	bhi.n	800aedc <UART_SetConfig+0xb8>
 800aeae:	a201      	add	r2, pc, #4	@ (adr r2, 800aeb4 <UART_SetConfig+0x90>)
 800aeb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb4:	0800aec5 	.word	0x0800aec5
 800aeb8:	0800aed1 	.word	0x0800aed1
 800aebc:	0800aecb 	.word	0x0800aecb
 800aec0:	0800aed7 	.word	0x0800aed7
 800aec4:	2301      	movs	r3, #1
 800aec6:	77fb      	strb	r3, [r7, #31]
 800aec8:	e150      	b.n	800b16c <UART_SetConfig+0x348>
 800aeca:	2302      	movs	r3, #2
 800aecc:	77fb      	strb	r3, [r7, #31]
 800aece:	e14d      	b.n	800b16c <UART_SetConfig+0x348>
 800aed0:	2304      	movs	r3, #4
 800aed2:	77fb      	strb	r3, [r7, #31]
 800aed4:	e14a      	b.n	800b16c <UART_SetConfig+0x348>
 800aed6:	2308      	movs	r3, #8
 800aed8:	77fb      	strb	r3, [r7, #31]
 800aeda:	e147      	b.n	800b16c <UART_SetConfig+0x348>
 800aedc:	2310      	movs	r3, #16
 800aede:	77fb      	strb	r3, [r7, #31]
 800aee0:	e144      	b.n	800b16c <UART_SetConfig+0x348>
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	4a83      	ldr	r2, [pc, #524]	@ (800b0f4 <UART_SetConfig+0x2d0>)
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d132      	bne.n	800af52 <UART_SetConfig+0x12e>
 800aeec:	4b80      	ldr	r3, [pc, #512]	@ (800b0f0 <UART_SetConfig+0x2cc>)
 800aeee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aef2:	f003 030c 	and.w	r3, r3, #12
 800aef6:	2b0c      	cmp	r3, #12
 800aef8:	d828      	bhi.n	800af4c <UART_SetConfig+0x128>
 800aefa:	a201      	add	r2, pc, #4	@ (adr r2, 800af00 <UART_SetConfig+0xdc>)
 800aefc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af00:	0800af35 	.word	0x0800af35
 800af04:	0800af4d 	.word	0x0800af4d
 800af08:	0800af4d 	.word	0x0800af4d
 800af0c:	0800af4d 	.word	0x0800af4d
 800af10:	0800af41 	.word	0x0800af41
 800af14:	0800af4d 	.word	0x0800af4d
 800af18:	0800af4d 	.word	0x0800af4d
 800af1c:	0800af4d 	.word	0x0800af4d
 800af20:	0800af3b 	.word	0x0800af3b
 800af24:	0800af4d 	.word	0x0800af4d
 800af28:	0800af4d 	.word	0x0800af4d
 800af2c:	0800af4d 	.word	0x0800af4d
 800af30:	0800af47 	.word	0x0800af47
 800af34:	2300      	movs	r3, #0
 800af36:	77fb      	strb	r3, [r7, #31]
 800af38:	e118      	b.n	800b16c <UART_SetConfig+0x348>
 800af3a:	2302      	movs	r3, #2
 800af3c:	77fb      	strb	r3, [r7, #31]
 800af3e:	e115      	b.n	800b16c <UART_SetConfig+0x348>
 800af40:	2304      	movs	r3, #4
 800af42:	77fb      	strb	r3, [r7, #31]
 800af44:	e112      	b.n	800b16c <UART_SetConfig+0x348>
 800af46:	2308      	movs	r3, #8
 800af48:	77fb      	strb	r3, [r7, #31]
 800af4a:	e10f      	b.n	800b16c <UART_SetConfig+0x348>
 800af4c:	2310      	movs	r3, #16
 800af4e:	77fb      	strb	r3, [r7, #31]
 800af50:	e10c      	b.n	800b16c <UART_SetConfig+0x348>
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	4a68      	ldr	r2, [pc, #416]	@ (800b0f8 <UART_SetConfig+0x2d4>)
 800af58:	4293      	cmp	r3, r2
 800af5a:	d120      	bne.n	800af9e <UART_SetConfig+0x17a>
 800af5c:	4b64      	ldr	r3, [pc, #400]	@ (800b0f0 <UART_SetConfig+0x2cc>)
 800af5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af62:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800af66:	2b30      	cmp	r3, #48	@ 0x30
 800af68:	d013      	beq.n	800af92 <UART_SetConfig+0x16e>
 800af6a:	2b30      	cmp	r3, #48	@ 0x30
 800af6c:	d814      	bhi.n	800af98 <UART_SetConfig+0x174>
 800af6e:	2b20      	cmp	r3, #32
 800af70:	d009      	beq.n	800af86 <UART_SetConfig+0x162>
 800af72:	2b20      	cmp	r3, #32
 800af74:	d810      	bhi.n	800af98 <UART_SetConfig+0x174>
 800af76:	2b00      	cmp	r3, #0
 800af78:	d002      	beq.n	800af80 <UART_SetConfig+0x15c>
 800af7a:	2b10      	cmp	r3, #16
 800af7c:	d006      	beq.n	800af8c <UART_SetConfig+0x168>
 800af7e:	e00b      	b.n	800af98 <UART_SetConfig+0x174>
 800af80:	2300      	movs	r3, #0
 800af82:	77fb      	strb	r3, [r7, #31]
 800af84:	e0f2      	b.n	800b16c <UART_SetConfig+0x348>
 800af86:	2302      	movs	r3, #2
 800af88:	77fb      	strb	r3, [r7, #31]
 800af8a:	e0ef      	b.n	800b16c <UART_SetConfig+0x348>
 800af8c:	2304      	movs	r3, #4
 800af8e:	77fb      	strb	r3, [r7, #31]
 800af90:	e0ec      	b.n	800b16c <UART_SetConfig+0x348>
 800af92:	2308      	movs	r3, #8
 800af94:	77fb      	strb	r3, [r7, #31]
 800af96:	e0e9      	b.n	800b16c <UART_SetConfig+0x348>
 800af98:	2310      	movs	r3, #16
 800af9a:	77fb      	strb	r3, [r7, #31]
 800af9c:	e0e6      	b.n	800b16c <UART_SetConfig+0x348>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4a56      	ldr	r2, [pc, #344]	@ (800b0fc <UART_SetConfig+0x2d8>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d120      	bne.n	800afea <UART_SetConfig+0x1c6>
 800afa8:	4b51      	ldr	r3, [pc, #324]	@ (800b0f0 <UART_SetConfig+0x2cc>)
 800afaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800afb2:	2bc0      	cmp	r3, #192	@ 0xc0
 800afb4:	d013      	beq.n	800afde <UART_SetConfig+0x1ba>
 800afb6:	2bc0      	cmp	r3, #192	@ 0xc0
 800afb8:	d814      	bhi.n	800afe4 <UART_SetConfig+0x1c0>
 800afba:	2b80      	cmp	r3, #128	@ 0x80
 800afbc:	d009      	beq.n	800afd2 <UART_SetConfig+0x1ae>
 800afbe:	2b80      	cmp	r3, #128	@ 0x80
 800afc0:	d810      	bhi.n	800afe4 <UART_SetConfig+0x1c0>
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d002      	beq.n	800afcc <UART_SetConfig+0x1a8>
 800afc6:	2b40      	cmp	r3, #64	@ 0x40
 800afc8:	d006      	beq.n	800afd8 <UART_SetConfig+0x1b4>
 800afca:	e00b      	b.n	800afe4 <UART_SetConfig+0x1c0>
 800afcc:	2300      	movs	r3, #0
 800afce:	77fb      	strb	r3, [r7, #31]
 800afd0:	e0cc      	b.n	800b16c <UART_SetConfig+0x348>
 800afd2:	2302      	movs	r3, #2
 800afd4:	77fb      	strb	r3, [r7, #31]
 800afd6:	e0c9      	b.n	800b16c <UART_SetConfig+0x348>
 800afd8:	2304      	movs	r3, #4
 800afda:	77fb      	strb	r3, [r7, #31]
 800afdc:	e0c6      	b.n	800b16c <UART_SetConfig+0x348>
 800afde:	2308      	movs	r3, #8
 800afe0:	77fb      	strb	r3, [r7, #31]
 800afe2:	e0c3      	b.n	800b16c <UART_SetConfig+0x348>
 800afe4:	2310      	movs	r3, #16
 800afe6:	77fb      	strb	r3, [r7, #31]
 800afe8:	e0c0      	b.n	800b16c <UART_SetConfig+0x348>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4a44      	ldr	r2, [pc, #272]	@ (800b100 <UART_SetConfig+0x2dc>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d125      	bne.n	800b040 <UART_SetConfig+0x21c>
 800aff4:	4b3e      	ldr	r3, [pc, #248]	@ (800b0f0 <UART_SetConfig+0x2cc>)
 800aff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800affa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800affe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b002:	d017      	beq.n	800b034 <UART_SetConfig+0x210>
 800b004:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b008:	d817      	bhi.n	800b03a <UART_SetConfig+0x216>
 800b00a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b00e:	d00b      	beq.n	800b028 <UART_SetConfig+0x204>
 800b010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b014:	d811      	bhi.n	800b03a <UART_SetConfig+0x216>
 800b016:	2b00      	cmp	r3, #0
 800b018:	d003      	beq.n	800b022 <UART_SetConfig+0x1fe>
 800b01a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b01e:	d006      	beq.n	800b02e <UART_SetConfig+0x20a>
 800b020:	e00b      	b.n	800b03a <UART_SetConfig+0x216>
 800b022:	2300      	movs	r3, #0
 800b024:	77fb      	strb	r3, [r7, #31]
 800b026:	e0a1      	b.n	800b16c <UART_SetConfig+0x348>
 800b028:	2302      	movs	r3, #2
 800b02a:	77fb      	strb	r3, [r7, #31]
 800b02c:	e09e      	b.n	800b16c <UART_SetConfig+0x348>
 800b02e:	2304      	movs	r3, #4
 800b030:	77fb      	strb	r3, [r7, #31]
 800b032:	e09b      	b.n	800b16c <UART_SetConfig+0x348>
 800b034:	2308      	movs	r3, #8
 800b036:	77fb      	strb	r3, [r7, #31]
 800b038:	e098      	b.n	800b16c <UART_SetConfig+0x348>
 800b03a:	2310      	movs	r3, #16
 800b03c:	77fb      	strb	r3, [r7, #31]
 800b03e:	e095      	b.n	800b16c <UART_SetConfig+0x348>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	4a2f      	ldr	r2, [pc, #188]	@ (800b104 <UART_SetConfig+0x2e0>)
 800b046:	4293      	cmp	r3, r2
 800b048:	d125      	bne.n	800b096 <UART_SetConfig+0x272>
 800b04a:	4b29      	ldr	r3, [pc, #164]	@ (800b0f0 <UART_SetConfig+0x2cc>)
 800b04c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b050:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b054:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b058:	d017      	beq.n	800b08a <UART_SetConfig+0x266>
 800b05a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b05e:	d817      	bhi.n	800b090 <UART_SetConfig+0x26c>
 800b060:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b064:	d00b      	beq.n	800b07e <UART_SetConfig+0x25a>
 800b066:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b06a:	d811      	bhi.n	800b090 <UART_SetConfig+0x26c>
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d003      	beq.n	800b078 <UART_SetConfig+0x254>
 800b070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b074:	d006      	beq.n	800b084 <UART_SetConfig+0x260>
 800b076:	e00b      	b.n	800b090 <UART_SetConfig+0x26c>
 800b078:	2301      	movs	r3, #1
 800b07a:	77fb      	strb	r3, [r7, #31]
 800b07c:	e076      	b.n	800b16c <UART_SetConfig+0x348>
 800b07e:	2302      	movs	r3, #2
 800b080:	77fb      	strb	r3, [r7, #31]
 800b082:	e073      	b.n	800b16c <UART_SetConfig+0x348>
 800b084:	2304      	movs	r3, #4
 800b086:	77fb      	strb	r3, [r7, #31]
 800b088:	e070      	b.n	800b16c <UART_SetConfig+0x348>
 800b08a:	2308      	movs	r3, #8
 800b08c:	77fb      	strb	r3, [r7, #31]
 800b08e:	e06d      	b.n	800b16c <UART_SetConfig+0x348>
 800b090:	2310      	movs	r3, #16
 800b092:	77fb      	strb	r3, [r7, #31]
 800b094:	e06a      	b.n	800b16c <UART_SetConfig+0x348>
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	4a1b      	ldr	r2, [pc, #108]	@ (800b108 <UART_SetConfig+0x2e4>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d138      	bne.n	800b112 <UART_SetConfig+0x2ee>
 800b0a0:	4b13      	ldr	r3, [pc, #76]	@ (800b0f0 <UART_SetConfig+0x2cc>)
 800b0a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0a6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b0aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b0ae:	d017      	beq.n	800b0e0 <UART_SetConfig+0x2bc>
 800b0b0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b0b4:	d82a      	bhi.n	800b10c <UART_SetConfig+0x2e8>
 800b0b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0ba:	d00b      	beq.n	800b0d4 <UART_SetConfig+0x2b0>
 800b0bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0c0:	d824      	bhi.n	800b10c <UART_SetConfig+0x2e8>
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d003      	beq.n	800b0ce <UART_SetConfig+0x2aa>
 800b0c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0ca:	d006      	beq.n	800b0da <UART_SetConfig+0x2b6>
 800b0cc:	e01e      	b.n	800b10c <UART_SetConfig+0x2e8>
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	77fb      	strb	r3, [r7, #31]
 800b0d2:	e04b      	b.n	800b16c <UART_SetConfig+0x348>
 800b0d4:	2302      	movs	r3, #2
 800b0d6:	77fb      	strb	r3, [r7, #31]
 800b0d8:	e048      	b.n	800b16c <UART_SetConfig+0x348>
 800b0da:	2304      	movs	r3, #4
 800b0dc:	77fb      	strb	r3, [r7, #31]
 800b0de:	e045      	b.n	800b16c <UART_SetConfig+0x348>
 800b0e0:	2308      	movs	r3, #8
 800b0e2:	77fb      	strb	r3, [r7, #31]
 800b0e4:	e042      	b.n	800b16c <UART_SetConfig+0x348>
 800b0e6:	bf00      	nop
 800b0e8:	efff69f3 	.word	0xefff69f3
 800b0ec:	40011000 	.word	0x40011000
 800b0f0:	40023800 	.word	0x40023800
 800b0f4:	40004400 	.word	0x40004400
 800b0f8:	40004800 	.word	0x40004800
 800b0fc:	40004c00 	.word	0x40004c00
 800b100:	40005000 	.word	0x40005000
 800b104:	40011400 	.word	0x40011400
 800b108:	40007800 	.word	0x40007800
 800b10c:	2310      	movs	r3, #16
 800b10e:	77fb      	strb	r3, [r7, #31]
 800b110:	e02c      	b.n	800b16c <UART_SetConfig+0x348>
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	4a72      	ldr	r2, [pc, #456]	@ (800b2e0 <UART_SetConfig+0x4bc>)
 800b118:	4293      	cmp	r3, r2
 800b11a:	d125      	bne.n	800b168 <UART_SetConfig+0x344>
 800b11c:	4b71      	ldr	r3, [pc, #452]	@ (800b2e4 <UART_SetConfig+0x4c0>)
 800b11e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b122:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b126:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b12a:	d017      	beq.n	800b15c <UART_SetConfig+0x338>
 800b12c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b130:	d817      	bhi.n	800b162 <UART_SetConfig+0x33e>
 800b132:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b136:	d00b      	beq.n	800b150 <UART_SetConfig+0x32c>
 800b138:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b13c:	d811      	bhi.n	800b162 <UART_SetConfig+0x33e>
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d003      	beq.n	800b14a <UART_SetConfig+0x326>
 800b142:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b146:	d006      	beq.n	800b156 <UART_SetConfig+0x332>
 800b148:	e00b      	b.n	800b162 <UART_SetConfig+0x33e>
 800b14a:	2300      	movs	r3, #0
 800b14c:	77fb      	strb	r3, [r7, #31]
 800b14e:	e00d      	b.n	800b16c <UART_SetConfig+0x348>
 800b150:	2302      	movs	r3, #2
 800b152:	77fb      	strb	r3, [r7, #31]
 800b154:	e00a      	b.n	800b16c <UART_SetConfig+0x348>
 800b156:	2304      	movs	r3, #4
 800b158:	77fb      	strb	r3, [r7, #31]
 800b15a:	e007      	b.n	800b16c <UART_SetConfig+0x348>
 800b15c:	2308      	movs	r3, #8
 800b15e:	77fb      	strb	r3, [r7, #31]
 800b160:	e004      	b.n	800b16c <UART_SetConfig+0x348>
 800b162:	2310      	movs	r3, #16
 800b164:	77fb      	strb	r3, [r7, #31]
 800b166:	e001      	b.n	800b16c <UART_SetConfig+0x348>
 800b168:	2310      	movs	r3, #16
 800b16a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	69db      	ldr	r3, [r3, #28]
 800b170:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b174:	d15b      	bne.n	800b22e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800b176:	7ffb      	ldrb	r3, [r7, #31]
 800b178:	2b08      	cmp	r3, #8
 800b17a:	d828      	bhi.n	800b1ce <UART_SetConfig+0x3aa>
 800b17c:	a201      	add	r2, pc, #4	@ (adr r2, 800b184 <UART_SetConfig+0x360>)
 800b17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b182:	bf00      	nop
 800b184:	0800b1a9 	.word	0x0800b1a9
 800b188:	0800b1b1 	.word	0x0800b1b1
 800b18c:	0800b1b9 	.word	0x0800b1b9
 800b190:	0800b1cf 	.word	0x0800b1cf
 800b194:	0800b1bf 	.word	0x0800b1bf
 800b198:	0800b1cf 	.word	0x0800b1cf
 800b19c:	0800b1cf 	.word	0x0800b1cf
 800b1a0:	0800b1cf 	.word	0x0800b1cf
 800b1a4:	0800b1c7 	.word	0x0800b1c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b1a8:	f7fd fb8e 	bl	80088c8 <HAL_RCC_GetPCLK1Freq>
 800b1ac:	61b8      	str	r0, [r7, #24]
        break;
 800b1ae:	e013      	b.n	800b1d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b1b0:	f7fd fb9e 	bl	80088f0 <HAL_RCC_GetPCLK2Freq>
 800b1b4:	61b8      	str	r0, [r7, #24]
        break;
 800b1b6:	e00f      	b.n	800b1d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b1b8:	4b4b      	ldr	r3, [pc, #300]	@ (800b2e8 <UART_SetConfig+0x4c4>)
 800b1ba:	61bb      	str	r3, [r7, #24]
        break;
 800b1bc:	e00c      	b.n	800b1d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b1be:	f7fd fa71 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 800b1c2:	61b8      	str	r0, [r7, #24]
        break;
 800b1c4:	e008      	b.n	800b1d8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1ca:	61bb      	str	r3, [r7, #24]
        break;
 800b1cc:	e004      	b.n	800b1d8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	77bb      	strb	r3, [r7, #30]
        break;
 800b1d6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b1d8:	69bb      	ldr	r3, [r7, #24]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d074      	beq.n	800b2c8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b1de:	69bb      	ldr	r3, [r7, #24]
 800b1e0:	005a      	lsls	r2, r3, #1
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	685b      	ldr	r3, [r3, #4]
 800b1e6:	085b      	lsrs	r3, r3, #1
 800b1e8:	441a      	add	r2, r3
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	685b      	ldr	r3, [r3, #4]
 800b1ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	2b0f      	cmp	r3, #15
 800b1f8:	d916      	bls.n	800b228 <UART_SetConfig+0x404>
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b200:	d212      	bcs.n	800b228 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b202:	693b      	ldr	r3, [r7, #16]
 800b204:	b29b      	uxth	r3, r3
 800b206:	f023 030f 	bic.w	r3, r3, #15
 800b20a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	085b      	lsrs	r3, r3, #1
 800b210:	b29b      	uxth	r3, r3
 800b212:	f003 0307 	and.w	r3, r3, #7
 800b216:	b29a      	uxth	r2, r3
 800b218:	89fb      	ldrh	r3, [r7, #14]
 800b21a:	4313      	orrs	r3, r2
 800b21c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	89fa      	ldrh	r2, [r7, #14]
 800b224:	60da      	str	r2, [r3, #12]
 800b226:	e04f      	b.n	800b2c8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b228:	2301      	movs	r3, #1
 800b22a:	77bb      	strb	r3, [r7, #30]
 800b22c:	e04c      	b.n	800b2c8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b22e:	7ffb      	ldrb	r3, [r7, #31]
 800b230:	2b08      	cmp	r3, #8
 800b232:	d828      	bhi.n	800b286 <UART_SetConfig+0x462>
 800b234:	a201      	add	r2, pc, #4	@ (adr r2, 800b23c <UART_SetConfig+0x418>)
 800b236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b23a:	bf00      	nop
 800b23c:	0800b261 	.word	0x0800b261
 800b240:	0800b269 	.word	0x0800b269
 800b244:	0800b271 	.word	0x0800b271
 800b248:	0800b287 	.word	0x0800b287
 800b24c:	0800b277 	.word	0x0800b277
 800b250:	0800b287 	.word	0x0800b287
 800b254:	0800b287 	.word	0x0800b287
 800b258:	0800b287 	.word	0x0800b287
 800b25c:	0800b27f 	.word	0x0800b27f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b260:	f7fd fb32 	bl	80088c8 <HAL_RCC_GetPCLK1Freq>
 800b264:	61b8      	str	r0, [r7, #24]
        break;
 800b266:	e013      	b.n	800b290 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b268:	f7fd fb42 	bl	80088f0 <HAL_RCC_GetPCLK2Freq>
 800b26c:	61b8      	str	r0, [r7, #24]
        break;
 800b26e:	e00f      	b.n	800b290 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b270:	4b1d      	ldr	r3, [pc, #116]	@ (800b2e8 <UART_SetConfig+0x4c4>)
 800b272:	61bb      	str	r3, [r7, #24]
        break;
 800b274:	e00c      	b.n	800b290 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b276:	f7fd fa15 	bl	80086a4 <HAL_RCC_GetSysClockFreq>
 800b27a:	61b8      	str	r0, [r7, #24]
        break;
 800b27c:	e008      	b.n	800b290 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b27e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b282:	61bb      	str	r3, [r7, #24]
        break;
 800b284:	e004      	b.n	800b290 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800b286:	2300      	movs	r3, #0
 800b288:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b28a:	2301      	movs	r3, #1
 800b28c:	77bb      	strb	r3, [r7, #30]
        break;
 800b28e:	bf00      	nop
    }

    if (pclk != 0U)
 800b290:	69bb      	ldr	r3, [r7, #24]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d018      	beq.n	800b2c8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	685b      	ldr	r3, [r3, #4]
 800b29a:	085a      	lsrs	r2, r3, #1
 800b29c:	69bb      	ldr	r3, [r7, #24]
 800b29e:	441a      	add	r2, r3
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2a8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	2b0f      	cmp	r3, #15
 800b2ae:	d909      	bls.n	800b2c4 <UART_SetConfig+0x4a0>
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2b6:	d205      	bcs.n	800b2c4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b2b8:	693b      	ldr	r3, [r7, #16]
 800b2ba:	b29a      	uxth	r2, r3
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	60da      	str	r2, [r3, #12]
 800b2c2:	e001      	b.n	800b2c8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b2d4:	7fbb      	ldrb	r3, [r7, #30]
}
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	3720      	adds	r7, #32
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	bd80      	pop	{r7, pc}
 800b2de:	bf00      	nop
 800b2e0:	40007c00 	.word	0x40007c00
 800b2e4:	40023800 	.word	0x40023800
 800b2e8:	00f42400 	.word	0x00f42400

0800b2ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b2ec:	b480      	push	{r7}
 800b2ee:	b083      	sub	sp, #12
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2f8:	f003 0308 	and.w	r3, r3, #8
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d00a      	beq.n	800b316 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	685b      	ldr	r3, [r3, #4]
 800b306:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	430a      	orrs	r2, r1
 800b314:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b31a:	f003 0301 	and.w	r3, r3, #1
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d00a      	beq.n	800b338 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	430a      	orrs	r2, r1
 800b336:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b33c:	f003 0302 	and.w	r3, r3, #2
 800b340:	2b00      	cmp	r3, #0
 800b342:	d00a      	beq.n	800b35a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	685b      	ldr	r3, [r3, #4]
 800b34a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	430a      	orrs	r2, r1
 800b358:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b35e:	f003 0304 	and.w	r3, r3, #4
 800b362:	2b00      	cmp	r3, #0
 800b364:	d00a      	beq.n	800b37c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	685b      	ldr	r3, [r3, #4]
 800b36c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	430a      	orrs	r2, r1
 800b37a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b380:	f003 0310 	and.w	r3, r3, #16
 800b384:	2b00      	cmp	r3, #0
 800b386:	d00a      	beq.n	800b39e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	681b      	ldr	r3, [r3, #0]
 800b38c:	689b      	ldr	r3, [r3, #8]
 800b38e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	430a      	orrs	r2, r1
 800b39c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3a2:	f003 0320 	and.w	r3, r3, #32
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d00a      	beq.n	800b3c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	689b      	ldr	r3, [r3, #8]
 800b3b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	430a      	orrs	r2, r1
 800b3be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d01a      	beq.n	800b402 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	685b      	ldr	r3, [r3, #4]
 800b3d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	430a      	orrs	r2, r1
 800b3e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b3ea:	d10a      	bne.n	800b402 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	685b      	ldr	r3, [r3, #4]
 800b3f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	430a      	orrs	r2, r1
 800b400:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d00a      	beq.n	800b424 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	430a      	orrs	r2, r1
 800b422:	605a      	str	r2, [r3, #4]
  }
}
 800b424:	bf00      	nop
 800b426:	370c      	adds	r7, #12
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr

0800b430 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b08c      	sub	sp, #48	@ 0x30
 800b434:	af02      	add	r7, sp, #8
 800b436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2200      	movs	r2, #0
 800b43c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b440:	f7f9 fdf4 	bl	800502c <HAL_GetTick>
 800b444:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	f003 0308 	and.w	r3, r3, #8
 800b450:	2b08      	cmp	r3, #8
 800b452:	d12e      	bne.n	800b4b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b454:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b458:	9300      	str	r3, [sp, #0]
 800b45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45c:	2200      	movs	r2, #0
 800b45e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 f83b 	bl	800b4de <UART_WaitOnFlagUntilTimeout>
 800b468:	4603      	mov	r3, r0
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d021      	beq.n	800b4b2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b474:	693b      	ldr	r3, [r7, #16]
 800b476:	e853 3f00 	ldrex	r3, [r3]
 800b47a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b482:	623b      	str	r3, [r7, #32]
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	461a      	mov	r2, r3
 800b48a:	6a3b      	ldr	r3, [r7, #32]
 800b48c:	61fb      	str	r3, [r7, #28]
 800b48e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b490:	69b9      	ldr	r1, [r7, #24]
 800b492:	69fa      	ldr	r2, [r7, #28]
 800b494:	e841 2300 	strex	r3, r2, [r1]
 800b498:	617b      	str	r3, [r7, #20]
   return(result);
 800b49a:	697b      	ldr	r3, [r7, #20]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d1e6      	bne.n	800b46e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2220      	movs	r2, #32
 800b4a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b4ae:	2303      	movs	r3, #3
 800b4b0:	e011      	b.n	800b4d6 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2220      	movs	r2, #32
 800b4b6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	2220      	movs	r2, #32
 800b4bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800b4d4:	2300      	movs	r3, #0
}
 800b4d6:	4618      	mov	r0, r3
 800b4d8:	3728      	adds	r7, #40	@ 0x28
 800b4da:	46bd      	mov	sp, r7
 800b4dc:	bd80      	pop	{r7, pc}

0800b4de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b084      	sub	sp, #16
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	60f8      	str	r0, [r7, #12]
 800b4e6:	60b9      	str	r1, [r7, #8]
 800b4e8:	603b      	str	r3, [r7, #0]
 800b4ea:	4613      	mov	r3, r2
 800b4ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4ee:	e04f      	b.n	800b590 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b4f0:	69bb      	ldr	r3, [r7, #24]
 800b4f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4f6:	d04b      	beq.n	800b590 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b4f8:	f7f9 fd98 	bl	800502c <HAL_GetTick>
 800b4fc:	4602      	mov	r2, r0
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	1ad3      	subs	r3, r2, r3
 800b502:	69ba      	ldr	r2, [r7, #24]
 800b504:	429a      	cmp	r2, r3
 800b506:	d302      	bcc.n	800b50e <UART_WaitOnFlagUntilTimeout+0x30>
 800b508:	69bb      	ldr	r3, [r7, #24]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d101      	bne.n	800b512 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b50e:	2303      	movs	r3, #3
 800b510:	e04e      	b.n	800b5b0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f003 0304 	and.w	r3, r3, #4
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d037      	beq.n	800b590 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b520:	68bb      	ldr	r3, [r7, #8]
 800b522:	2b80      	cmp	r3, #128	@ 0x80
 800b524:	d034      	beq.n	800b590 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b526:	68bb      	ldr	r3, [r7, #8]
 800b528:	2b40      	cmp	r3, #64	@ 0x40
 800b52a:	d031      	beq.n	800b590 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	69db      	ldr	r3, [r3, #28]
 800b532:	f003 0308 	and.w	r3, r3, #8
 800b536:	2b08      	cmp	r3, #8
 800b538:	d110      	bne.n	800b55c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	2208      	movs	r2, #8
 800b540:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b542:	68f8      	ldr	r0, [r7, #12]
 800b544:	f000 f8fe 	bl	800b744 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	2208      	movs	r2, #8
 800b54c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	2200      	movs	r2, #0
 800b554:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800b558:	2301      	movs	r3, #1
 800b55a:	e029      	b.n	800b5b0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	69db      	ldr	r3, [r3, #28]
 800b562:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b566:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b56a:	d111      	bne.n	800b590 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b574:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b576:	68f8      	ldr	r0, [r7, #12]
 800b578:	f000 f8e4 	bl	800b744 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2220      	movs	r2, #32
 800b580:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2200      	movs	r2, #0
 800b588:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800b58c:	2303      	movs	r3, #3
 800b58e:	e00f      	b.n	800b5b0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	69da      	ldr	r2, [r3, #28]
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	4013      	ands	r3, r2
 800b59a:	68ba      	ldr	r2, [r7, #8]
 800b59c:	429a      	cmp	r2, r3
 800b59e:	bf0c      	ite	eq
 800b5a0:	2301      	moveq	r3, #1
 800b5a2:	2300      	movne	r3, #0
 800b5a4:	b2db      	uxtb	r3, r3
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	79fb      	ldrb	r3, [r7, #7]
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	d0a0      	beq.n	800b4f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b5ae:	2300      	movs	r3, #0
}
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	3710      	adds	r7, #16
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd80      	pop	{r7, pc}

0800b5b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b5b8:	b580      	push	{r7, lr}
 800b5ba:	b096      	sub	sp, #88	@ 0x58
 800b5bc:	af00      	add	r7, sp, #0
 800b5be:	60f8      	str	r0, [r7, #12]
 800b5c0:	60b9      	str	r1, [r7, #8]
 800b5c2:	4613      	mov	r3, r2
 800b5c4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	68ba      	ldr	r2, [r7, #8]
 800b5ca:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	88fa      	ldrh	r2, [r7, #6]
 800b5d0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	2222      	movs	r2, #34	@ 0x22
 800b5e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d028      	beq.n	800b63e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b5f0:	4a3e      	ldr	r2, [pc, #248]	@ (800b6ec <UART_Start_Receive_DMA+0x134>)
 800b5f2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b5f8:	4a3d      	ldr	r2, [pc, #244]	@ (800b6f0 <UART_Start_Receive_DMA+0x138>)
 800b5fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b600:	4a3c      	ldr	r2, [pc, #240]	@ (800b6f4 <UART_Start_Receive_DMA+0x13c>)
 800b602:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b608:	2200      	movs	r2, #0
 800b60a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	3324      	adds	r3, #36	@ 0x24
 800b616:	4619      	mov	r1, r3
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b61c:	461a      	mov	r2, r3
 800b61e:	88fb      	ldrh	r3, [r7, #6]
 800b620:	f7fb f928 	bl	8006874 <HAL_DMA_Start_IT>
 800b624:	4603      	mov	r3, r0
 800b626:	2b00      	cmp	r3, #0
 800b628:	d009      	beq.n	800b63e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2210      	movs	r2, #16
 800b62e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2220      	movs	r2, #32
 800b636:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800b63a:	2301      	movs	r3, #1
 800b63c:	e051      	b.n	800b6e2 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	691b      	ldr	r3, [r3, #16]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d018      	beq.n	800b678 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b64c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b64e:	e853 3f00 	ldrex	r3, [r3]
 800b652:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b656:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b65a:	657b      	str	r3, [r7, #84]	@ 0x54
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	461a      	mov	r2, r3
 800b662:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b664:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b666:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b668:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b66a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b66c:	e841 2300 	strex	r3, r2, [r1]
 800b670:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b672:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b674:	2b00      	cmp	r3, #0
 800b676:	d1e6      	bne.n	800b646 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	3308      	adds	r3, #8
 800b67e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b682:	e853 3f00 	ldrex	r3, [r3]
 800b686:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b68a:	f043 0301 	orr.w	r3, r3, #1
 800b68e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	3308      	adds	r3, #8
 800b696:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b698:	637a      	str	r2, [r7, #52]	@ 0x34
 800b69a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b69c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b69e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b6a0:	e841 2300 	strex	r3, r2, [r1]
 800b6a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b6a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d1e5      	bne.n	800b678 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	3308      	adds	r3, #8
 800b6b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	e853 3f00 	ldrex	r3, [r3]
 800b6ba:	613b      	str	r3, [r7, #16]
   return(result);
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	3308      	adds	r3, #8
 800b6ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b6cc:	623a      	str	r2, [r7, #32]
 800b6ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6d0:	69f9      	ldr	r1, [r7, #28]
 800b6d2:	6a3a      	ldr	r2, [r7, #32]
 800b6d4:	e841 2300 	strex	r3, r2, [r1]
 800b6d8:	61bb      	str	r3, [r7, #24]
   return(result);
 800b6da:	69bb      	ldr	r3, [r7, #24]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d1e5      	bne.n	800b6ac <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800b6e0:	2300      	movs	r3, #0
}
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	3758      	adds	r7, #88	@ 0x58
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bd80      	pop	{r7, pc}
 800b6ea:	bf00      	nop
 800b6ec:	0800b8bf 	.word	0x0800b8bf
 800b6f0:	0800b9e7 	.word	0x0800b9e7
 800b6f4:	0800ba25 	.word	0x0800ba25

0800b6f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b6f8:	b480      	push	{r7}
 800b6fa:	b089      	sub	sp, #36	@ 0x24
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	e853 3f00 	ldrex	r3, [r3]
 800b70c:	60bb      	str	r3, [r7, #8]
   return(result);
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b714:	61fb      	str	r3, [r7, #28]
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	461a      	mov	r2, r3
 800b71c:	69fb      	ldr	r3, [r7, #28]
 800b71e:	61bb      	str	r3, [r7, #24]
 800b720:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b722:	6979      	ldr	r1, [r7, #20]
 800b724:	69ba      	ldr	r2, [r7, #24]
 800b726:	e841 2300 	strex	r3, r2, [r1]
 800b72a:	613b      	str	r3, [r7, #16]
   return(result);
 800b72c:	693b      	ldr	r3, [r7, #16]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d1e6      	bne.n	800b700 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2220      	movs	r2, #32
 800b736:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800b738:	bf00      	nop
 800b73a:	3724      	adds	r7, #36	@ 0x24
 800b73c:	46bd      	mov	sp, r7
 800b73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b742:	4770      	bx	lr

0800b744 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b744:	b480      	push	{r7}
 800b746:	b095      	sub	sp, #84	@ 0x54
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b754:	e853 3f00 	ldrex	r3, [r3]
 800b758:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b75a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b75c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b760:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	461a      	mov	r2, r3
 800b768:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b76a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b76c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b76e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b770:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b772:	e841 2300 	strex	r3, r2, [r1]
 800b776:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d1e6      	bne.n	800b74c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	3308      	adds	r3, #8
 800b784:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b786:	6a3b      	ldr	r3, [r7, #32]
 800b788:	e853 3f00 	ldrex	r3, [r3]
 800b78c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b78e:	69fb      	ldr	r3, [r7, #28]
 800b790:	f023 0301 	bic.w	r3, r3, #1
 800b794:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	3308      	adds	r3, #8
 800b79c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b79e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7a6:	e841 2300 	strex	r3, r2, [r1]
 800b7aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d1e5      	bne.n	800b77e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d118      	bne.n	800b7ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	e853 3f00 	ldrex	r3, [r3]
 800b7c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	f023 0310 	bic.w	r3, r3, #16
 800b7ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7d8:	61bb      	str	r3, [r7, #24]
 800b7da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7dc:	6979      	ldr	r1, [r7, #20]
 800b7de:	69ba      	ldr	r2, [r7, #24]
 800b7e0:	e841 2300 	strex	r3, r2, [r1]
 800b7e4:	613b      	str	r3, [r7, #16]
   return(result);
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d1e6      	bne.n	800b7ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2220      	movs	r2, #32
 800b7f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b800:	bf00      	nop
 800b802:	3754      	adds	r7, #84	@ 0x54
 800b804:	46bd      	mov	sp, r7
 800b806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80a:	4770      	bx	lr

0800b80c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b090      	sub	sp, #64	@ 0x40
 800b810:	af00      	add	r7, sp, #0
 800b812:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b818:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	69db      	ldr	r3, [r3, #28]
 800b81e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b822:	d037      	beq.n	800b894 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 800b824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b826:	2200      	movs	r2, #0
 800b828:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b82c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	3308      	adds	r3, #8
 800b832:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b836:	e853 3f00 	ldrex	r3, [r3]
 800b83a:	623b      	str	r3, [r7, #32]
   return(result);
 800b83c:	6a3b      	ldr	r3, [r7, #32]
 800b83e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b842:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	3308      	adds	r3, #8
 800b84a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b84c:	633a      	str	r2, [r7, #48]	@ 0x30
 800b84e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b850:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b854:	e841 2300 	strex	r3, r2, [r1]
 800b858:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d1e5      	bne.n	800b82c <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	e853 3f00 	ldrex	r3, [r3]
 800b86c:	60fb      	str	r3, [r7, #12]
   return(result);
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b874:	637b      	str	r3, [r7, #52]	@ 0x34
 800b876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	461a      	mov	r2, r3
 800b87c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b87e:	61fb      	str	r3, [r7, #28]
 800b880:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b882:	69b9      	ldr	r1, [r7, #24]
 800b884:	69fa      	ldr	r2, [r7, #28]
 800b886:	e841 2300 	strex	r3, r2, [r1]
 800b88a:	617b      	str	r3, [r7, #20]
   return(result);
 800b88c:	697b      	ldr	r3, [r7, #20]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d1e6      	bne.n	800b860 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b892:	e002      	b.n	800b89a <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 800b894:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800b896:	f7f6 fb23 	bl	8001ee0 <HAL_UART_TxCpltCallback>
}
 800b89a:	bf00      	nop
 800b89c:	3740      	adds	r7, #64	@ 0x40
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}

0800b8a2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b8a2:	b580      	push	{r7, lr}
 800b8a4:	b084      	sub	sp, #16
 800b8a6:	af00      	add	r7, sp, #0
 800b8a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8ae:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b8b0:	68f8      	ldr	r0, [r7, #12]
 800b8b2:	f7ff fa8f 	bl	800add4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b8b6:	bf00      	nop
 800b8b8:	3710      	adds	r7, #16
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}

0800b8be <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b8be:	b580      	push	{r7, lr}
 800b8c0:	b09c      	sub	sp, #112	@ 0x70
 800b8c2:	af00      	add	r7, sp, #0
 800b8c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8ca:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	69db      	ldr	r3, [r3, #28]
 800b8d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8d4:	d071      	beq.n	800b9ba <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800b8d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b8d8:	2200      	movs	r2, #0
 800b8da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b8de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8e6:	e853 3f00 	ldrex	r3, [r3]
 800b8ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b8ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b8f2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b8f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	461a      	mov	r2, r3
 800b8fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b8fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b8fe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b900:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b902:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b904:	e841 2300 	strex	r3, r2, [r1]
 800b908:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b90a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d1e6      	bne.n	800b8de <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b910:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	3308      	adds	r3, #8
 800b916:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b91a:	e853 3f00 	ldrex	r3, [r3]
 800b91e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b922:	f023 0301 	bic.w	r3, r3, #1
 800b926:	667b      	str	r3, [r7, #100]	@ 0x64
 800b928:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	3308      	adds	r3, #8
 800b92e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b930:	647a      	str	r2, [r7, #68]	@ 0x44
 800b932:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b934:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b936:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b938:	e841 2300 	strex	r3, r2, [r1]
 800b93c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b93e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b940:	2b00      	cmp	r3, #0
 800b942:	d1e5      	bne.n	800b910 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b944:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	3308      	adds	r3, #8
 800b94a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b94e:	e853 3f00 	ldrex	r3, [r3]
 800b952:	623b      	str	r3, [r7, #32]
   return(result);
 800b954:	6a3b      	ldr	r3, [r7, #32]
 800b956:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b95a:	663b      	str	r3, [r7, #96]	@ 0x60
 800b95c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	3308      	adds	r3, #8
 800b962:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b964:	633a      	str	r2, [r7, #48]	@ 0x30
 800b966:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b968:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b96a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b96c:	e841 2300 	strex	r3, r2, [r1]
 800b970:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b974:	2b00      	cmp	r3, #0
 800b976:	d1e5      	bne.n	800b944 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b978:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b97a:	2220      	movs	r2, #32
 800b97c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b980:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b982:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b984:	2b01      	cmp	r3, #1
 800b986:	d118      	bne.n	800b9ba <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b988:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b98e:	693b      	ldr	r3, [r7, #16]
 800b990:	e853 3f00 	ldrex	r3, [r3]
 800b994:	60fb      	str	r3, [r7, #12]
   return(result);
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	f023 0310 	bic.w	r3, r3, #16
 800b99c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b99e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b9a6:	61fb      	str	r3, [r7, #28]
 800b9a8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9aa:	69b9      	ldr	r1, [r7, #24]
 800b9ac:	69fa      	ldr	r2, [r7, #28]
 800b9ae:	e841 2300 	strex	r3, r2, [r1]
 800b9b2:	617b      	str	r3, [r7, #20]
   return(result);
 800b9b4:	697b      	ldr	r3, [r7, #20]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d1e6      	bne.n	800b988 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b9ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9bc:	2200      	movs	r2, #0
 800b9be:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9c4:	2b01      	cmp	r3, #1
 800b9c6:	d107      	bne.n	800b9d8 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b9c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b9d2:	f7f7 fe2b 	bl	800362c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b9d6:	e002      	b.n	800b9de <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800b9d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b9da:	f7ff fa05 	bl	800ade8 <HAL_UART_RxCpltCallback>
}
 800b9de:	bf00      	nop
 800b9e0:	3770      	adds	r7, #112	@ 0x70
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}

0800b9e6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b9e6:	b580      	push	{r7, lr}
 800b9e8:	b084      	sub	sp, #16
 800b9ea:	af00      	add	r7, sp, #0
 800b9ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9f2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	2201      	movs	r2, #1
 800b9f8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b9fe:	2b01      	cmp	r3, #1
 800ba00:	d109      	bne.n	800ba16 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ba08:	085b      	lsrs	r3, r3, #1
 800ba0a:	b29b      	uxth	r3, r3
 800ba0c:	4619      	mov	r1, r3
 800ba0e:	68f8      	ldr	r0, [r7, #12]
 800ba10:	f7f7 fe0c 	bl	800362c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba14:	e002      	b.n	800ba1c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ba16:	68f8      	ldr	r0, [r7, #12]
 800ba18:	f7ff f9f0 	bl	800adfc <HAL_UART_RxHalfCpltCallback>
}
 800ba1c:	bf00      	nop
 800ba1e:	3710      	adds	r7, #16
 800ba20:	46bd      	mov	sp, r7
 800ba22:	bd80      	pop	{r7, pc}

0800ba24 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b086      	sub	sp, #24
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba30:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ba32:	697b      	ldr	r3, [r7, #20]
 800ba34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba36:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ba38:	697b      	ldr	r3, [r7, #20]
 800ba3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba3e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	689b      	ldr	r3, [r3, #8]
 800ba46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba4a:	2b80      	cmp	r3, #128	@ 0x80
 800ba4c:	d109      	bne.n	800ba62 <UART_DMAError+0x3e>
 800ba4e:	693b      	ldr	r3, [r7, #16]
 800ba50:	2b21      	cmp	r3, #33	@ 0x21
 800ba52:	d106      	bne.n	800ba62 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ba54:	697b      	ldr	r3, [r7, #20]
 800ba56:	2200      	movs	r2, #0
 800ba58:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800ba5c:	6978      	ldr	r0, [r7, #20]
 800ba5e:	f7ff fe4b 	bl	800b6f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	689b      	ldr	r3, [r3, #8]
 800ba68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba6c:	2b40      	cmp	r3, #64	@ 0x40
 800ba6e:	d109      	bne.n	800ba84 <UART_DMAError+0x60>
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	2b22      	cmp	r3, #34	@ 0x22
 800ba74:	d106      	bne.n	800ba84 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	2200      	movs	r2, #0
 800ba7a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800ba7e:	6978      	ldr	r0, [r7, #20]
 800ba80:	f7ff fe60 	bl	800b744 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba8a:	f043 0210 	orr.w	r2, r3, #16
 800ba8e:	697b      	ldr	r3, [r7, #20]
 800ba90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ba94:	6978      	ldr	r0, [r7, #20]
 800ba96:	f7ff f9bb 	bl	800ae10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ba9a:	bf00      	nop
 800ba9c:	3718      	adds	r7, #24
 800ba9e:	46bd      	mov	sp, r7
 800baa0:	bd80      	pop	{r7, pc}

0800baa2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800baa2:	b580      	push	{r7, lr}
 800baa4:	b084      	sub	sp, #16
 800baa6:	af00      	add	r7, sp, #0
 800baa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	2200      	movs	r2, #0
 800bab4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	2200      	movs	r2, #0
 800babc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f7ff f9a5 	bl	800ae10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bac6:	bf00      	nop
 800bac8:	3710      	adds	r7, #16
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}

0800bace <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bace:	b580      	push	{r7, lr}
 800bad0:	b088      	sub	sp, #32
 800bad2:	af00      	add	r7, sp, #0
 800bad4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	e853 3f00 	ldrex	r3, [r3]
 800bae2:	60bb      	str	r3, [r7, #8]
   return(result);
 800bae4:	68bb      	ldr	r3, [r7, #8]
 800bae6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800baea:	61fb      	str	r3, [r7, #28]
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	461a      	mov	r2, r3
 800baf2:	69fb      	ldr	r3, [r7, #28]
 800baf4:	61bb      	str	r3, [r7, #24]
 800baf6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baf8:	6979      	ldr	r1, [r7, #20]
 800bafa:	69ba      	ldr	r2, [r7, #24]
 800bafc:	e841 2300 	strex	r3, r2, [r1]
 800bb00:	613b      	str	r3, [r7, #16]
   return(result);
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d1e6      	bne.n	800bad6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2220      	movs	r2, #32
 800bb0c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	2200      	movs	r2, #0
 800bb12:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bb14:	6878      	ldr	r0, [r7, #4]
 800bb16:	f7f6 f9e3 	bl	8001ee0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb1a:	bf00      	nop
 800bb1c:	3720      	adds	r7, #32
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bd80      	pop	{r7, pc}

0800bb22 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bb22:	b580      	push	{r7, lr}
 800bb24:	b08c      	sub	sp, #48	@ 0x30
 800bb26:	af00      	add	r7, sp, #0
 800bb28:	60f8      	str	r0, [r7, #12]
 800bb2a:	60b9      	str	r1, [r7, #8]
 800bb2c:	4613      	mov	r3, r2
 800bb2e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bb30:	68fb      	ldr	r3, [r7, #12]
 800bb32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb36:	2b20      	cmp	r3, #32
 800bb38:	d142      	bne.n	800bbc0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d002      	beq.n	800bb46 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800bb40:	88fb      	ldrh	r3, [r7, #6]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d101      	bne.n	800bb4a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800bb46:	2301      	movs	r3, #1
 800bb48:	e03b      	b.n	800bbc2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2201      	movs	r2, #1
 800bb4e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	2200      	movs	r2, #0
 800bb54:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800bb56:	88fb      	ldrh	r3, [r7, #6]
 800bb58:	461a      	mov	r2, r3
 800bb5a:	68b9      	ldr	r1, [r7, #8]
 800bb5c:	68f8      	ldr	r0, [r7, #12]
 800bb5e:	f7ff fd2b 	bl	800b5b8 <UART_Start_Receive_DMA>
 800bb62:	4603      	mov	r3, r0
 800bb64:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800bb68:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d124      	bne.n	800bbba <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb74:	2b01      	cmp	r3, #1
 800bb76:	d11d      	bne.n	800bbb4 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	2210      	movs	r2, #16
 800bb7e:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb86:	69bb      	ldr	r3, [r7, #24]
 800bb88:	e853 3f00 	ldrex	r3, [r3]
 800bb8c:	617b      	str	r3, [r7, #20]
   return(result);
 800bb8e:	697b      	ldr	r3, [r7, #20]
 800bb90:	f043 0310 	orr.w	r3, r3, #16
 800bb94:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb9e:	627b      	str	r3, [r7, #36]	@ 0x24
 800bba0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bba2:	6a39      	ldr	r1, [r7, #32]
 800bba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bba6:	e841 2300 	strex	r3, r2, [r1]
 800bbaa:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbac:	69fb      	ldr	r3, [r7, #28]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d1e6      	bne.n	800bb80 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800bbb2:	e002      	b.n	800bbba <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800bbb4:	2301      	movs	r3, #1
 800bbb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800bbba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bbbe:	e000      	b.n	800bbc2 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800bbc0:	2302      	movs	r3, #2
  }
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3730      	adds	r7, #48	@ 0x30
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}

0800bbca <atoi>:
 800bbca:	220a      	movs	r2, #10
 800bbcc:	2100      	movs	r1, #0
 800bbce:	f000 b87d 	b.w	800bccc <strtol>
	...

0800bbd4 <_strtol_l.constprop.0>:
 800bbd4:	2b24      	cmp	r3, #36	@ 0x24
 800bbd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbda:	4686      	mov	lr, r0
 800bbdc:	4690      	mov	r8, r2
 800bbde:	d801      	bhi.n	800bbe4 <_strtol_l.constprop.0+0x10>
 800bbe0:	2b01      	cmp	r3, #1
 800bbe2:	d106      	bne.n	800bbf2 <_strtol_l.constprop.0+0x1e>
 800bbe4:	f001 f872 	bl	800cccc <__errno>
 800bbe8:	2316      	movs	r3, #22
 800bbea:	6003      	str	r3, [r0, #0]
 800bbec:	2000      	movs	r0, #0
 800bbee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbf2:	4834      	ldr	r0, [pc, #208]	@ (800bcc4 <_strtol_l.constprop.0+0xf0>)
 800bbf4:	460d      	mov	r5, r1
 800bbf6:	462a      	mov	r2, r5
 800bbf8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bbfc:	5d06      	ldrb	r6, [r0, r4]
 800bbfe:	f016 0608 	ands.w	r6, r6, #8
 800bc02:	d1f8      	bne.n	800bbf6 <_strtol_l.constprop.0+0x22>
 800bc04:	2c2d      	cmp	r4, #45	@ 0x2d
 800bc06:	d12d      	bne.n	800bc64 <_strtol_l.constprop.0+0x90>
 800bc08:	782c      	ldrb	r4, [r5, #0]
 800bc0a:	2601      	movs	r6, #1
 800bc0c:	1c95      	adds	r5, r2, #2
 800bc0e:	f033 0210 	bics.w	r2, r3, #16
 800bc12:	d109      	bne.n	800bc28 <_strtol_l.constprop.0+0x54>
 800bc14:	2c30      	cmp	r4, #48	@ 0x30
 800bc16:	d12a      	bne.n	800bc6e <_strtol_l.constprop.0+0x9a>
 800bc18:	782a      	ldrb	r2, [r5, #0]
 800bc1a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bc1e:	2a58      	cmp	r2, #88	@ 0x58
 800bc20:	d125      	bne.n	800bc6e <_strtol_l.constprop.0+0x9a>
 800bc22:	786c      	ldrb	r4, [r5, #1]
 800bc24:	2310      	movs	r3, #16
 800bc26:	3502      	adds	r5, #2
 800bc28:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bc2c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bc30:	2200      	movs	r2, #0
 800bc32:	fbbc f9f3 	udiv	r9, ip, r3
 800bc36:	4610      	mov	r0, r2
 800bc38:	fb03 ca19 	mls	sl, r3, r9, ip
 800bc3c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bc40:	2f09      	cmp	r7, #9
 800bc42:	d81b      	bhi.n	800bc7c <_strtol_l.constprop.0+0xa8>
 800bc44:	463c      	mov	r4, r7
 800bc46:	42a3      	cmp	r3, r4
 800bc48:	dd27      	ble.n	800bc9a <_strtol_l.constprop.0+0xc6>
 800bc4a:	1c57      	adds	r7, r2, #1
 800bc4c:	d007      	beq.n	800bc5e <_strtol_l.constprop.0+0x8a>
 800bc4e:	4581      	cmp	r9, r0
 800bc50:	d320      	bcc.n	800bc94 <_strtol_l.constprop.0+0xc0>
 800bc52:	d101      	bne.n	800bc58 <_strtol_l.constprop.0+0x84>
 800bc54:	45a2      	cmp	sl, r4
 800bc56:	db1d      	blt.n	800bc94 <_strtol_l.constprop.0+0xc0>
 800bc58:	fb00 4003 	mla	r0, r0, r3, r4
 800bc5c:	2201      	movs	r2, #1
 800bc5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc62:	e7eb      	b.n	800bc3c <_strtol_l.constprop.0+0x68>
 800bc64:	2c2b      	cmp	r4, #43	@ 0x2b
 800bc66:	bf04      	itt	eq
 800bc68:	782c      	ldrbeq	r4, [r5, #0]
 800bc6a:	1c95      	addeq	r5, r2, #2
 800bc6c:	e7cf      	b.n	800bc0e <_strtol_l.constprop.0+0x3a>
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d1da      	bne.n	800bc28 <_strtol_l.constprop.0+0x54>
 800bc72:	2c30      	cmp	r4, #48	@ 0x30
 800bc74:	bf0c      	ite	eq
 800bc76:	2308      	moveq	r3, #8
 800bc78:	230a      	movne	r3, #10
 800bc7a:	e7d5      	b.n	800bc28 <_strtol_l.constprop.0+0x54>
 800bc7c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bc80:	2f19      	cmp	r7, #25
 800bc82:	d801      	bhi.n	800bc88 <_strtol_l.constprop.0+0xb4>
 800bc84:	3c37      	subs	r4, #55	@ 0x37
 800bc86:	e7de      	b.n	800bc46 <_strtol_l.constprop.0+0x72>
 800bc88:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bc8c:	2f19      	cmp	r7, #25
 800bc8e:	d804      	bhi.n	800bc9a <_strtol_l.constprop.0+0xc6>
 800bc90:	3c57      	subs	r4, #87	@ 0x57
 800bc92:	e7d8      	b.n	800bc46 <_strtol_l.constprop.0+0x72>
 800bc94:	f04f 32ff 	mov.w	r2, #4294967295
 800bc98:	e7e1      	b.n	800bc5e <_strtol_l.constprop.0+0x8a>
 800bc9a:	1c53      	adds	r3, r2, #1
 800bc9c:	d108      	bne.n	800bcb0 <_strtol_l.constprop.0+0xdc>
 800bc9e:	2322      	movs	r3, #34	@ 0x22
 800bca0:	f8ce 3000 	str.w	r3, [lr]
 800bca4:	4660      	mov	r0, ip
 800bca6:	f1b8 0f00 	cmp.w	r8, #0
 800bcaa:	d0a0      	beq.n	800bbee <_strtol_l.constprop.0+0x1a>
 800bcac:	1e69      	subs	r1, r5, #1
 800bcae:	e006      	b.n	800bcbe <_strtol_l.constprop.0+0xea>
 800bcb0:	b106      	cbz	r6, 800bcb4 <_strtol_l.constprop.0+0xe0>
 800bcb2:	4240      	negs	r0, r0
 800bcb4:	f1b8 0f00 	cmp.w	r8, #0
 800bcb8:	d099      	beq.n	800bbee <_strtol_l.constprop.0+0x1a>
 800bcba:	2a00      	cmp	r2, #0
 800bcbc:	d1f6      	bne.n	800bcac <_strtol_l.constprop.0+0xd8>
 800bcbe:	f8c8 1000 	str.w	r1, [r8]
 800bcc2:	e794      	b.n	800bbee <_strtol_l.constprop.0+0x1a>
 800bcc4:	08010c75 	.word	0x08010c75

0800bcc8 <_strtol_r>:
 800bcc8:	f7ff bf84 	b.w	800bbd4 <_strtol_l.constprop.0>

0800bccc <strtol>:
 800bccc:	4613      	mov	r3, r2
 800bcce:	460a      	mov	r2, r1
 800bcd0:	4601      	mov	r1, r0
 800bcd2:	4802      	ldr	r0, [pc, #8]	@ (800bcdc <strtol+0x10>)
 800bcd4:	6800      	ldr	r0, [r0, #0]
 800bcd6:	f7ff bf7d 	b.w	800bbd4 <_strtol_l.constprop.0>
 800bcda:	bf00      	nop
 800bcdc:	200000e8 	.word	0x200000e8

0800bce0 <__cvt>:
 800bce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bce4:	ec57 6b10 	vmov	r6, r7, d0
 800bce8:	2f00      	cmp	r7, #0
 800bcea:	460c      	mov	r4, r1
 800bcec:	4619      	mov	r1, r3
 800bcee:	463b      	mov	r3, r7
 800bcf0:	bfbb      	ittet	lt
 800bcf2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bcf6:	461f      	movlt	r7, r3
 800bcf8:	2300      	movge	r3, #0
 800bcfa:	232d      	movlt	r3, #45	@ 0x2d
 800bcfc:	700b      	strb	r3, [r1, #0]
 800bcfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd00:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bd04:	4691      	mov	r9, r2
 800bd06:	f023 0820 	bic.w	r8, r3, #32
 800bd0a:	bfbc      	itt	lt
 800bd0c:	4632      	movlt	r2, r6
 800bd0e:	4616      	movlt	r6, r2
 800bd10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bd14:	d005      	beq.n	800bd22 <__cvt+0x42>
 800bd16:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bd1a:	d100      	bne.n	800bd1e <__cvt+0x3e>
 800bd1c:	3401      	adds	r4, #1
 800bd1e:	2102      	movs	r1, #2
 800bd20:	e000      	b.n	800bd24 <__cvt+0x44>
 800bd22:	2103      	movs	r1, #3
 800bd24:	ab03      	add	r3, sp, #12
 800bd26:	9301      	str	r3, [sp, #4]
 800bd28:	ab02      	add	r3, sp, #8
 800bd2a:	9300      	str	r3, [sp, #0]
 800bd2c:	ec47 6b10 	vmov	d0, r6, r7
 800bd30:	4653      	mov	r3, sl
 800bd32:	4622      	mov	r2, r4
 800bd34:	f001 f888 	bl	800ce48 <_dtoa_r>
 800bd38:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bd3c:	4605      	mov	r5, r0
 800bd3e:	d119      	bne.n	800bd74 <__cvt+0x94>
 800bd40:	f019 0f01 	tst.w	r9, #1
 800bd44:	d00e      	beq.n	800bd64 <__cvt+0x84>
 800bd46:	eb00 0904 	add.w	r9, r0, r4
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	4630      	mov	r0, r6
 800bd50:	4639      	mov	r1, r7
 800bd52:	f7f4 fed9 	bl	8000b08 <__aeabi_dcmpeq>
 800bd56:	b108      	cbz	r0, 800bd5c <__cvt+0x7c>
 800bd58:	f8cd 900c 	str.w	r9, [sp, #12]
 800bd5c:	2230      	movs	r2, #48	@ 0x30
 800bd5e:	9b03      	ldr	r3, [sp, #12]
 800bd60:	454b      	cmp	r3, r9
 800bd62:	d31e      	bcc.n	800bda2 <__cvt+0xc2>
 800bd64:	9b03      	ldr	r3, [sp, #12]
 800bd66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd68:	1b5b      	subs	r3, r3, r5
 800bd6a:	4628      	mov	r0, r5
 800bd6c:	6013      	str	r3, [r2, #0]
 800bd6e:	b004      	add	sp, #16
 800bd70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bd78:	eb00 0904 	add.w	r9, r0, r4
 800bd7c:	d1e5      	bne.n	800bd4a <__cvt+0x6a>
 800bd7e:	7803      	ldrb	r3, [r0, #0]
 800bd80:	2b30      	cmp	r3, #48	@ 0x30
 800bd82:	d10a      	bne.n	800bd9a <__cvt+0xba>
 800bd84:	2200      	movs	r2, #0
 800bd86:	2300      	movs	r3, #0
 800bd88:	4630      	mov	r0, r6
 800bd8a:	4639      	mov	r1, r7
 800bd8c:	f7f4 febc 	bl	8000b08 <__aeabi_dcmpeq>
 800bd90:	b918      	cbnz	r0, 800bd9a <__cvt+0xba>
 800bd92:	f1c4 0401 	rsb	r4, r4, #1
 800bd96:	f8ca 4000 	str.w	r4, [sl]
 800bd9a:	f8da 3000 	ldr.w	r3, [sl]
 800bd9e:	4499      	add	r9, r3
 800bda0:	e7d3      	b.n	800bd4a <__cvt+0x6a>
 800bda2:	1c59      	adds	r1, r3, #1
 800bda4:	9103      	str	r1, [sp, #12]
 800bda6:	701a      	strb	r2, [r3, #0]
 800bda8:	e7d9      	b.n	800bd5e <__cvt+0x7e>

0800bdaa <__exponent>:
 800bdaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdac:	2900      	cmp	r1, #0
 800bdae:	bfba      	itte	lt
 800bdb0:	4249      	neglt	r1, r1
 800bdb2:	232d      	movlt	r3, #45	@ 0x2d
 800bdb4:	232b      	movge	r3, #43	@ 0x2b
 800bdb6:	2909      	cmp	r1, #9
 800bdb8:	7002      	strb	r2, [r0, #0]
 800bdba:	7043      	strb	r3, [r0, #1]
 800bdbc:	dd29      	ble.n	800be12 <__exponent+0x68>
 800bdbe:	f10d 0307 	add.w	r3, sp, #7
 800bdc2:	461d      	mov	r5, r3
 800bdc4:	270a      	movs	r7, #10
 800bdc6:	461a      	mov	r2, r3
 800bdc8:	fbb1 f6f7 	udiv	r6, r1, r7
 800bdcc:	fb07 1416 	mls	r4, r7, r6, r1
 800bdd0:	3430      	adds	r4, #48	@ 0x30
 800bdd2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800bdd6:	460c      	mov	r4, r1
 800bdd8:	2c63      	cmp	r4, #99	@ 0x63
 800bdda:	f103 33ff 	add.w	r3, r3, #4294967295
 800bdde:	4631      	mov	r1, r6
 800bde0:	dcf1      	bgt.n	800bdc6 <__exponent+0x1c>
 800bde2:	3130      	adds	r1, #48	@ 0x30
 800bde4:	1e94      	subs	r4, r2, #2
 800bde6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800bdea:	1c41      	adds	r1, r0, #1
 800bdec:	4623      	mov	r3, r4
 800bdee:	42ab      	cmp	r3, r5
 800bdf0:	d30a      	bcc.n	800be08 <__exponent+0x5e>
 800bdf2:	f10d 0309 	add.w	r3, sp, #9
 800bdf6:	1a9b      	subs	r3, r3, r2
 800bdf8:	42ac      	cmp	r4, r5
 800bdfa:	bf88      	it	hi
 800bdfc:	2300      	movhi	r3, #0
 800bdfe:	3302      	adds	r3, #2
 800be00:	4403      	add	r3, r0
 800be02:	1a18      	subs	r0, r3, r0
 800be04:	b003      	add	sp, #12
 800be06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be08:	f813 6b01 	ldrb.w	r6, [r3], #1
 800be0c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800be10:	e7ed      	b.n	800bdee <__exponent+0x44>
 800be12:	2330      	movs	r3, #48	@ 0x30
 800be14:	3130      	adds	r1, #48	@ 0x30
 800be16:	7083      	strb	r3, [r0, #2]
 800be18:	70c1      	strb	r1, [r0, #3]
 800be1a:	1d03      	adds	r3, r0, #4
 800be1c:	e7f1      	b.n	800be02 <__exponent+0x58>
	...

0800be20 <_printf_float>:
 800be20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be24:	b08d      	sub	sp, #52	@ 0x34
 800be26:	460c      	mov	r4, r1
 800be28:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800be2c:	4616      	mov	r6, r2
 800be2e:	461f      	mov	r7, r3
 800be30:	4605      	mov	r5, r0
 800be32:	f000 ff01 	bl	800cc38 <_localeconv_r>
 800be36:	6803      	ldr	r3, [r0, #0]
 800be38:	9304      	str	r3, [sp, #16]
 800be3a:	4618      	mov	r0, r3
 800be3c:	f7f4 fa38 	bl	80002b0 <strlen>
 800be40:	2300      	movs	r3, #0
 800be42:	930a      	str	r3, [sp, #40]	@ 0x28
 800be44:	f8d8 3000 	ldr.w	r3, [r8]
 800be48:	9005      	str	r0, [sp, #20]
 800be4a:	3307      	adds	r3, #7
 800be4c:	f023 0307 	bic.w	r3, r3, #7
 800be50:	f103 0208 	add.w	r2, r3, #8
 800be54:	f894 a018 	ldrb.w	sl, [r4, #24]
 800be58:	f8d4 b000 	ldr.w	fp, [r4]
 800be5c:	f8c8 2000 	str.w	r2, [r8]
 800be60:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be64:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800be68:	9307      	str	r3, [sp, #28]
 800be6a:	f8cd 8018 	str.w	r8, [sp, #24]
 800be6e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800be72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be76:	4b9c      	ldr	r3, [pc, #624]	@ (800c0e8 <_printf_float+0x2c8>)
 800be78:	f04f 32ff 	mov.w	r2, #4294967295
 800be7c:	f7f4 fe76 	bl	8000b6c <__aeabi_dcmpun>
 800be80:	bb70      	cbnz	r0, 800bee0 <_printf_float+0xc0>
 800be82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800be86:	4b98      	ldr	r3, [pc, #608]	@ (800c0e8 <_printf_float+0x2c8>)
 800be88:	f04f 32ff 	mov.w	r2, #4294967295
 800be8c:	f7f4 fe50 	bl	8000b30 <__aeabi_dcmple>
 800be90:	bb30      	cbnz	r0, 800bee0 <_printf_float+0xc0>
 800be92:	2200      	movs	r2, #0
 800be94:	2300      	movs	r3, #0
 800be96:	4640      	mov	r0, r8
 800be98:	4649      	mov	r1, r9
 800be9a:	f7f4 fe3f 	bl	8000b1c <__aeabi_dcmplt>
 800be9e:	b110      	cbz	r0, 800bea6 <_printf_float+0x86>
 800bea0:	232d      	movs	r3, #45	@ 0x2d
 800bea2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bea6:	4a91      	ldr	r2, [pc, #580]	@ (800c0ec <_printf_float+0x2cc>)
 800bea8:	4b91      	ldr	r3, [pc, #580]	@ (800c0f0 <_printf_float+0x2d0>)
 800beaa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800beae:	bf94      	ite	ls
 800beb0:	4690      	movls	r8, r2
 800beb2:	4698      	movhi	r8, r3
 800beb4:	2303      	movs	r3, #3
 800beb6:	6123      	str	r3, [r4, #16]
 800beb8:	f02b 0304 	bic.w	r3, fp, #4
 800bebc:	6023      	str	r3, [r4, #0]
 800bebe:	f04f 0900 	mov.w	r9, #0
 800bec2:	9700      	str	r7, [sp, #0]
 800bec4:	4633      	mov	r3, r6
 800bec6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bec8:	4621      	mov	r1, r4
 800beca:	4628      	mov	r0, r5
 800becc:	f000 f9d2 	bl	800c274 <_printf_common>
 800bed0:	3001      	adds	r0, #1
 800bed2:	f040 808d 	bne.w	800bff0 <_printf_float+0x1d0>
 800bed6:	f04f 30ff 	mov.w	r0, #4294967295
 800beda:	b00d      	add	sp, #52	@ 0x34
 800bedc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bee0:	4642      	mov	r2, r8
 800bee2:	464b      	mov	r3, r9
 800bee4:	4640      	mov	r0, r8
 800bee6:	4649      	mov	r1, r9
 800bee8:	f7f4 fe40 	bl	8000b6c <__aeabi_dcmpun>
 800beec:	b140      	cbz	r0, 800bf00 <_printf_float+0xe0>
 800beee:	464b      	mov	r3, r9
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	bfbc      	itt	lt
 800bef4:	232d      	movlt	r3, #45	@ 0x2d
 800bef6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800befa:	4a7e      	ldr	r2, [pc, #504]	@ (800c0f4 <_printf_float+0x2d4>)
 800befc:	4b7e      	ldr	r3, [pc, #504]	@ (800c0f8 <_printf_float+0x2d8>)
 800befe:	e7d4      	b.n	800beaa <_printf_float+0x8a>
 800bf00:	6863      	ldr	r3, [r4, #4]
 800bf02:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bf06:	9206      	str	r2, [sp, #24]
 800bf08:	1c5a      	adds	r2, r3, #1
 800bf0a:	d13b      	bne.n	800bf84 <_printf_float+0x164>
 800bf0c:	2306      	movs	r3, #6
 800bf0e:	6063      	str	r3, [r4, #4]
 800bf10:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bf14:	2300      	movs	r3, #0
 800bf16:	6022      	str	r2, [r4, #0]
 800bf18:	9303      	str	r3, [sp, #12]
 800bf1a:	ab0a      	add	r3, sp, #40	@ 0x28
 800bf1c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bf20:	ab09      	add	r3, sp, #36	@ 0x24
 800bf22:	9300      	str	r3, [sp, #0]
 800bf24:	6861      	ldr	r1, [r4, #4]
 800bf26:	ec49 8b10 	vmov	d0, r8, r9
 800bf2a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bf2e:	4628      	mov	r0, r5
 800bf30:	f7ff fed6 	bl	800bce0 <__cvt>
 800bf34:	9b06      	ldr	r3, [sp, #24]
 800bf36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf38:	2b47      	cmp	r3, #71	@ 0x47
 800bf3a:	4680      	mov	r8, r0
 800bf3c:	d129      	bne.n	800bf92 <_printf_float+0x172>
 800bf3e:	1cc8      	adds	r0, r1, #3
 800bf40:	db02      	blt.n	800bf48 <_printf_float+0x128>
 800bf42:	6863      	ldr	r3, [r4, #4]
 800bf44:	4299      	cmp	r1, r3
 800bf46:	dd41      	ble.n	800bfcc <_printf_float+0x1ac>
 800bf48:	f1aa 0a02 	sub.w	sl, sl, #2
 800bf4c:	fa5f fa8a 	uxtb.w	sl, sl
 800bf50:	3901      	subs	r1, #1
 800bf52:	4652      	mov	r2, sl
 800bf54:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bf58:	9109      	str	r1, [sp, #36]	@ 0x24
 800bf5a:	f7ff ff26 	bl	800bdaa <__exponent>
 800bf5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bf60:	1813      	adds	r3, r2, r0
 800bf62:	2a01      	cmp	r2, #1
 800bf64:	4681      	mov	r9, r0
 800bf66:	6123      	str	r3, [r4, #16]
 800bf68:	dc02      	bgt.n	800bf70 <_printf_float+0x150>
 800bf6a:	6822      	ldr	r2, [r4, #0]
 800bf6c:	07d2      	lsls	r2, r2, #31
 800bf6e:	d501      	bpl.n	800bf74 <_printf_float+0x154>
 800bf70:	3301      	adds	r3, #1
 800bf72:	6123      	str	r3, [r4, #16]
 800bf74:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d0a2      	beq.n	800bec2 <_printf_float+0xa2>
 800bf7c:	232d      	movs	r3, #45	@ 0x2d
 800bf7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bf82:	e79e      	b.n	800bec2 <_printf_float+0xa2>
 800bf84:	9a06      	ldr	r2, [sp, #24]
 800bf86:	2a47      	cmp	r2, #71	@ 0x47
 800bf88:	d1c2      	bne.n	800bf10 <_printf_float+0xf0>
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d1c0      	bne.n	800bf10 <_printf_float+0xf0>
 800bf8e:	2301      	movs	r3, #1
 800bf90:	e7bd      	b.n	800bf0e <_printf_float+0xee>
 800bf92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bf96:	d9db      	bls.n	800bf50 <_printf_float+0x130>
 800bf98:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bf9c:	d118      	bne.n	800bfd0 <_printf_float+0x1b0>
 800bf9e:	2900      	cmp	r1, #0
 800bfa0:	6863      	ldr	r3, [r4, #4]
 800bfa2:	dd0b      	ble.n	800bfbc <_printf_float+0x19c>
 800bfa4:	6121      	str	r1, [r4, #16]
 800bfa6:	b913      	cbnz	r3, 800bfae <_printf_float+0x18e>
 800bfa8:	6822      	ldr	r2, [r4, #0]
 800bfaa:	07d0      	lsls	r0, r2, #31
 800bfac:	d502      	bpl.n	800bfb4 <_printf_float+0x194>
 800bfae:	3301      	adds	r3, #1
 800bfb0:	440b      	add	r3, r1
 800bfb2:	6123      	str	r3, [r4, #16]
 800bfb4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bfb6:	f04f 0900 	mov.w	r9, #0
 800bfba:	e7db      	b.n	800bf74 <_printf_float+0x154>
 800bfbc:	b913      	cbnz	r3, 800bfc4 <_printf_float+0x1a4>
 800bfbe:	6822      	ldr	r2, [r4, #0]
 800bfc0:	07d2      	lsls	r2, r2, #31
 800bfc2:	d501      	bpl.n	800bfc8 <_printf_float+0x1a8>
 800bfc4:	3302      	adds	r3, #2
 800bfc6:	e7f4      	b.n	800bfb2 <_printf_float+0x192>
 800bfc8:	2301      	movs	r3, #1
 800bfca:	e7f2      	b.n	800bfb2 <_printf_float+0x192>
 800bfcc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bfd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bfd2:	4299      	cmp	r1, r3
 800bfd4:	db05      	blt.n	800bfe2 <_printf_float+0x1c2>
 800bfd6:	6823      	ldr	r3, [r4, #0]
 800bfd8:	6121      	str	r1, [r4, #16]
 800bfda:	07d8      	lsls	r0, r3, #31
 800bfdc:	d5ea      	bpl.n	800bfb4 <_printf_float+0x194>
 800bfde:	1c4b      	adds	r3, r1, #1
 800bfe0:	e7e7      	b.n	800bfb2 <_printf_float+0x192>
 800bfe2:	2900      	cmp	r1, #0
 800bfe4:	bfd4      	ite	le
 800bfe6:	f1c1 0202 	rsble	r2, r1, #2
 800bfea:	2201      	movgt	r2, #1
 800bfec:	4413      	add	r3, r2
 800bfee:	e7e0      	b.n	800bfb2 <_printf_float+0x192>
 800bff0:	6823      	ldr	r3, [r4, #0]
 800bff2:	055a      	lsls	r2, r3, #21
 800bff4:	d407      	bmi.n	800c006 <_printf_float+0x1e6>
 800bff6:	6923      	ldr	r3, [r4, #16]
 800bff8:	4642      	mov	r2, r8
 800bffa:	4631      	mov	r1, r6
 800bffc:	4628      	mov	r0, r5
 800bffe:	47b8      	blx	r7
 800c000:	3001      	adds	r0, #1
 800c002:	d12b      	bne.n	800c05c <_printf_float+0x23c>
 800c004:	e767      	b.n	800bed6 <_printf_float+0xb6>
 800c006:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c00a:	f240 80dd 	bls.w	800c1c8 <_printf_float+0x3a8>
 800c00e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c012:	2200      	movs	r2, #0
 800c014:	2300      	movs	r3, #0
 800c016:	f7f4 fd77 	bl	8000b08 <__aeabi_dcmpeq>
 800c01a:	2800      	cmp	r0, #0
 800c01c:	d033      	beq.n	800c086 <_printf_float+0x266>
 800c01e:	4a37      	ldr	r2, [pc, #220]	@ (800c0fc <_printf_float+0x2dc>)
 800c020:	2301      	movs	r3, #1
 800c022:	4631      	mov	r1, r6
 800c024:	4628      	mov	r0, r5
 800c026:	47b8      	blx	r7
 800c028:	3001      	adds	r0, #1
 800c02a:	f43f af54 	beq.w	800bed6 <_printf_float+0xb6>
 800c02e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c032:	4543      	cmp	r3, r8
 800c034:	db02      	blt.n	800c03c <_printf_float+0x21c>
 800c036:	6823      	ldr	r3, [r4, #0]
 800c038:	07d8      	lsls	r0, r3, #31
 800c03a:	d50f      	bpl.n	800c05c <_printf_float+0x23c>
 800c03c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c040:	4631      	mov	r1, r6
 800c042:	4628      	mov	r0, r5
 800c044:	47b8      	blx	r7
 800c046:	3001      	adds	r0, #1
 800c048:	f43f af45 	beq.w	800bed6 <_printf_float+0xb6>
 800c04c:	f04f 0900 	mov.w	r9, #0
 800c050:	f108 38ff 	add.w	r8, r8, #4294967295
 800c054:	f104 0a1a 	add.w	sl, r4, #26
 800c058:	45c8      	cmp	r8, r9
 800c05a:	dc09      	bgt.n	800c070 <_printf_float+0x250>
 800c05c:	6823      	ldr	r3, [r4, #0]
 800c05e:	079b      	lsls	r3, r3, #30
 800c060:	f100 8103 	bmi.w	800c26a <_printf_float+0x44a>
 800c064:	68e0      	ldr	r0, [r4, #12]
 800c066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c068:	4298      	cmp	r0, r3
 800c06a:	bfb8      	it	lt
 800c06c:	4618      	movlt	r0, r3
 800c06e:	e734      	b.n	800beda <_printf_float+0xba>
 800c070:	2301      	movs	r3, #1
 800c072:	4652      	mov	r2, sl
 800c074:	4631      	mov	r1, r6
 800c076:	4628      	mov	r0, r5
 800c078:	47b8      	blx	r7
 800c07a:	3001      	adds	r0, #1
 800c07c:	f43f af2b 	beq.w	800bed6 <_printf_float+0xb6>
 800c080:	f109 0901 	add.w	r9, r9, #1
 800c084:	e7e8      	b.n	800c058 <_printf_float+0x238>
 800c086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c088:	2b00      	cmp	r3, #0
 800c08a:	dc39      	bgt.n	800c100 <_printf_float+0x2e0>
 800c08c:	4a1b      	ldr	r2, [pc, #108]	@ (800c0fc <_printf_float+0x2dc>)
 800c08e:	2301      	movs	r3, #1
 800c090:	4631      	mov	r1, r6
 800c092:	4628      	mov	r0, r5
 800c094:	47b8      	blx	r7
 800c096:	3001      	adds	r0, #1
 800c098:	f43f af1d 	beq.w	800bed6 <_printf_float+0xb6>
 800c09c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c0a0:	ea59 0303 	orrs.w	r3, r9, r3
 800c0a4:	d102      	bne.n	800c0ac <_printf_float+0x28c>
 800c0a6:	6823      	ldr	r3, [r4, #0]
 800c0a8:	07d9      	lsls	r1, r3, #31
 800c0aa:	d5d7      	bpl.n	800c05c <_printf_float+0x23c>
 800c0ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0b0:	4631      	mov	r1, r6
 800c0b2:	4628      	mov	r0, r5
 800c0b4:	47b8      	blx	r7
 800c0b6:	3001      	adds	r0, #1
 800c0b8:	f43f af0d 	beq.w	800bed6 <_printf_float+0xb6>
 800c0bc:	f04f 0a00 	mov.w	sl, #0
 800c0c0:	f104 0b1a 	add.w	fp, r4, #26
 800c0c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0c6:	425b      	negs	r3, r3
 800c0c8:	4553      	cmp	r3, sl
 800c0ca:	dc01      	bgt.n	800c0d0 <_printf_float+0x2b0>
 800c0cc:	464b      	mov	r3, r9
 800c0ce:	e793      	b.n	800bff8 <_printf_float+0x1d8>
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	465a      	mov	r2, fp
 800c0d4:	4631      	mov	r1, r6
 800c0d6:	4628      	mov	r0, r5
 800c0d8:	47b8      	blx	r7
 800c0da:	3001      	adds	r0, #1
 800c0dc:	f43f aefb 	beq.w	800bed6 <_printf_float+0xb6>
 800c0e0:	f10a 0a01 	add.w	sl, sl, #1
 800c0e4:	e7ee      	b.n	800c0c4 <_printf_float+0x2a4>
 800c0e6:	bf00      	nop
 800c0e8:	7fefffff 	.word	0x7fefffff
 800c0ec:	08010d75 	.word	0x08010d75
 800c0f0:	08010d79 	.word	0x08010d79
 800c0f4:	08010d7d 	.word	0x08010d7d
 800c0f8:	08010d81 	.word	0x08010d81
 800c0fc:	08010d85 	.word	0x08010d85
 800c100:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c102:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c106:	4553      	cmp	r3, sl
 800c108:	bfa8      	it	ge
 800c10a:	4653      	movge	r3, sl
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	4699      	mov	r9, r3
 800c110:	dc36      	bgt.n	800c180 <_printf_float+0x360>
 800c112:	f04f 0b00 	mov.w	fp, #0
 800c116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c11a:	f104 021a 	add.w	r2, r4, #26
 800c11e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c120:	9306      	str	r3, [sp, #24]
 800c122:	eba3 0309 	sub.w	r3, r3, r9
 800c126:	455b      	cmp	r3, fp
 800c128:	dc31      	bgt.n	800c18e <_printf_float+0x36e>
 800c12a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c12c:	459a      	cmp	sl, r3
 800c12e:	dc3a      	bgt.n	800c1a6 <_printf_float+0x386>
 800c130:	6823      	ldr	r3, [r4, #0]
 800c132:	07da      	lsls	r2, r3, #31
 800c134:	d437      	bmi.n	800c1a6 <_printf_float+0x386>
 800c136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c138:	ebaa 0903 	sub.w	r9, sl, r3
 800c13c:	9b06      	ldr	r3, [sp, #24]
 800c13e:	ebaa 0303 	sub.w	r3, sl, r3
 800c142:	4599      	cmp	r9, r3
 800c144:	bfa8      	it	ge
 800c146:	4699      	movge	r9, r3
 800c148:	f1b9 0f00 	cmp.w	r9, #0
 800c14c:	dc33      	bgt.n	800c1b6 <_printf_float+0x396>
 800c14e:	f04f 0800 	mov.w	r8, #0
 800c152:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c156:	f104 0b1a 	add.w	fp, r4, #26
 800c15a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c15c:	ebaa 0303 	sub.w	r3, sl, r3
 800c160:	eba3 0309 	sub.w	r3, r3, r9
 800c164:	4543      	cmp	r3, r8
 800c166:	f77f af79 	ble.w	800c05c <_printf_float+0x23c>
 800c16a:	2301      	movs	r3, #1
 800c16c:	465a      	mov	r2, fp
 800c16e:	4631      	mov	r1, r6
 800c170:	4628      	mov	r0, r5
 800c172:	47b8      	blx	r7
 800c174:	3001      	adds	r0, #1
 800c176:	f43f aeae 	beq.w	800bed6 <_printf_float+0xb6>
 800c17a:	f108 0801 	add.w	r8, r8, #1
 800c17e:	e7ec      	b.n	800c15a <_printf_float+0x33a>
 800c180:	4642      	mov	r2, r8
 800c182:	4631      	mov	r1, r6
 800c184:	4628      	mov	r0, r5
 800c186:	47b8      	blx	r7
 800c188:	3001      	adds	r0, #1
 800c18a:	d1c2      	bne.n	800c112 <_printf_float+0x2f2>
 800c18c:	e6a3      	b.n	800bed6 <_printf_float+0xb6>
 800c18e:	2301      	movs	r3, #1
 800c190:	4631      	mov	r1, r6
 800c192:	4628      	mov	r0, r5
 800c194:	9206      	str	r2, [sp, #24]
 800c196:	47b8      	blx	r7
 800c198:	3001      	adds	r0, #1
 800c19a:	f43f ae9c 	beq.w	800bed6 <_printf_float+0xb6>
 800c19e:	9a06      	ldr	r2, [sp, #24]
 800c1a0:	f10b 0b01 	add.w	fp, fp, #1
 800c1a4:	e7bb      	b.n	800c11e <_printf_float+0x2fe>
 800c1a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1aa:	4631      	mov	r1, r6
 800c1ac:	4628      	mov	r0, r5
 800c1ae:	47b8      	blx	r7
 800c1b0:	3001      	adds	r0, #1
 800c1b2:	d1c0      	bne.n	800c136 <_printf_float+0x316>
 800c1b4:	e68f      	b.n	800bed6 <_printf_float+0xb6>
 800c1b6:	9a06      	ldr	r2, [sp, #24]
 800c1b8:	464b      	mov	r3, r9
 800c1ba:	4442      	add	r2, r8
 800c1bc:	4631      	mov	r1, r6
 800c1be:	4628      	mov	r0, r5
 800c1c0:	47b8      	blx	r7
 800c1c2:	3001      	adds	r0, #1
 800c1c4:	d1c3      	bne.n	800c14e <_printf_float+0x32e>
 800c1c6:	e686      	b.n	800bed6 <_printf_float+0xb6>
 800c1c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c1cc:	f1ba 0f01 	cmp.w	sl, #1
 800c1d0:	dc01      	bgt.n	800c1d6 <_printf_float+0x3b6>
 800c1d2:	07db      	lsls	r3, r3, #31
 800c1d4:	d536      	bpl.n	800c244 <_printf_float+0x424>
 800c1d6:	2301      	movs	r3, #1
 800c1d8:	4642      	mov	r2, r8
 800c1da:	4631      	mov	r1, r6
 800c1dc:	4628      	mov	r0, r5
 800c1de:	47b8      	blx	r7
 800c1e0:	3001      	adds	r0, #1
 800c1e2:	f43f ae78 	beq.w	800bed6 <_printf_float+0xb6>
 800c1e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1ea:	4631      	mov	r1, r6
 800c1ec:	4628      	mov	r0, r5
 800c1ee:	47b8      	blx	r7
 800c1f0:	3001      	adds	r0, #1
 800c1f2:	f43f ae70 	beq.w	800bed6 <_printf_float+0xb6>
 800c1f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c202:	f7f4 fc81 	bl	8000b08 <__aeabi_dcmpeq>
 800c206:	b9c0      	cbnz	r0, 800c23a <_printf_float+0x41a>
 800c208:	4653      	mov	r3, sl
 800c20a:	f108 0201 	add.w	r2, r8, #1
 800c20e:	4631      	mov	r1, r6
 800c210:	4628      	mov	r0, r5
 800c212:	47b8      	blx	r7
 800c214:	3001      	adds	r0, #1
 800c216:	d10c      	bne.n	800c232 <_printf_float+0x412>
 800c218:	e65d      	b.n	800bed6 <_printf_float+0xb6>
 800c21a:	2301      	movs	r3, #1
 800c21c:	465a      	mov	r2, fp
 800c21e:	4631      	mov	r1, r6
 800c220:	4628      	mov	r0, r5
 800c222:	47b8      	blx	r7
 800c224:	3001      	adds	r0, #1
 800c226:	f43f ae56 	beq.w	800bed6 <_printf_float+0xb6>
 800c22a:	f108 0801 	add.w	r8, r8, #1
 800c22e:	45d0      	cmp	r8, sl
 800c230:	dbf3      	blt.n	800c21a <_printf_float+0x3fa>
 800c232:	464b      	mov	r3, r9
 800c234:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c238:	e6df      	b.n	800bffa <_printf_float+0x1da>
 800c23a:	f04f 0800 	mov.w	r8, #0
 800c23e:	f104 0b1a 	add.w	fp, r4, #26
 800c242:	e7f4      	b.n	800c22e <_printf_float+0x40e>
 800c244:	2301      	movs	r3, #1
 800c246:	4642      	mov	r2, r8
 800c248:	e7e1      	b.n	800c20e <_printf_float+0x3ee>
 800c24a:	2301      	movs	r3, #1
 800c24c:	464a      	mov	r2, r9
 800c24e:	4631      	mov	r1, r6
 800c250:	4628      	mov	r0, r5
 800c252:	47b8      	blx	r7
 800c254:	3001      	adds	r0, #1
 800c256:	f43f ae3e 	beq.w	800bed6 <_printf_float+0xb6>
 800c25a:	f108 0801 	add.w	r8, r8, #1
 800c25e:	68e3      	ldr	r3, [r4, #12]
 800c260:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c262:	1a5b      	subs	r3, r3, r1
 800c264:	4543      	cmp	r3, r8
 800c266:	dcf0      	bgt.n	800c24a <_printf_float+0x42a>
 800c268:	e6fc      	b.n	800c064 <_printf_float+0x244>
 800c26a:	f04f 0800 	mov.w	r8, #0
 800c26e:	f104 0919 	add.w	r9, r4, #25
 800c272:	e7f4      	b.n	800c25e <_printf_float+0x43e>

0800c274 <_printf_common>:
 800c274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c278:	4616      	mov	r6, r2
 800c27a:	4698      	mov	r8, r3
 800c27c:	688a      	ldr	r2, [r1, #8]
 800c27e:	690b      	ldr	r3, [r1, #16]
 800c280:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c284:	4293      	cmp	r3, r2
 800c286:	bfb8      	it	lt
 800c288:	4613      	movlt	r3, r2
 800c28a:	6033      	str	r3, [r6, #0]
 800c28c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c290:	4607      	mov	r7, r0
 800c292:	460c      	mov	r4, r1
 800c294:	b10a      	cbz	r2, 800c29a <_printf_common+0x26>
 800c296:	3301      	adds	r3, #1
 800c298:	6033      	str	r3, [r6, #0]
 800c29a:	6823      	ldr	r3, [r4, #0]
 800c29c:	0699      	lsls	r1, r3, #26
 800c29e:	bf42      	ittt	mi
 800c2a0:	6833      	ldrmi	r3, [r6, #0]
 800c2a2:	3302      	addmi	r3, #2
 800c2a4:	6033      	strmi	r3, [r6, #0]
 800c2a6:	6825      	ldr	r5, [r4, #0]
 800c2a8:	f015 0506 	ands.w	r5, r5, #6
 800c2ac:	d106      	bne.n	800c2bc <_printf_common+0x48>
 800c2ae:	f104 0a19 	add.w	sl, r4, #25
 800c2b2:	68e3      	ldr	r3, [r4, #12]
 800c2b4:	6832      	ldr	r2, [r6, #0]
 800c2b6:	1a9b      	subs	r3, r3, r2
 800c2b8:	42ab      	cmp	r3, r5
 800c2ba:	dc26      	bgt.n	800c30a <_printf_common+0x96>
 800c2bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c2c0:	6822      	ldr	r2, [r4, #0]
 800c2c2:	3b00      	subs	r3, #0
 800c2c4:	bf18      	it	ne
 800c2c6:	2301      	movne	r3, #1
 800c2c8:	0692      	lsls	r2, r2, #26
 800c2ca:	d42b      	bmi.n	800c324 <_printf_common+0xb0>
 800c2cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c2d0:	4641      	mov	r1, r8
 800c2d2:	4638      	mov	r0, r7
 800c2d4:	47c8      	blx	r9
 800c2d6:	3001      	adds	r0, #1
 800c2d8:	d01e      	beq.n	800c318 <_printf_common+0xa4>
 800c2da:	6823      	ldr	r3, [r4, #0]
 800c2dc:	6922      	ldr	r2, [r4, #16]
 800c2de:	f003 0306 	and.w	r3, r3, #6
 800c2e2:	2b04      	cmp	r3, #4
 800c2e4:	bf02      	ittt	eq
 800c2e6:	68e5      	ldreq	r5, [r4, #12]
 800c2e8:	6833      	ldreq	r3, [r6, #0]
 800c2ea:	1aed      	subeq	r5, r5, r3
 800c2ec:	68a3      	ldr	r3, [r4, #8]
 800c2ee:	bf0c      	ite	eq
 800c2f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c2f4:	2500      	movne	r5, #0
 800c2f6:	4293      	cmp	r3, r2
 800c2f8:	bfc4      	itt	gt
 800c2fa:	1a9b      	subgt	r3, r3, r2
 800c2fc:	18ed      	addgt	r5, r5, r3
 800c2fe:	2600      	movs	r6, #0
 800c300:	341a      	adds	r4, #26
 800c302:	42b5      	cmp	r5, r6
 800c304:	d11a      	bne.n	800c33c <_printf_common+0xc8>
 800c306:	2000      	movs	r0, #0
 800c308:	e008      	b.n	800c31c <_printf_common+0xa8>
 800c30a:	2301      	movs	r3, #1
 800c30c:	4652      	mov	r2, sl
 800c30e:	4641      	mov	r1, r8
 800c310:	4638      	mov	r0, r7
 800c312:	47c8      	blx	r9
 800c314:	3001      	adds	r0, #1
 800c316:	d103      	bne.n	800c320 <_printf_common+0xac>
 800c318:	f04f 30ff 	mov.w	r0, #4294967295
 800c31c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c320:	3501      	adds	r5, #1
 800c322:	e7c6      	b.n	800c2b2 <_printf_common+0x3e>
 800c324:	18e1      	adds	r1, r4, r3
 800c326:	1c5a      	adds	r2, r3, #1
 800c328:	2030      	movs	r0, #48	@ 0x30
 800c32a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c32e:	4422      	add	r2, r4
 800c330:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c334:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c338:	3302      	adds	r3, #2
 800c33a:	e7c7      	b.n	800c2cc <_printf_common+0x58>
 800c33c:	2301      	movs	r3, #1
 800c33e:	4622      	mov	r2, r4
 800c340:	4641      	mov	r1, r8
 800c342:	4638      	mov	r0, r7
 800c344:	47c8      	blx	r9
 800c346:	3001      	adds	r0, #1
 800c348:	d0e6      	beq.n	800c318 <_printf_common+0xa4>
 800c34a:	3601      	adds	r6, #1
 800c34c:	e7d9      	b.n	800c302 <_printf_common+0x8e>
	...

0800c350 <_printf_i>:
 800c350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c354:	7e0f      	ldrb	r7, [r1, #24]
 800c356:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c358:	2f78      	cmp	r7, #120	@ 0x78
 800c35a:	4691      	mov	r9, r2
 800c35c:	4680      	mov	r8, r0
 800c35e:	460c      	mov	r4, r1
 800c360:	469a      	mov	sl, r3
 800c362:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c366:	d807      	bhi.n	800c378 <_printf_i+0x28>
 800c368:	2f62      	cmp	r7, #98	@ 0x62
 800c36a:	d80a      	bhi.n	800c382 <_printf_i+0x32>
 800c36c:	2f00      	cmp	r7, #0
 800c36e:	f000 80d2 	beq.w	800c516 <_printf_i+0x1c6>
 800c372:	2f58      	cmp	r7, #88	@ 0x58
 800c374:	f000 80b9 	beq.w	800c4ea <_printf_i+0x19a>
 800c378:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c37c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c380:	e03a      	b.n	800c3f8 <_printf_i+0xa8>
 800c382:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c386:	2b15      	cmp	r3, #21
 800c388:	d8f6      	bhi.n	800c378 <_printf_i+0x28>
 800c38a:	a101      	add	r1, pc, #4	@ (adr r1, 800c390 <_printf_i+0x40>)
 800c38c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c390:	0800c3e9 	.word	0x0800c3e9
 800c394:	0800c3fd 	.word	0x0800c3fd
 800c398:	0800c379 	.word	0x0800c379
 800c39c:	0800c379 	.word	0x0800c379
 800c3a0:	0800c379 	.word	0x0800c379
 800c3a4:	0800c379 	.word	0x0800c379
 800c3a8:	0800c3fd 	.word	0x0800c3fd
 800c3ac:	0800c379 	.word	0x0800c379
 800c3b0:	0800c379 	.word	0x0800c379
 800c3b4:	0800c379 	.word	0x0800c379
 800c3b8:	0800c379 	.word	0x0800c379
 800c3bc:	0800c4fd 	.word	0x0800c4fd
 800c3c0:	0800c427 	.word	0x0800c427
 800c3c4:	0800c4b7 	.word	0x0800c4b7
 800c3c8:	0800c379 	.word	0x0800c379
 800c3cc:	0800c379 	.word	0x0800c379
 800c3d0:	0800c51f 	.word	0x0800c51f
 800c3d4:	0800c379 	.word	0x0800c379
 800c3d8:	0800c427 	.word	0x0800c427
 800c3dc:	0800c379 	.word	0x0800c379
 800c3e0:	0800c379 	.word	0x0800c379
 800c3e4:	0800c4bf 	.word	0x0800c4bf
 800c3e8:	6833      	ldr	r3, [r6, #0]
 800c3ea:	1d1a      	adds	r2, r3, #4
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	6032      	str	r2, [r6, #0]
 800c3f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c3f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c3f8:	2301      	movs	r3, #1
 800c3fa:	e09d      	b.n	800c538 <_printf_i+0x1e8>
 800c3fc:	6833      	ldr	r3, [r6, #0]
 800c3fe:	6820      	ldr	r0, [r4, #0]
 800c400:	1d19      	adds	r1, r3, #4
 800c402:	6031      	str	r1, [r6, #0]
 800c404:	0606      	lsls	r6, r0, #24
 800c406:	d501      	bpl.n	800c40c <_printf_i+0xbc>
 800c408:	681d      	ldr	r5, [r3, #0]
 800c40a:	e003      	b.n	800c414 <_printf_i+0xc4>
 800c40c:	0645      	lsls	r5, r0, #25
 800c40e:	d5fb      	bpl.n	800c408 <_printf_i+0xb8>
 800c410:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c414:	2d00      	cmp	r5, #0
 800c416:	da03      	bge.n	800c420 <_printf_i+0xd0>
 800c418:	232d      	movs	r3, #45	@ 0x2d
 800c41a:	426d      	negs	r5, r5
 800c41c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c420:	4859      	ldr	r0, [pc, #356]	@ (800c588 <_printf_i+0x238>)
 800c422:	230a      	movs	r3, #10
 800c424:	e011      	b.n	800c44a <_printf_i+0xfa>
 800c426:	6821      	ldr	r1, [r4, #0]
 800c428:	6833      	ldr	r3, [r6, #0]
 800c42a:	0608      	lsls	r0, r1, #24
 800c42c:	f853 5b04 	ldr.w	r5, [r3], #4
 800c430:	d402      	bmi.n	800c438 <_printf_i+0xe8>
 800c432:	0649      	lsls	r1, r1, #25
 800c434:	bf48      	it	mi
 800c436:	b2ad      	uxthmi	r5, r5
 800c438:	2f6f      	cmp	r7, #111	@ 0x6f
 800c43a:	4853      	ldr	r0, [pc, #332]	@ (800c588 <_printf_i+0x238>)
 800c43c:	6033      	str	r3, [r6, #0]
 800c43e:	bf14      	ite	ne
 800c440:	230a      	movne	r3, #10
 800c442:	2308      	moveq	r3, #8
 800c444:	2100      	movs	r1, #0
 800c446:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c44a:	6866      	ldr	r6, [r4, #4]
 800c44c:	60a6      	str	r6, [r4, #8]
 800c44e:	2e00      	cmp	r6, #0
 800c450:	bfa2      	ittt	ge
 800c452:	6821      	ldrge	r1, [r4, #0]
 800c454:	f021 0104 	bicge.w	r1, r1, #4
 800c458:	6021      	strge	r1, [r4, #0]
 800c45a:	b90d      	cbnz	r5, 800c460 <_printf_i+0x110>
 800c45c:	2e00      	cmp	r6, #0
 800c45e:	d04b      	beq.n	800c4f8 <_printf_i+0x1a8>
 800c460:	4616      	mov	r6, r2
 800c462:	fbb5 f1f3 	udiv	r1, r5, r3
 800c466:	fb03 5711 	mls	r7, r3, r1, r5
 800c46a:	5dc7      	ldrb	r7, [r0, r7]
 800c46c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c470:	462f      	mov	r7, r5
 800c472:	42bb      	cmp	r3, r7
 800c474:	460d      	mov	r5, r1
 800c476:	d9f4      	bls.n	800c462 <_printf_i+0x112>
 800c478:	2b08      	cmp	r3, #8
 800c47a:	d10b      	bne.n	800c494 <_printf_i+0x144>
 800c47c:	6823      	ldr	r3, [r4, #0]
 800c47e:	07df      	lsls	r7, r3, #31
 800c480:	d508      	bpl.n	800c494 <_printf_i+0x144>
 800c482:	6923      	ldr	r3, [r4, #16]
 800c484:	6861      	ldr	r1, [r4, #4]
 800c486:	4299      	cmp	r1, r3
 800c488:	bfde      	ittt	le
 800c48a:	2330      	movle	r3, #48	@ 0x30
 800c48c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c490:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c494:	1b92      	subs	r2, r2, r6
 800c496:	6122      	str	r2, [r4, #16]
 800c498:	f8cd a000 	str.w	sl, [sp]
 800c49c:	464b      	mov	r3, r9
 800c49e:	aa03      	add	r2, sp, #12
 800c4a0:	4621      	mov	r1, r4
 800c4a2:	4640      	mov	r0, r8
 800c4a4:	f7ff fee6 	bl	800c274 <_printf_common>
 800c4a8:	3001      	adds	r0, #1
 800c4aa:	d14a      	bne.n	800c542 <_printf_i+0x1f2>
 800c4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b0:	b004      	add	sp, #16
 800c4b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4b6:	6823      	ldr	r3, [r4, #0]
 800c4b8:	f043 0320 	orr.w	r3, r3, #32
 800c4bc:	6023      	str	r3, [r4, #0]
 800c4be:	4833      	ldr	r0, [pc, #204]	@ (800c58c <_printf_i+0x23c>)
 800c4c0:	2778      	movs	r7, #120	@ 0x78
 800c4c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c4c6:	6823      	ldr	r3, [r4, #0]
 800c4c8:	6831      	ldr	r1, [r6, #0]
 800c4ca:	061f      	lsls	r7, r3, #24
 800c4cc:	f851 5b04 	ldr.w	r5, [r1], #4
 800c4d0:	d402      	bmi.n	800c4d8 <_printf_i+0x188>
 800c4d2:	065f      	lsls	r7, r3, #25
 800c4d4:	bf48      	it	mi
 800c4d6:	b2ad      	uxthmi	r5, r5
 800c4d8:	6031      	str	r1, [r6, #0]
 800c4da:	07d9      	lsls	r1, r3, #31
 800c4dc:	bf44      	itt	mi
 800c4de:	f043 0320 	orrmi.w	r3, r3, #32
 800c4e2:	6023      	strmi	r3, [r4, #0]
 800c4e4:	b11d      	cbz	r5, 800c4ee <_printf_i+0x19e>
 800c4e6:	2310      	movs	r3, #16
 800c4e8:	e7ac      	b.n	800c444 <_printf_i+0xf4>
 800c4ea:	4827      	ldr	r0, [pc, #156]	@ (800c588 <_printf_i+0x238>)
 800c4ec:	e7e9      	b.n	800c4c2 <_printf_i+0x172>
 800c4ee:	6823      	ldr	r3, [r4, #0]
 800c4f0:	f023 0320 	bic.w	r3, r3, #32
 800c4f4:	6023      	str	r3, [r4, #0]
 800c4f6:	e7f6      	b.n	800c4e6 <_printf_i+0x196>
 800c4f8:	4616      	mov	r6, r2
 800c4fa:	e7bd      	b.n	800c478 <_printf_i+0x128>
 800c4fc:	6833      	ldr	r3, [r6, #0]
 800c4fe:	6825      	ldr	r5, [r4, #0]
 800c500:	6961      	ldr	r1, [r4, #20]
 800c502:	1d18      	adds	r0, r3, #4
 800c504:	6030      	str	r0, [r6, #0]
 800c506:	062e      	lsls	r6, r5, #24
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	d501      	bpl.n	800c510 <_printf_i+0x1c0>
 800c50c:	6019      	str	r1, [r3, #0]
 800c50e:	e002      	b.n	800c516 <_printf_i+0x1c6>
 800c510:	0668      	lsls	r0, r5, #25
 800c512:	d5fb      	bpl.n	800c50c <_printf_i+0x1bc>
 800c514:	8019      	strh	r1, [r3, #0]
 800c516:	2300      	movs	r3, #0
 800c518:	6123      	str	r3, [r4, #16]
 800c51a:	4616      	mov	r6, r2
 800c51c:	e7bc      	b.n	800c498 <_printf_i+0x148>
 800c51e:	6833      	ldr	r3, [r6, #0]
 800c520:	1d1a      	adds	r2, r3, #4
 800c522:	6032      	str	r2, [r6, #0]
 800c524:	681e      	ldr	r6, [r3, #0]
 800c526:	6862      	ldr	r2, [r4, #4]
 800c528:	2100      	movs	r1, #0
 800c52a:	4630      	mov	r0, r6
 800c52c:	f7f3 fe70 	bl	8000210 <memchr>
 800c530:	b108      	cbz	r0, 800c536 <_printf_i+0x1e6>
 800c532:	1b80      	subs	r0, r0, r6
 800c534:	6060      	str	r0, [r4, #4]
 800c536:	6863      	ldr	r3, [r4, #4]
 800c538:	6123      	str	r3, [r4, #16]
 800c53a:	2300      	movs	r3, #0
 800c53c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c540:	e7aa      	b.n	800c498 <_printf_i+0x148>
 800c542:	6923      	ldr	r3, [r4, #16]
 800c544:	4632      	mov	r2, r6
 800c546:	4649      	mov	r1, r9
 800c548:	4640      	mov	r0, r8
 800c54a:	47d0      	blx	sl
 800c54c:	3001      	adds	r0, #1
 800c54e:	d0ad      	beq.n	800c4ac <_printf_i+0x15c>
 800c550:	6823      	ldr	r3, [r4, #0]
 800c552:	079b      	lsls	r3, r3, #30
 800c554:	d413      	bmi.n	800c57e <_printf_i+0x22e>
 800c556:	68e0      	ldr	r0, [r4, #12]
 800c558:	9b03      	ldr	r3, [sp, #12]
 800c55a:	4298      	cmp	r0, r3
 800c55c:	bfb8      	it	lt
 800c55e:	4618      	movlt	r0, r3
 800c560:	e7a6      	b.n	800c4b0 <_printf_i+0x160>
 800c562:	2301      	movs	r3, #1
 800c564:	4632      	mov	r2, r6
 800c566:	4649      	mov	r1, r9
 800c568:	4640      	mov	r0, r8
 800c56a:	47d0      	blx	sl
 800c56c:	3001      	adds	r0, #1
 800c56e:	d09d      	beq.n	800c4ac <_printf_i+0x15c>
 800c570:	3501      	adds	r5, #1
 800c572:	68e3      	ldr	r3, [r4, #12]
 800c574:	9903      	ldr	r1, [sp, #12]
 800c576:	1a5b      	subs	r3, r3, r1
 800c578:	42ab      	cmp	r3, r5
 800c57a:	dcf2      	bgt.n	800c562 <_printf_i+0x212>
 800c57c:	e7eb      	b.n	800c556 <_printf_i+0x206>
 800c57e:	2500      	movs	r5, #0
 800c580:	f104 0619 	add.w	r6, r4, #25
 800c584:	e7f5      	b.n	800c572 <_printf_i+0x222>
 800c586:	bf00      	nop
 800c588:	08010d87 	.word	0x08010d87
 800c58c:	08010d98 	.word	0x08010d98

0800c590 <_scanf_float>:
 800c590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c594:	b087      	sub	sp, #28
 800c596:	4617      	mov	r7, r2
 800c598:	9303      	str	r3, [sp, #12]
 800c59a:	688b      	ldr	r3, [r1, #8]
 800c59c:	1e5a      	subs	r2, r3, #1
 800c59e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c5a2:	bf81      	itttt	hi
 800c5a4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c5a8:	eb03 0b05 	addhi.w	fp, r3, r5
 800c5ac:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c5b0:	608b      	strhi	r3, [r1, #8]
 800c5b2:	680b      	ldr	r3, [r1, #0]
 800c5b4:	460a      	mov	r2, r1
 800c5b6:	f04f 0500 	mov.w	r5, #0
 800c5ba:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c5be:	f842 3b1c 	str.w	r3, [r2], #28
 800c5c2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c5c6:	4680      	mov	r8, r0
 800c5c8:	460c      	mov	r4, r1
 800c5ca:	bf98      	it	ls
 800c5cc:	f04f 0b00 	movls.w	fp, #0
 800c5d0:	9201      	str	r2, [sp, #4]
 800c5d2:	4616      	mov	r6, r2
 800c5d4:	46aa      	mov	sl, r5
 800c5d6:	46a9      	mov	r9, r5
 800c5d8:	9502      	str	r5, [sp, #8]
 800c5da:	68a2      	ldr	r2, [r4, #8]
 800c5dc:	b152      	cbz	r2, 800c5f4 <_scanf_float+0x64>
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	2b4e      	cmp	r3, #78	@ 0x4e
 800c5e4:	d864      	bhi.n	800c6b0 <_scanf_float+0x120>
 800c5e6:	2b40      	cmp	r3, #64	@ 0x40
 800c5e8:	d83c      	bhi.n	800c664 <_scanf_float+0xd4>
 800c5ea:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c5ee:	b2c8      	uxtb	r0, r1
 800c5f0:	280e      	cmp	r0, #14
 800c5f2:	d93a      	bls.n	800c66a <_scanf_float+0xda>
 800c5f4:	f1b9 0f00 	cmp.w	r9, #0
 800c5f8:	d003      	beq.n	800c602 <_scanf_float+0x72>
 800c5fa:	6823      	ldr	r3, [r4, #0]
 800c5fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c600:	6023      	str	r3, [r4, #0]
 800c602:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c606:	f1ba 0f01 	cmp.w	sl, #1
 800c60a:	f200 8117 	bhi.w	800c83c <_scanf_float+0x2ac>
 800c60e:	9b01      	ldr	r3, [sp, #4]
 800c610:	429e      	cmp	r6, r3
 800c612:	f200 8108 	bhi.w	800c826 <_scanf_float+0x296>
 800c616:	2001      	movs	r0, #1
 800c618:	b007      	add	sp, #28
 800c61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c61e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c622:	2a0d      	cmp	r2, #13
 800c624:	d8e6      	bhi.n	800c5f4 <_scanf_float+0x64>
 800c626:	a101      	add	r1, pc, #4	@ (adr r1, 800c62c <_scanf_float+0x9c>)
 800c628:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c62c:	0800c773 	.word	0x0800c773
 800c630:	0800c5f5 	.word	0x0800c5f5
 800c634:	0800c5f5 	.word	0x0800c5f5
 800c638:	0800c5f5 	.word	0x0800c5f5
 800c63c:	0800c7d3 	.word	0x0800c7d3
 800c640:	0800c7ab 	.word	0x0800c7ab
 800c644:	0800c5f5 	.word	0x0800c5f5
 800c648:	0800c5f5 	.word	0x0800c5f5
 800c64c:	0800c781 	.word	0x0800c781
 800c650:	0800c5f5 	.word	0x0800c5f5
 800c654:	0800c5f5 	.word	0x0800c5f5
 800c658:	0800c5f5 	.word	0x0800c5f5
 800c65c:	0800c5f5 	.word	0x0800c5f5
 800c660:	0800c739 	.word	0x0800c739
 800c664:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c668:	e7db      	b.n	800c622 <_scanf_float+0x92>
 800c66a:	290e      	cmp	r1, #14
 800c66c:	d8c2      	bhi.n	800c5f4 <_scanf_float+0x64>
 800c66e:	a001      	add	r0, pc, #4	@ (adr r0, 800c674 <_scanf_float+0xe4>)
 800c670:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c674:	0800c729 	.word	0x0800c729
 800c678:	0800c5f5 	.word	0x0800c5f5
 800c67c:	0800c729 	.word	0x0800c729
 800c680:	0800c7bf 	.word	0x0800c7bf
 800c684:	0800c5f5 	.word	0x0800c5f5
 800c688:	0800c6d1 	.word	0x0800c6d1
 800c68c:	0800c70f 	.word	0x0800c70f
 800c690:	0800c70f 	.word	0x0800c70f
 800c694:	0800c70f 	.word	0x0800c70f
 800c698:	0800c70f 	.word	0x0800c70f
 800c69c:	0800c70f 	.word	0x0800c70f
 800c6a0:	0800c70f 	.word	0x0800c70f
 800c6a4:	0800c70f 	.word	0x0800c70f
 800c6a8:	0800c70f 	.word	0x0800c70f
 800c6ac:	0800c70f 	.word	0x0800c70f
 800c6b0:	2b6e      	cmp	r3, #110	@ 0x6e
 800c6b2:	d809      	bhi.n	800c6c8 <_scanf_float+0x138>
 800c6b4:	2b60      	cmp	r3, #96	@ 0x60
 800c6b6:	d8b2      	bhi.n	800c61e <_scanf_float+0x8e>
 800c6b8:	2b54      	cmp	r3, #84	@ 0x54
 800c6ba:	d07b      	beq.n	800c7b4 <_scanf_float+0x224>
 800c6bc:	2b59      	cmp	r3, #89	@ 0x59
 800c6be:	d199      	bne.n	800c5f4 <_scanf_float+0x64>
 800c6c0:	2d07      	cmp	r5, #7
 800c6c2:	d197      	bne.n	800c5f4 <_scanf_float+0x64>
 800c6c4:	2508      	movs	r5, #8
 800c6c6:	e02c      	b.n	800c722 <_scanf_float+0x192>
 800c6c8:	2b74      	cmp	r3, #116	@ 0x74
 800c6ca:	d073      	beq.n	800c7b4 <_scanf_float+0x224>
 800c6cc:	2b79      	cmp	r3, #121	@ 0x79
 800c6ce:	e7f6      	b.n	800c6be <_scanf_float+0x12e>
 800c6d0:	6821      	ldr	r1, [r4, #0]
 800c6d2:	05c8      	lsls	r0, r1, #23
 800c6d4:	d51b      	bpl.n	800c70e <_scanf_float+0x17e>
 800c6d6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c6da:	6021      	str	r1, [r4, #0]
 800c6dc:	f109 0901 	add.w	r9, r9, #1
 800c6e0:	f1bb 0f00 	cmp.w	fp, #0
 800c6e4:	d003      	beq.n	800c6ee <_scanf_float+0x15e>
 800c6e6:	3201      	adds	r2, #1
 800c6e8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c6ec:	60a2      	str	r2, [r4, #8]
 800c6ee:	68a3      	ldr	r3, [r4, #8]
 800c6f0:	3b01      	subs	r3, #1
 800c6f2:	60a3      	str	r3, [r4, #8]
 800c6f4:	6923      	ldr	r3, [r4, #16]
 800c6f6:	3301      	adds	r3, #1
 800c6f8:	6123      	str	r3, [r4, #16]
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	3b01      	subs	r3, #1
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	607b      	str	r3, [r7, #4]
 800c702:	f340 8087 	ble.w	800c814 <_scanf_float+0x284>
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	3301      	adds	r3, #1
 800c70a:	603b      	str	r3, [r7, #0]
 800c70c:	e765      	b.n	800c5da <_scanf_float+0x4a>
 800c70e:	eb1a 0105 	adds.w	r1, sl, r5
 800c712:	f47f af6f 	bne.w	800c5f4 <_scanf_float+0x64>
 800c716:	6822      	ldr	r2, [r4, #0]
 800c718:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c71c:	6022      	str	r2, [r4, #0]
 800c71e:	460d      	mov	r5, r1
 800c720:	468a      	mov	sl, r1
 800c722:	f806 3b01 	strb.w	r3, [r6], #1
 800c726:	e7e2      	b.n	800c6ee <_scanf_float+0x15e>
 800c728:	6822      	ldr	r2, [r4, #0]
 800c72a:	0610      	lsls	r0, r2, #24
 800c72c:	f57f af62 	bpl.w	800c5f4 <_scanf_float+0x64>
 800c730:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c734:	6022      	str	r2, [r4, #0]
 800c736:	e7f4      	b.n	800c722 <_scanf_float+0x192>
 800c738:	f1ba 0f00 	cmp.w	sl, #0
 800c73c:	d10e      	bne.n	800c75c <_scanf_float+0x1cc>
 800c73e:	f1b9 0f00 	cmp.w	r9, #0
 800c742:	d10e      	bne.n	800c762 <_scanf_float+0x1d2>
 800c744:	6822      	ldr	r2, [r4, #0]
 800c746:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c74a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c74e:	d108      	bne.n	800c762 <_scanf_float+0x1d2>
 800c750:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c754:	6022      	str	r2, [r4, #0]
 800c756:	f04f 0a01 	mov.w	sl, #1
 800c75a:	e7e2      	b.n	800c722 <_scanf_float+0x192>
 800c75c:	f1ba 0f02 	cmp.w	sl, #2
 800c760:	d055      	beq.n	800c80e <_scanf_float+0x27e>
 800c762:	2d01      	cmp	r5, #1
 800c764:	d002      	beq.n	800c76c <_scanf_float+0x1dc>
 800c766:	2d04      	cmp	r5, #4
 800c768:	f47f af44 	bne.w	800c5f4 <_scanf_float+0x64>
 800c76c:	3501      	adds	r5, #1
 800c76e:	b2ed      	uxtb	r5, r5
 800c770:	e7d7      	b.n	800c722 <_scanf_float+0x192>
 800c772:	f1ba 0f01 	cmp.w	sl, #1
 800c776:	f47f af3d 	bne.w	800c5f4 <_scanf_float+0x64>
 800c77a:	f04f 0a02 	mov.w	sl, #2
 800c77e:	e7d0      	b.n	800c722 <_scanf_float+0x192>
 800c780:	b97d      	cbnz	r5, 800c7a2 <_scanf_float+0x212>
 800c782:	f1b9 0f00 	cmp.w	r9, #0
 800c786:	f47f af38 	bne.w	800c5fa <_scanf_float+0x6a>
 800c78a:	6822      	ldr	r2, [r4, #0]
 800c78c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c790:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c794:	f040 8108 	bne.w	800c9a8 <_scanf_float+0x418>
 800c798:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c79c:	6022      	str	r2, [r4, #0]
 800c79e:	2501      	movs	r5, #1
 800c7a0:	e7bf      	b.n	800c722 <_scanf_float+0x192>
 800c7a2:	2d03      	cmp	r5, #3
 800c7a4:	d0e2      	beq.n	800c76c <_scanf_float+0x1dc>
 800c7a6:	2d05      	cmp	r5, #5
 800c7a8:	e7de      	b.n	800c768 <_scanf_float+0x1d8>
 800c7aa:	2d02      	cmp	r5, #2
 800c7ac:	f47f af22 	bne.w	800c5f4 <_scanf_float+0x64>
 800c7b0:	2503      	movs	r5, #3
 800c7b2:	e7b6      	b.n	800c722 <_scanf_float+0x192>
 800c7b4:	2d06      	cmp	r5, #6
 800c7b6:	f47f af1d 	bne.w	800c5f4 <_scanf_float+0x64>
 800c7ba:	2507      	movs	r5, #7
 800c7bc:	e7b1      	b.n	800c722 <_scanf_float+0x192>
 800c7be:	6822      	ldr	r2, [r4, #0]
 800c7c0:	0591      	lsls	r1, r2, #22
 800c7c2:	f57f af17 	bpl.w	800c5f4 <_scanf_float+0x64>
 800c7c6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c7ca:	6022      	str	r2, [r4, #0]
 800c7cc:	f8cd 9008 	str.w	r9, [sp, #8]
 800c7d0:	e7a7      	b.n	800c722 <_scanf_float+0x192>
 800c7d2:	6822      	ldr	r2, [r4, #0]
 800c7d4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c7d8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c7dc:	d006      	beq.n	800c7ec <_scanf_float+0x25c>
 800c7de:	0550      	lsls	r0, r2, #21
 800c7e0:	f57f af08 	bpl.w	800c5f4 <_scanf_float+0x64>
 800c7e4:	f1b9 0f00 	cmp.w	r9, #0
 800c7e8:	f000 80de 	beq.w	800c9a8 <_scanf_float+0x418>
 800c7ec:	0591      	lsls	r1, r2, #22
 800c7ee:	bf58      	it	pl
 800c7f0:	9902      	ldrpl	r1, [sp, #8]
 800c7f2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c7f6:	bf58      	it	pl
 800c7f8:	eba9 0101 	subpl.w	r1, r9, r1
 800c7fc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c800:	bf58      	it	pl
 800c802:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c806:	6022      	str	r2, [r4, #0]
 800c808:	f04f 0900 	mov.w	r9, #0
 800c80c:	e789      	b.n	800c722 <_scanf_float+0x192>
 800c80e:	f04f 0a03 	mov.w	sl, #3
 800c812:	e786      	b.n	800c722 <_scanf_float+0x192>
 800c814:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c818:	4639      	mov	r1, r7
 800c81a:	4640      	mov	r0, r8
 800c81c:	4798      	blx	r3
 800c81e:	2800      	cmp	r0, #0
 800c820:	f43f aedb 	beq.w	800c5da <_scanf_float+0x4a>
 800c824:	e6e6      	b.n	800c5f4 <_scanf_float+0x64>
 800c826:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c82a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c82e:	463a      	mov	r2, r7
 800c830:	4640      	mov	r0, r8
 800c832:	4798      	blx	r3
 800c834:	6923      	ldr	r3, [r4, #16]
 800c836:	3b01      	subs	r3, #1
 800c838:	6123      	str	r3, [r4, #16]
 800c83a:	e6e8      	b.n	800c60e <_scanf_float+0x7e>
 800c83c:	1e6b      	subs	r3, r5, #1
 800c83e:	2b06      	cmp	r3, #6
 800c840:	d824      	bhi.n	800c88c <_scanf_float+0x2fc>
 800c842:	2d02      	cmp	r5, #2
 800c844:	d836      	bhi.n	800c8b4 <_scanf_float+0x324>
 800c846:	9b01      	ldr	r3, [sp, #4]
 800c848:	429e      	cmp	r6, r3
 800c84a:	f67f aee4 	bls.w	800c616 <_scanf_float+0x86>
 800c84e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c852:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c856:	463a      	mov	r2, r7
 800c858:	4640      	mov	r0, r8
 800c85a:	4798      	blx	r3
 800c85c:	6923      	ldr	r3, [r4, #16]
 800c85e:	3b01      	subs	r3, #1
 800c860:	6123      	str	r3, [r4, #16]
 800c862:	e7f0      	b.n	800c846 <_scanf_float+0x2b6>
 800c864:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c868:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c86c:	463a      	mov	r2, r7
 800c86e:	4640      	mov	r0, r8
 800c870:	4798      	blx	r3
 800c872:	6923      	ldr	r3, [r4, #16]
 800c874:	3b01      	subs	r3, #1
 800c876:	6123      	str	r3, [r4, #16]
 800c878:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c87c:	fa5f fa8a 	uxtb.w	sl, sl
 800c880:	f1ba 0f02 	cmp.w	sl, #2
 800c884:	d1ee      	bne.n	800c864 <_scanf_float+0x2d4>
 800c886:	3d03      	subs	r5, #3
 800c888:	b2ed      	uxtb	r5, r5
 800c88a:	1b76      	subs	r6, r6, r5
 800c88c:	6823      	ldr	r3, [r4, #0]
 800c88e:	05da      	lsls	r2, r3, #23
 800c890:	d530      	bpl.n	800c8f4 <_scanf_float+0x364>
 800c892:	055b      	lsls	r3, r3, #21
 800c894:	d511      	bpl.n	800c8ba <_scanf_float+0x32a>
 800c896:	9b01      	ldr	r3, [sp, #4]
 800c898:	429e      	cmp	r6, r3
 800c89a:	f67f aebc 	bls.w	800c616 <_scanf_float+0x86>
 800c89e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c8a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c8a6:	463a      	mov	r2, r7
 800c8a8:	4640      	mov	r0, r8
 800c8aa:	4798      	blx	r3
 800c8ac:	6923      	ldr	r3, [r4, #16]
 800c8ae:	3b01      	subs	r3, #1
 800c8b0:	6123      	str	r3, [r4, #16]
 800c8b2:	e7f0      	b.n	800c896 <_scanf_float+0x306>
 800c8b4:	46aa      	mov	sl, r5
 800c8b6:	46b3      	mov	fp, r6
 800c8b8:	e7de      	b.n	800c878 <_scanf_float+0x2e8>
 800c8ba:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c8be:	6923      	ldr	r3, [r4, #16]
 800c8c0:	2965      	cmp	r1, #101	@ 0x65
 800c8c2:	f103 33ff 	add.w	r3, r3, #4294967295
 800c8c6:	f106 35ff 	add.w	r5, r6, #4294967295
 800c8ca:	6123      	str	r3, [r4, #16]
 800c8cc:	d00c      	beq.n	800c8e8 <_scanf_float+0x358>
 800c8ce:	2945      	cmp	r1, #69	@ 0x45
 800c8d0:	d00a      	beq.n	800c8e8 <_scanf_float+0x358>
 800c8d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c8d6:	463a      	mov	r2, r7
 800c8d8:	4640      	mov	r0, r8
 800c8da:	4798      	blx	r3
 800c8dc:	6923      	ldr	r3, [r4, #16]
 800c8de:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	1eb5      	subs	r5, r6, #2
 800c8e6:	6123      	str	r3, [r4, #16]
 800c8e8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c8ec:	463a      	mov	r2, r7
 800c8ee:	4640      	mov	r0, r8
 800c8f0:	4798      	blx	r3
 800c8f2:	462e      	mov	r6, r5
 800c8f4:	6822      	ldr	r2, [r4, #0]
 800c8f6:	f012 0210 	ands.w	r2, r2, #16
 800c8fa:	d001      	beq.n	800c900 <_scanf_float+0x370>
 800c8fc:	2000      	movs	r0, #0
 800c8fe:	e68b      	b.n	800c618 <_scanf_float+0x88>
 800c900:	7032      	strb	r2, [r6, #0]
 800c902:	6823      	ldr	r3, [r4, #0]
 800c904:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c908:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c90c:	d11c      	bne.n	800c948 <_scanf_float+0x3b8>
 800c90e:	9b02      	ldr	r3, [sp, #8]
 800c910:	454b      	cmp	r3, r9
 800c912:	eba3 0209 	sub.w	r2, r3, r9
 800c916:	d123      	bne.n	800c960 <_scanf_float+0x3d0>
 800c918:	9901      	ldr	r1, [sp, #4]
 800c91a:	2200      	movs	r2, #0
 800c91c:	4640      	mov	r0, r8
 800c91e:	f002 fc0b 	bl	800f138 <_strtod_r>
 800c922:	9b03      	ldr	r3, [sp, #12]
 800c924:	6821      	ldr	r1, [r4, #0]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	f011 0f02 	tst.w	r1, #2
 800c92c:	ec57 6b10 	vmov	r6, r7, d0
 800c930:	f103 0204 	add.w	r2, r3, #4
 800c934:	d01f      	beq.n	800c976 <_scanf_float+0x3e6>
 800c936:	9903      	ldr	r1, [sp, #12]
 800c938:	600a      	str	r2, [r1, #0]
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	e9c3 6700 	strd	r6, r7, [r3]
 800c940:	68e3      	ldr	r3, [r4, #12]
 800c942:	3301      	adds	r3, #1
 800c944:	60e3      	str	r3, [r4, #12]
 800c946:	e7d9      	b.n	800c8fc <_scanf_float+0x36c>
 800c948:	9b04      	ldr	r3, [sp, #16]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d0e4      	beq.n	800c918 <_scanf_float+0x388>
 800c94e:	9905      	ldr	r1, [sp, #20]
 800c950:	230a      	movs	r3, #10
 800c952:	3101      	adds	r1, #1
 800c954:	4640      	mov	r0, r8
 800c956:	f7ff f9b7 	bl	800bcc8 <_strtol_r>
 800c95a:	9b04      	ldr	r3, [sp, #16]
 800c95c:	9e05      	ldr	r6, [sp, #20]
 800c95e:	1ac2      	subs	r2, r0, r3
 800c960:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c964:	429e      	cmp	r6, r3
 800c966:	bf28      	it	cs
 800c968:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c96c:	4910      	ldr	r1, [pc, #64]	@ (800c9b0 <_scanf_float+0x420>)
 800c96e:	4630      	mov	r0, r6
 800c970:	f000 f8e4 	bl	800cb3c <siprintf>
 800c974:	e7d0      	b.n	800c918 <_scanf_float+0x388>
 800c976:	f011 0f04 	tst.w	r1, #4
 800c97a:	9903      	ldr	r1, [sp, #12]
 800c97c:	600a      	str	r2, [r1, #0]
 800c97e:	d1dc      	bne.n	800c93a <_scanf_float+0x3aa>
 800c980:	681d      	ldr	r5, [r3, #0]
 800c982:	4632      	mov	r2, r6
 800c984:	463b      	mov	r3, r7
 800c986:	4630      	mov	r0, r6
 800c988:	4639      	mov	r1, r7
 800c98a:	f7f4 f8ef 	bl	8000b6c <__aeabi_dcmpun>
 800c98e:	b128      	cbz	r0, 800c99c <_scanf_float+0x40c>
 800c990:	4808      	ldr	r0, [pc, #32]	@ (800c9b4 <_scanf_float+0x424>)
 800c992:	f000 f9c9 	bl	800cd28 <nanf>
 800c996:	ed85 0a00 	vstr	s0, [r5]
 800c99a:	e7d1      	b.n	800c940 <_scanf_float+0x3b0>
 800c99c:	4630      	mov	r0, r6
 800c99e:	4639      	mov	r1, r7
 800c9a0:	f7f4 f942 	bl	8000c28 <__aeabi_d2f>
 800c9a4:	6028      	str	r0, [r5, #0]
 800c9a6:	e7cb      	b.n	800c940 <_scanf_float+0x3b0>
 800c9a8:	f04f 0900 	mov.w	r9, #0
 800c9ac:	e629      	b.n	800c602 <_scanf_float+0x72>
 800c9ae:	bf00      	nop
 800c9b0:	08010da9 	.word	0x08010da9
 800c9b4:	0801103c 	.word	0x0801103c

0800c9b8 <std>:
 800c9b8:	2300      	movs	r3, #0
 800c9ba:	b510      	push	{r4, lr}
 800c9bc:	4604      	mov	r4, r0
 800c9be:	e9c0 3300 	strd	r3, r3, [r0]
 800c9c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c9c6:	6083      	str	r3, [r0, #8]
 800c9c8:	8181      	strh	r1, [r0, #12]
 800c9ca:	6643      	str	r3, [r0, #100]	@ 0x64
 800c9cc:	81c2      	strh	r2, [r0, #14]
 800c9ce:	6183      	str	r3, [r0, #24]
 800c9d0:	4619      	mov	r1, r3
 800c9d2:	2208      	movs	r2, #8
 800c9d4:	305c      	adds	r0, #92	@ 0x5c
 800c9d6:	f000 f914 	bl	800cc02 <memset>
 800c9da:	4b0d      	ldr	r3, [pc, #52]	@ (800ca10 <std+0x58>)
 800c9dc:	6263      	str	r3, [r4, #36]	@ 0x24
 800c9de:	4b0d      	ldr	r3, [pc, #52]	@ (800ca14 <std+0x5c>)
 800c9e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c9e2:	4b0d      	ldr	r3, [pc, #52]	@ (800ca18 <std+0x60>)
 800c9e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c9e6:	4b0d      	ldr	r3, [pc, #52]	@ (800ca1c <std+0x64>)
 800c9e8:	6323      	str	r3, [r4, #48]	@ 0x30
 800c9ea:	4b0d      	ldr	r3, [pc, #52]	@ (800ca20 <std+0x68>)
 800c9ec:	6224      	str	r4, [r4, #32]
 800c9ee:	429c      	cmp	r4, r3
 800c9f0:	d006      	beq.n	800ca00 <std+0x48>
 800c9f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c9f6:	4294      	cmp	r4, r2
 800c9f8:	d002      	beq.n	800ca00 <std+0x48>
 800c9fa:	33d0      	adds	r3, #208	@ 0xd0
 800c9fc:	429c      	cmp	r4, r3
 800c9fe:	d105      	bne.n	800ca0c <std+0x54>
 800ca00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ca04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca08:	f000 b98a 	b.w	800cd20 <__retarget_lock_init_recursive>
 800ca0c:	bd10      	pop	{r4, pc}
 800ca0e:	bf00      	nop
 800ca10:	0800cb7d 	.word	0x0800cb7d
 800ca14:	0800cb9f 	.word	0x0800cb9f
 800ca18:	0800cbd7 	.word	0x0800cbd7
 800ca1c:	0800cbfb 	.word	0x0800cbfb
 800ca20:	20000a40 	.word	0x20000a40

0800ca24 <stdio_exit_handler>:
 800ca24:	4a02      	ldr	r2, [pc, #8]	@ (800ca30 <stdio_exit_handler+0xc>)
 800ca26:	4903      	ldr	r1, [pc, #12]	@ (800ca34 <stdio_exit_handler+0x10>)
 800ca28:	4803      	ldr	r0, [pc, #12]	@ (800ca38 <stdio_exit_handler+0x14>)
 800ca2a:	f000 b869 	b.w	800cb00 <_fwalk_sglue>
 800ca2e:	bf00      	nop
 800ca30:	200000dc 	.word	0x200000dc
 800ca34:	0800f4fd 	.word	0x0800f4fd
 800ca38:	200000ec 	.word	0x200000ec

0800ca3c <cleanup_stdio>:
 800ca3c:	6841      	ldr	r1, [r0, #4]
 800ca3e:	4b0c      	ldr	r3, [pc, #48]	@ (800ca70 <cleanup_stdio+0x34>)
 800ca40:	4299      	cmp	r1, r3
 800ca42:	b510      	push	{r4, lr}
 800ca44:	4604      	mov	r4, r0
 800ca46:	d001      	beq.n	800ca4c <cleanup_stdio+0x10>
 800ca48:	f002 fd58 	bl	800f4fc <_fflush_r>
 800ca4c:	68a1      	ldr	r1, [r4, #8]
 800ca4e:	4b09      	ldr	r3, [pc, #36]	@ (800ca74 <cleanup_stdio+0x38>)
 800ca50:	4299      	cmp	r1, r3
 800ca52:	d002      	beq.n	800ca5a <cleanup_stdio+0x1e>
 800ca54:	4620      	mov	r0, r4
 800ca56:	f002 fd51 	bl	800f4fc <_fflush_r>
 800ca5a:	68e1      	ldr	r1, [r4, #12]
 800ca5c:	4b06      	ldr	r3, [pc, #24]	@ (800ca78 <cleanup_stdio+0x3c>)
 800ca5e:	4299      	cmp	r1, r3
 800ca60:	d004      	beq.n	800ca6c <cleanup_stdio+0x30>
 800ca62:	4620      	mov	r0, r4
 800ca64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca68:	f002 bd48 	b.w	800f4fc <_fflush_r>
 800ca6c:	bd10      	pop	{r4, pc}
 800ca6e:	bf00      	nop
 800ca70:	20000a40 	.word	0x20000a40
 800ca74:	20000aa8 	.word	0x20000aa8
 800ca78:	20000b10 	.word	0x20000b10

0800ca7c <global_stdio_init.part.0>:
 800ca7c:	b510      	push	{r4, lr}
 800ca7e:	4b0b      	ldr	r3, [pc, #44]	@ (800caac <global_stdio_init.part.0+0x30>)
 800ca80:	4c0b      	ldr	r4, [pc, #44]	@ (800cab0 <global_stdio_init.part.0+0x34>)
 800ca82:	4a0c      	ldr	r2, [pc, #48]	@ (800cab4 <global_stdio_init.part.0+0x38>)
 800ca84:	601a      	str	r2, [r3, #0]
 800ca86:	4620      	mov	r0, r4
 800ca88:	2200      	movs	r2, #0
 800ca8a:	2104      	movs	r1, #4
 800ca8c:	f7ff ff94 	bl	800c9b8 <std>
 800ca90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ca94:	2201      	movs	r2, #1
 800ca96:	2109      	movs	r1, #9
 800ca98:	f7ff ff8e 	bl	800c9b8 <std>
 800ca9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800caa0:	2202      	movs	r2, #2
 800caa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caa6:	2112      	movs	r1, #18
 800caa8:	f7ff bf86 	b.w	800c9b8 <std>
 800caac:	20000b78 	.word	0x20000b78
 800cab0:	20000a40 	.word	0x20000a40
 800cab4:	0800ca25 	.word	0x0800ca25

0800cab8 <__sfp_lock_acquire>:
 800cab8:	4801      	ldr	r0, [pc, #4]	@ (800cac0 <__sfp_lock_acquire+0x8>)
 800caba:	f000 b932 	b.w	800cd22 <__retarget_lock_acquire_recursive>
 800cabe:	bf00      	nop
 800cac0:	20000b81 	.word	0x20000b81

0800cac4 <__sfp_lock_release>:
 800cac4:	4801      	ldr	r0, [pc, #4]	@ (800cacc <__sfp_lock_release+0x8>)
 800cac6:	f000 b92d 	b.w	800cd24 <__retarget_lock_release_recursive>
 800caca:	bf00      	nop
 800cacc:	20000b81 	.word	0x20000b81

0800cad0 <__sinit>:
 800cad0:	b510      	push	{r4, lr}
 800cad2:	4604      	mov	r4, r0
 800cad4:	f7ff fff0 	bl	800cab8 <__sfp_lock_acquire>
 800cad8:	6a23      	ldr	r3, [r4, #32]
 800cada:	b11b      	cbz	r3, 800cae4 <__sinit+0x14>
 800cadc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cae0:	f7ff bff0 	b.w	800cac4 <__sfp_lock_release>
 800cae4:	4b04      	ldr	r3, [pc, #16]	@ (800caf8 <__sinit+0x28>)
 800cae6:	6223      	str	r3, [r4, #32]
 800cae8:	4b04      	ldr	r3, [pc, #16]	@ (800cafc <__sinit+0x2c>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d1f5      	bne.n	800cadc <__sinit+0xc>
 800caf0:	f7ff ffc4 	bl	800ca7c <global_stdio_init.part.0>
 800caf4:	e7f2      	b.n	800cadc <__sinit+0xc>
 800caf6:	bf00      	nop
 800caf8:	0800ca3d 	.word	0x0800ca3d
 800cafc:	20000b78 	.word	0x20000b78

0800cb00 <_fwalk_sglue>:
 800cb00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb04:	4607      	mov	r7, r0
 800cb06:	4688      	mov	r8, r1
 800cb08:	4614      	mov	r4, r2
 800cb0a:	2600      	movs	r6, #0
 800cb0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb10:	f1b9 0901 	subs.w	r9, r9, #1
 800cb14:	d505      	bpl.n	800cb22 <_fwalk_sglue+0x22>
 800cb16:	6824      	ldr	r4, [r4, #0]
 800cb18:	2c00      	cmp	r4, #0
 800cb1a:	d1f7      	bne.n	800cb0c <_fwalk_sglue+0xc>
 800cb1c:	4630      	mov	r0, r6
 800cb1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb22:	89ab      	ldrh	r3, [r5, #12]
 800cb24:	2b01      	cmp	r3, #1
 800cb26:	d907      	bls.n	800cb38 <_fwalk_sglue+0x38>
 800cb28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	d003      	beq.n	800cb38 <_fwalk_sglue+0x38>
 800cb30:	4629      	mov	r1, r5
 800cb32:	4638      	mov	r0, r7
 800cb34:	47c0      	blx	r8
 800cb36:	4306      	orrs	r6, r0
 800cb38:	3568      	adds	r5, #104	@ 0x68
 800cb3a:	e7e9      	b.n	800cb10 <_fwalk_sglue+0x10>

0800cb3c <siprintf>:
 800cb3c:	b40e      	push	{r1, r2, r3}
 800cb3e:	b500      	push	{lr}
 800cb40:	b09c      	sub	sp, #112	@ 0x70
 800cb42:	ab1d      	add	r3, sp, #116	@ 0x74
 800cb44:	9002      	str	r0, [sp, #8]
 800cb46:	9006      	str	r0, [sp, #24]
 800cb48:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cb4c:	4809      	ldr	r0, [pc, #36]	@ (800cb74 <siprintf+0x38>)
 800cb4e:	9107      	str	r1, [sp, #28]
 800cb50:	9104      	str	r1, [sp, #16]
 800cb52:	4909      	ldr	r1, [pc, #36]	@ (800cb78 <siprintf+0x3c>)
 800cb54:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb58:	9105      	str	r1, [sp, #20]
 800cb5a:	6800      	ldr	r0, [r0, #0]
 800cb5c:	9301      	str	r3, [sp, #4]
 800cb5e:	a902      	add	r1, sp, #8
 800cb60:	f002 fb4c 	bl	800f1fc <_svfiprintf_r>
 800cb64:	9b02      	ldr	r3, [sp, #8]
 800cb66:	2200      	movs	r2, #0
 800cb68:	701a      	strb	r2, [r3, #0]
 800cb6a:	b01c      	add	sp, #112	@ 0x70
 800cb6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb70:	b003      	add	sp, #12
 800cb72:	4770      	bx	lr
 800cb74:	200000e8 	.word	0x200000e8
 800cb78:	ffff0208 	.word	0xffff0208

0800cb7c <__sread>:
 800cb7c:	b510      	push	{r4, lr}
 800cb7e:	460c      	mov	r4, r1
 800cb80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb84:	f000 f87e 	bl	800cc84 <_read_r>
 800cb88:	2800      	cmp	r0, #0
 800cb8a:	bfab      	itete	ge
 800cb8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cb8e:	89a3      	ldrhlt	r3, [r4, #12]
 800cb90:	181b      	addge	r3, r3, r0
 800cb92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cb96:	bfac      	ite	ge
 800cb98:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cb9a:	81a3      	strhlt	r3, [r4, #12]
 800cb9c:	bd10      	pop	{r4, pc}

0800cb9e <__swrite>:
 800cb9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cba2:	461f      	mov	r7, r3
 800cba4:	898b      	ldrh	r3, [r1, #12]
 800cba6:	05db      	lsls	r3, r3, #23
 800cba8:	4605      	mov	r5, r0
 800cbaa:	460c      	mov	r4, r1
 800cbac:	4616      	mov	r6, r2
 800cbae:	d505      	bpl.n	800cbbc <__swrite+0x1e>
 800cbb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbb4:	2302      	movs	r3, #2
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	f000 f852 	bl	800cc60 <_lseek_r>
 800cbbc:	89a3      	ldrh	r3, [r4, #12]
 800cbbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbc2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cbc6:	81a3      	strh	r3, [r4, #12]
 800cbc8:	4632      	mov	r2, r6
 800cbca:	463b      	mov	r3, r7
 800cbcc:	4628      	mov	r0, r5
 800cbce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbd2:	f000 b869 	b.w	800cca8 <_write_r>

0800cbd6 <__sseek>:
 800cbd6:	b510      	push	{r4, lr}
 800cbd8:	460c      	mov	r4, r1
 800cbda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbde:	f000 f83f 	bl	800cc60 <_lseek_r>
 800cbe2:	1c43      	adds	r3, r0, #1
 800cbe4:	89a3      	ldrh	r3, [r4, #12]
 800cbe6:	bf15      	itete	ne
 800cbe8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cbea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cbee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cbf2:	81a3      	strheq	r3, [r4, #12]
 800cbf4:	bf18      	it	ne
 800cbf6:	81a3      	strhne	r3, [r4, #12]
 800cbf8:	bd10      	pop	{r4, pc}

0800cbfa <__sclose>:
 800cbfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cbfe:	f000 b81f 	b.w	800cc40 <_close_r>

0800cc02 <memset>:
 800cc02:	4402      	add	r2, r0
 800cc04:	4603      	mov	r3, r0
 800cc06:	4293      	cmp	r3, r2
 800cc08:	d100      	bne.n	800cc0c <memset+0xa>
 800cc0a:	4770      	bx	lr
 800cc0c:	f803 1b01 	strb.w	r1, [r3], #1
 800cc10:	e7f9      	b.n	800cc06 <memset+0x4>

0800cc12 <strncpy>:
 800cc12:	b510      	push	{r4, lr}
 800cc14:	3901      	subs	r1, #1
 800cc16:	4603      	mov	r3, r0
 800cc18:	b132      	cbz	r2, 800cc28 <strncpy+0x16>
 800cc1a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800cc1e:	f803 4b01 	strb.w	r4, [r3], #1
 800cc22:	3a01      	subs	r2, #1
 800cc24:	2c00      	cmp	r4, #0
 800cc26:	d1f7      	bne.n	800cc18 <strncpy+0x6>
 800cc28:	441a      	add	r2, r3
 800cc2a:	2100      	movs	r1, #0
 800cc2c:	4293      	cmp	r3, r2
 800cc2e:	d100      	bne.n	800cc32 <strncpy+0x20>
 800cc30:	bd10      	pop	{r4, pc}
 800cc32:	f803 1b01 	strb.w	r1, [r3], #1
 800cc36:	e7f9      	b.n	800cc2c <strncpy+0x1a>

0800cc38 <_localeconv_r>:
 800cc38:	4800      	ldr	r0, [pc, #0]	@ (800cc3c <_localeconv_r+0x4>)
 800cc3a:	4770      	bx	lr
 800cc3c:	20000228 	.word	0x20000228

0800cc40 <_close_r>:
 800cc40:	b538      	push	{r3, r4, r5, lr}
 800cc42:	4d06      	ldr	r5, [pc, #24]	@ (800cc5c <_close_r+0x1c>)
 800cc44:	2300      	movs	r3, #0
 800cc46:	4604      	mov	r4, r0
 800cc48:	4608      	mov	r0, r1
 800cc4a:	602b      	str	r3, [r5, #0]
 800cc4c:	f7f7 fcb4 	bl	80045b8 <_close>
 800cc50:	1c43      	adds	r3, r0, #1
 800cc52:	d102      	bne.n	800cc5a <_close_r+0x1a>
 800cc54:	682b      	ldr	r3, [r5, #0]
 800cc56:	b103      	cbz	r3, 800cc5a <_close_r+0x1a>
 800cc58:	6023      	str	r3, [r4, #0]
 800cc5a:	bd38      	pop	{r3, r4, r5, pc}
 800cc5c:	20000b7c 	.word	0x20000b7c

0800cc60 <_lseek_r>:
 800cc60:	b538      	push	{r3, r4, r5, lr}
 800cc62:	4d07      	ldr	r5, [pc, #28]	@ (800cc80 <_lseek_r+0x20>)
 800cc64:	4604      	mov	r4, r0
 800cc66:	4608      	mov	r0, r1
 800cc68:	4611      	mov	r1, r2
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	602a      	str	r2, [r5, #0]
 800cc6e:	461a      	mov	r2, r3
 800cc70:	f7f7 fcc9 	bl	8004606 <_lseek>
 800cc74:	1c43      	adds	r3, r0, #1
 800cc76:	d102      	bne.n	800cc7e <_lseek_r+0x1e>
 800cc78:	682b      	ldr	r3, [r5, #0]
 800cc7a:	b103      	cbz	r3, 800cc7e <_lseek_r+0x1e>
 800cc7c:	6023      	str	r3, [r4, #0]
 800cc7e:	bd38      	pop	{r3, r4, r5, pc}
 800cc80:	20000b7c 	.word	0x20000b7c

0800cc84 <_read_r>:
 800cc84:	b538      	push	{r3, r4, r5, lr}
 800cc86:	4d07      	ldr	r5, [pc, #28]	@ (800cca4 <_read_r+0x20>)
 800cc88:	4604      	mov	r4, r0
 800cc8a:	4608      	mov	r0, r1
 800cc8c:	4611      	mov	r1, r2
 800cc8e:	2200      	movs	r2, #0
 800cc90:	602a      	str	r2, [r5, #0]
 800cc92:	461a      	mov	r2, r3
 800cc94:	f7f7 fc57 	bl	8004546 <_read>
 800cc98:	1c43      	adds	r3, r0, #1
 800cc9a:	d102      	bne.n	800cca2 <_read_r+0x1e>
 800cc9c:	682b      	ldr	r3, [r5, #0]
 800cc9e:	b103      	cbz	r3, 800cca2 <_read_r+0x1e>
 800cca0:	6023      	str	r3, [r4, #0]
 800cca2:	bd38      	pop	{r3, r4, r5, pc}
 800cca4:	20000b7c 	.word	0x20000b7c

0800cca8 <_write_r>:
 800cca8:	b538      	push	{r3, r4, r5, lr}
 800ccaa:	4d07      	ldr	r5, [pc, #28]	@ (800ccc8 <_write_r+0x20>)
 800ccac:	4604      	mov	r4, r0
 800ccae:	4608      	mov	r0, r1
 800ccb0:	4611      	mov	r1, r2
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	602a      	str	r2, [r5, #0]
 800ccb6:	461a      	mov	r2, r3
 800ccb8:	f7f7 fc62 	bl	8004580 <_write>
 800ccbc:	1c43      	adds	r3, r0, #1
 800ccbe:	d102      	bne.n	800ccc6 <_write_r+0x1e>
 800ccc0:	682b      	ldr	r3, [r5, #0]
 800ccc2:	b103      	cbz	r3, 800ccc6 <_write_r+0x1e>
 800ccc4:	6023      	str	r3, [r4, #0]
 800ccc6:	bd38      	pop	{r3, r4, r5, pc}
 800ccc8:	20000b7c 	.word	0x20000b7c

0800cccc <__errno>:
 800cccc:	4b01      	ldr	r3, [pc, #4]	@ (800ccd4 <__errno+0x8>)
 800ccce:	6818      	ldr	r0, [r3, #0]
 800ccd0:	4770      	bx	lr
 800ccd2:	bf00      	nop
 800ccd4:	200000e8 	.word	0x200000e8

0800ccd8 <__libc_init_array>:
 800ccd8:	b570      	push	{r4, r5, r6, lr}
 800ccda:	4d0d      	ldr	r5, [pc, #52]	@ (800cd10 <__libc_init_array+0x38>)
 800ccdc:	4c0d      	ldr	r4, [pc, #52]	@ (800cd14 <__libc_init_array+0x3c>)
 800ccde:	1b64      	subs	r4, r4, r5
 800cce0:	10a4      	asrs	r4, r4, #2
 800cce2:	2600      	movs	r6, #0
 800cce4:	42a6      	cmp	r6, r4
 800cce6:	d109      	bne.n	800ccfc <__libc_init_array+0x24>
 800cce8:	4d0b      	ldr	r5, [pc, #44]	@ (800cd18 <__libc_init_array+0x40>)
 800ccea:	4c0c      	ldr	r4, [pc, #48]	@ (800cd1c <__libc_init_array+0x44>)
 800ccec:	f003 fe66 	bl	80109bc <_init>
 800ccf0:	1b64      	subs	r4, r4, r5
 800ccf2:	10a4      	asrs	r4, r4, #2
 800ccf4:	2600      	movs	r6, #0
 800ccf6:	42a6      	cmp	r6, r4
 800ccf8:	d105      	bne.n	800cd06 <__libc_init_array+0x2e>
 800ccfa:	bd70      	pop	{r4, r5, r6, pc}
 800ccfc:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd00:	4798      	blx	r3
 800cd02:	3601      	adds	r6, #1
 800cd04:	e7ee      	b.n	800cce4 <__libc_init_array+0xc>
 800cd06:	f855 3b04 	ldr.w	r3, [r5], #4
 800cd0a:	4798      	blx	r3
 800cd0c:	3601      	adds	r6, #1
 800cd0e:	e7f2      	b.n	800ccf6 <__libc_init_array+0x1e>
 800cd10:	08011118 	.word	0x08011118
 800cd14:	08011118 	.word	0x08011118
 800cd18:	08011118 	.word	0x08011118
 800cd1c:	0801111c 	.word	0x0801111c

0800cd20 <__retarget_lock_init_recursive>:
 800cd20:	4770      	bx	lr

0800cd22 <__retarget_lock_acquire_recursive>:
 800cd22:	4770      	bx	lr

0800cd24 <__retarget_lock_release_recursive>:
 800cd24:	4770      	bx	lr
	...

0800cd28 <nanf>:
 800cd28:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800cd30 <nanf+0x8>
 800cd2c:	4770      	bx	lr
 800cd2e:	bf00      	nop
 800cd30:	7fc00000 	.word	0x7fc00000

0800cd34 <quorem>:
 800cd34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd38:	6903      	ldr	r3, [r0, #16]
 800cd3a:	690c      	ldr	r4, [r1, #16]
 800cd3c:	42a3      	cmp	r3, r4
 800cd3e:	4607      	mov	r7, r0
 800cd40:	db7e      	blt.n	800ce40 <quorem+0x10c>
 800cd42:	3c01      	subs	r4, #1
 800cd44:	f101 0814 	add.w	r8, r1, #20
 800cd48:	00a3      	lsls	r3, r4, #2
 800cd4a:	f100 0514 	add.w	r5, r0, #20
 800cd4e:	9300      	str	r3, [sp, #0]
 800cd50:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cd54:	9301      	str	r3, [sp, #4]
 800cd56:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cd5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cd5e:	3301      	adds	r3, #1
 800cd60:	429a      	cmp	r2, r3
 800cd62:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cd66:	fbb2 f6f3 	udiv	r6, r2, r3
 800cd6a:	d32e      	bcc.n	800cdca <quorem+0x96>
 800cd6c:	f04f 0a00 	mov.w	sl, #0
 800cd70:	46c4      	mov	ip, r8
 800cd72:	46ae      	mov	lr, r5
 800cd74:	46d3      	mov	fp, sl
 800cd76:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cd7a:	b298      	uxth	r0, r3
 800cd7c:	fb06 a000 	mla	r0, r6, r0, sl
 800cd80:	0c02      	lsrs	r2, r0, #16
 800cd82:	0c1b      	lsrs	r3, r3, #16
 800cd84:	fb06 2303 	mla	r3, r6, r3, r2
 800cd88:	f8de 2000 	ldr.w	r2, [lr]
 800cd8c:	b280      	uxth	r0, r0
 800cd8e:	b292      	uxth	r2, r2
 800cd90:	1a12      	subs	r2, r2, r0
 800cd92:	445a      	add	r2, fp
 800cd94:	f8de 0000 	ldr.w	r0, [lr]
 800cd98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd9c:	b29b      	uxth	r3, r3
 800cd9e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cda2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cda6:	b292      	uxth	r2, r2
 800cda8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cdac:	45e1      	cmp	r9, ip
 800cdae:	f84e 2b04 	str.w	r2, [lr], #4
 800cdb2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cdb6:	d2de      	bcs.n	800cd76 <quorem+0x42>
 800cdb8:	9b00      	ldr	r3, [sp, #0]
 800cdba:	58eb      	ldr	r3, [r5, r3]
 800cdbc:	b92b      	cbnz	r3, 800cdca <quorem+0x96>
 800cdbe:	9b01      	ldr	r3, [sp, #4]
 800cdc0:	3b04      	subs	r3, #4
 800cdc2:	429d      	cmp	r5, r3
 800cdc4:	461a      	mov	r2, r3
 800cdc6:	d32f      	bcc.n	800ce28 <quorem+0xf4>
 800cdc8:	613c      	str	r4, [r7, #16]
 800cdca:	4638      	mov	r0, r7
 800cdcc:	f001 f9c4 	bl	800e158 <__mcmp>
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	db25      	blt.n	800ce20 <quorem+0xec>
 800cdd4:	4629      	mov	r1, r5
 800cdd6:	2000      	movs	r0, #0
 800cdd8:	f858 2b04 	ldr.w	r2, [r8], #4
 800cddc:	f8d1 c000 	ldr.w	ip, [r1]
 800cde0:	fa1f fe82 	uxth.w	lr, r2
 800cde4:	fa1f f38c 	uxth.w	r3, ip
 800cde8:	eba3 030e 	sub.w	r3, r3, lr
 800cdec:	4403      	add	r3, r0
 800cdee:	0c12      	lsrs	r2, r2, #16
 800cdf0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cdf4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cdf8:	b29b      	uxth	r3, r3
 800cdfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cdfe:	45c1      	cmp	r9, r8
 800ce00:	f841 3b04 	str.w	r3, [r1], #4
 800ce04:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ce08:	d2e6      	bcs.n	800cdd8 <quorem+0xa4>
 800ce0a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ce0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ce12:	b922      	cbnz	r2, 800ce1e <quorem+0xea>
 800ce14:	3b04      	subs	r3, #4
 800ce16:	429d      	cmp	r5, r3
 800ce18:	461a      	mov	r2, r3
 800ce1a:	d30b      	bcc.n	800ce34 <quorem+0x100>
 800ce1c:	613c      	str	r4, [r7, #16]
 800ce1e:	3601      	adds	r6, #1
 800ce20:	4630      	mov	r0, r6
 800ce22:	b003      	add	sp, #12
 800ce24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce28:	6812      	ldr	r2, [r2, #0]
 800ce2a:	3b04      	subs	r3, #4
 800ce2c:	2a00      	cmp	r2, #0
 800ce2e:	d1cb      	bne.n	800cdc8 <quorem+0x94>
 800ce30:	3c01      	subs	r4, #1
 800ce32:	e7c6      	b.n	800cdc2 <quorem+0x8e>
 800ce34:	6812      	ldr	r2, [r2, #0]
 800ce36:	3b04      	subs	r3, #4
 800ce38:	2a00      	cmp	r2, #0
 800ce3a:	d1ef      	bne.n	800ce1c <quorem+0xe8>
 800ce3c:	3c01      	subs	r4, #1
 800ce3e:	e7ea      	b.n	800ce16 <quorem+0xe2>
 800ce40:	2000      	movs	r0, #0
 800ce42:	e7ee      	b.n	800ce22 <quorem+0xee>
 800ce44:	0000      	movs	r0, r0
	...

0800ce48 <_dtoa_r>:
 800ce48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce4c:	69c7      	ldr	r7, [r0, #28]
 800ce4e:	b099      	sub	sp, #100	@ 0x64
 800ce50:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ce54:	ec55 4b10 	vmov	r4, r5, d0
 800ce58:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800ce5a:	9109      	str	r1, [sp, #36]	@ 0x24
 800ce5c:	4683      	mov	fp, r0
 800ce5e:	920e      	str	r2, [sp, #56]	@ 0x38
 800ce60:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ce62:	b97f      	cbnz	r7, 800ce84 <_dtoa_r+0x3c>
 800ce64:	2010      	movs	r0, #16
 800ce66:	f000 fdfd 	bl	800da64 <malloc>
 800ce6a:	4602      	mov	r2, r0
 800ce6c:	f8cb 001c 	str.w	r0, [fp, #28]
 800ce70:	b920      	cbnz	r0, 800ce7c <_dtoa_r+0x34>
 800ce72:	4ba7      	ldr	r3, [pc, #668]	@ (800d110 <_dtoa_r+0x2c8>)
 800ce74:	21ef      	movs	r1, #239	@ 0xef
 800ce76:	48a7      	ldr	r0, [pc, #668]	@ (800d114 <_dtoa_r+0x2cc>)
 800ce78:	f002 fbba 	bl	800f5f0 <__assert_func>
 800ce7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ce80:	6007      	str	r7, [r0, #0]
 800ce82:	60c7      	str	r7, [r0, #12]
 800ce84:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ce88:	6819      	ldr	r1, [r3, #0]
 800ce8a:	b159      	cbz	r1, 800cea4 <_dtoa_r+0x5c>
 800ce8c:	685a      	ldr	r2, [r3, #4]
 800ce8e:	604a      	str	r2, [r1, #4]
 800ce90:	2301      	movs	r3, #1
 800ce92:	4093      	lsls	r3, r2
 800ce94:	608b      	str	r3, [r1, #8]
 800ce96:	4658      	mov	r0, fp
 800ce98:	f000 feda 	bl	800dc50 <_Bfree>
 800ce9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800cea0:	2200      	movs	r2, #0
 800cea2:	601a      	str	r2, [r3, #0]
 800cea4:	1e2b      	subs	r3, r5, #0
 800cea6:	bfb9      	ittee	lt
 800cea8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ceac:	9303      	strlt	r3, [sp, #12]
 800ceae:	2300      	movge	r3, #0
 800ceb0:	6033      	strge	r3, [r6, #0]
 800ceb2:	9f03      	ldr	r7, [sp, #12]
 800ceb4:	4b98      	ldr	r3, [pc, #608]	@ (800d118 <_dtoa_r+0x2d0>)
 800ceb6:	bfbc      	itt	lt
 800ceb8:	2201      	movlt	r2, #1
 800ceba:	6032      	strlt	r2, [r6, #0]
 800cebc:	43bb      	bics	r3, r7
 800cebe:	d112      	bne.n	800cee6 <_dtoa_r+0x9e>
 800cec0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cec2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cec6:	6013      	str	r3, [r2, #0]
 800cec8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cecc:	4323      	orrs	r3, r4
 800cece:	f000 854d 	beq.w	800d96c <_dtoa_r+0xb24>
 800ced2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ced4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d12c <_dtoa_r+0x2e4>
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	f000 854f 	beq.w	800d97c <_dtoa_r+0xb34>
 800cede:	f10a 0303 	add.w	r3, sl, #3
 800cee2:	f000 bd49 	b.w	800d978 <_dtoa_r+0xb30>
 800cee6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ceea:	2200      	movs	r2, #0
 800ceec:	ec51 0b17 	vmov	r0, r1, d7
 800cef0:	2300      	movs	r3, #0
 800cef2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800cef6:	f7f3 fe07 	bl	8000b08 <__aeabi_dcmpeq>
 800cefa:	4680      	mov	r8, r0
 800cefc:	b158      	cbz	r0, 800cf16 <_dtoa_r+0xce>
 800cefe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800cf00:	2301      	movs	r3, #1
 800cf02:	6013      	str	r3, [r2, #0]
 800cf04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cf06:	b113      	cbz	r3, 800cf0e <_dtoa_r+0xc6>
 800cf08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800cf0a:	4b84      	ldr	r3, [pc, #528]	@ (800d11c <_dtoa_r+0x2d4>)
 800cf0c:	6013      	str	r3, [r2, #0]
 800cf0e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800d130 <_dtoa_r+0x2e8>
 800cf12:	f000 bd33 	b.w	800d97c <_dtoa_r+0xb34>
 800cf16:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cf1a:	aa16      	add	r2, sp, #88	@ 0x58
 800cf1c:	a917      	add	r1, sp, #92	@ 0x5c
 800cf1e:	4658      	mov	r0, fp
 800cf20:	f001 fa3a 	bl	800e398 <__d2b>
 800cf24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cf28:	4681      	mov	r9, r0
 800cf2a:	2e00      	cmp	r6, #0
 800cf2c:	d077      	beq.n	800d01e <_dtoa_r+0x1d6>
 800cf2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cf30:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800cf34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cf40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cf44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cf48:	4619      	mov	r1, r3
 800cf4a:	2200      	movs	r2, #0
 800cf4c:	4b74      	ldr	r3, [pc, #464]	@ (800d120 <_dtoa_r+0x2d8>)
 800cf4e:	f7f3 f9bb 	bl	80002c8 <__aeabi_dsub>
 800cf52:	a369      	add	r3, pc, #420	@ (adr r3, 800d0f8 <_dtoa_r+0x2b0>)
 800cf54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf58:	f7f3 fb6e 	bl	8000638 <__aeabi_dmul>
 800cf5c:	a368      	add	r3, pc, #416	@ (adr r3, 800d100 <_dtoa_r+0x2b8>)
 800cf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf62:	f7f3 f9b3 	bl	80002cc <__adddf3>
 800cf66:	4604      	mov	r4, r0
 800cf68:	4630      	mov	r0, r6
 800cf6a:	460d      	mov	r5, r1
 800cf6c:	f7f3 fafa 	bl	8000564 <__aeabi_i2d>
 800cf70:	a365      	add	r3, pc, #404	@ (adr r3, 800d108 <_dtoa_r+0x2c0>)
 800cf72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf76:	f7f3 fb5f 	bl	8000638 <__aeabi_dmul>
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	460b      	mov	r3, r1
 800cf7e:	4620      	mov	r0, r4
 800cf80:	4629      	mov	r1, r5
 800cf82:	f7f3 f9a3 	bl	80002cc <__adddf3>
 800cf86:	4604      	mov	r4, r0
 800cf88:	460d      	mov	r5, r1
 800cf8a:	f7f3 fe05 	bl	8000b98 <__aeabi_d2iz>
 800cf8e:	2200      	movs	r2, #0
 800cf90:	4607      	mov	r7, r0
 800cf92:	2300      	movs	r3, #0
 800cf94:	4620      	mov	r0, r4
 800cf96:	4629      	mov	r1, r5
 800cf98:	f7f3 fdc0 	bl	8000b1c <__aeabi_dcmplt>
 800cf9c:	b140      	cbz	r0, 800cfb0 <_dtoa_r+0x168>
 800cf9e:	4638      	mov	r0, r7
 800cfa0:	f7f3 fae0 	bl	8000564 <__aeabi_i2d>
 800cfa4:	4622      	mov	r2, r4
 800cfa6:	462b      	mov	r3, r5
 800cfa8:	f7f3 fdae 	bl	8000b08 <__aeabi_dcmpeq>
 800cfac:	b900      	cbnz	r0, 800cfb0 <_dtoa_r+0x168>
 800cfae:	3f01      	subs	r7, #1
 800cfb0:	2f16      	cmp	r7, #22
 800cfb2:	d851      	bhi.n	800d058 <_dtoa_r+0x210>
 800cfb4:	4b5b      	ldr	r3, [pc, #364]	@ (800d124 <_dtoa_r+0x2dc>)
 800cfb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cfba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cfc2:	f7f3 fdab 	bl	8000b1c <__aeabi_dcmplt>
 800cfc6:	2800      	cmp	r0, #0
 800cfc8:	d048      	beq.n	800d05c <_dtoa_r+0x214>
 800cfca:	3f01      	subs	r7, #1
 800cfcc:	2300      	movs	r3, #0
 800cfce:	9312      	str	r3, [sp, #72]	@ 0x48
 800cfd0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cfd2:	1b9b      	subs	r3, r3, r6
 800cfd4:	1e5a      	subs	r2, r3, #1
 800cfd6:	bf44      	itt	mi
 800cfd8:	f1c3 0801 	rsbmi	r8, r3, #1
 800cfdc:	2300      	movmi	r3, #0
 800cfde:	9208      	str	r2, [sp, #32]
 800cfe0:	bf54      	ite	pl
 800cfe2:	f04f 0800 	movpl.w	r8, #0
 800cfe6:	9308      	strmi	r3, [sp, #32]
 800cfe8:	2f00      	cmp	r7, #0
 800cfea:	db39      	blt.n	800d060 <_dtoa_r+0x218>
 800cfec:	9b08      	ldr	r3, [sp, #32]
 800cfee:	970f      	str	r7, [sp, #60]	@ 0x3c
 800cff0:	443b      	add	r3, r7
 800cff2:	9308      	str	r3, [sp, #32]
 800cff4:	2300      	movs	r3, #0
 800cff6:	930a      	str	r3, [sp, #40]	@ 0x28
 800cff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cffa:	2b09      	cmp	r3, #9
 800cffc:	d864      	bhi.n	800d0c8 <_dtoa_r+0x280>
 800cffe:	2b05      	cmp	r3, #5
 800d000:	bfc4      	itt	gt
 800d002:	3b04      	subgt	r3, #4
 800d004:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d008:	f1a3 0302 	sub.w	r3, r3, #2
 800d00c:	bfcc      	ite	gt
 800d00e:	2400      	movgt	r4, #0
 800d010:	2401      	movle	r4, #1
 800d012:	2b03      	cmp	r3, #3
 800d014:	d863      	bhi.n	800d0de <_dtoa_r+0x296>
 800d016:	e8df f003 	tbb	[pc, r3]
 800d01a:	372a      	.short	0x372a
 800d01c:	5535      	.short	0x5535
 800d01e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d022:	441e      	add	r6, r3
 800d024:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d028:	2b20      	cmp	r3, #32
 800d02a:	bfc1      	itttt	gt
 800d02c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d030:	409f      	lslgt	r7, r3
 800d032:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d036:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d03a:	bfd6      	itet	le
 800d03c:	f1c3 0320 	rsble	r3, r3, #32
 800d040:	ea47 0003 	orrgt.w	r0, r7, r3
 800d044:	fa04 f003 	lslle.w	r0, r4, r3
 800d048:	f7f3 fa7c 	bl	8000544 <__aeabi_ui2d>
 800d04c:	2201      	movs	r2, #1
 800d04e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d052:	3e01      	subs	r6, #1
 800d054:	9214      	str	r2, [sp, #80]	@ 0x50
 800d056:	e777      	b.n	800cf48 <_dtoa_r+0x100>
 800d058:	2301      	movs	r3, #1
 800d05a:	e7b8      	b.n	800cfce <_dtoa_r+0x186>
 800d05c:	9012      	str	r0, [sp, #72]	@ 0x48
 800d05e:	e7b7      	b.n	800cfd0 <_dtoa_r+0x188>
 800d060:	427b      	negs	r3, r7
 800d062:	930a      	str	r3, [sp, #40]	@ 0x28
 800d064:	2300      	movs	r3, #0
 800d066:	eba8 0807 	sub.w	r8, r8, r7
 800d06a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d06c:	e7c4      	b.n	800cff8 <_dtoa_r+0x1b0>
 800d06e:	2300      	movs	r3, #0
 800d070:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d072:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d074:	2b00      	cmp	r3, #0
 800d076:	dc35      	bgt.n	800d0e4 <_dtoa_r+0x29c>
 800d078:	2301      	movs	r3, #1
 800d07a:	9300      	str	r3, [sp, #0]
 800d07c:	9307      	str	r3, [sp, #28]
 800d07e:	461a      	mov	r2, r3
 800d080:	920e      	str	r2, [sp, #56]	@ 0x38
 800d082:	e00b      	b.n	800d09c <_dtoa_r+0x254>
 800d084:	2301      	movs	r3, #1
 800d086:	e7f3      	b.n	800d070 <_dtoa_r+0x228>
 800d088:	2300      	movs	r3, #0
 800d08a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d08c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d08e:	18fb      	adds	r3, r7, r3
 800d090:	9300      	str	r3, [sp, #0]
 800d092:	3301      	adds	r3, #1
 800d094:	2b01      	cmp	r3, #1
 800d096:	9307      	str	r3, [sp, #28]
 800d098:	bfb8      	it	lt
 800d09a:	2301      	movlt	r3, #1
 800d09c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d0a0:	2100      	movs	r1, #0
 800d0a2:	2204      	movs	r2, #4
 800d0a4:	f102 0514 	add.w	r5, r2, #20
 800d0a8:	429d      	cmp	r5, r3
 800d0aa:	d91f      	bls.n	800d0ec <_dtoa_r+0x2a4>
 800d0ac:	6041      	str	r1, [r0, #4]
 800d0ae:	4658      	mov	r0, fp
 800d0b0:	f000 fd8e 	bl	800dbd0 <_Balloc>
 800d0b4:	4682      	mov	sl, r0
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	d13c      	bne.n	800d134 <_dtoa_r+0x2ec>
 800d0ba:	4b1b      	ldr	r3, [pc, #108]	@ (800d128 <_dtoa_r+0x2e0>)
 800d0bc:	4602      	mov	r2, r0
 800d0be:	f240 11af 	movw	r1, #431	@ 0x1af
 800d0c2:	e6d8      	b.n	800ce76 <_dtoa_r+0x2e>
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	e7e0      	b.n	800d08a <_dtoa_r+0x242>
 800d0c8:	2401      	movs	r4, #1
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0ce:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d0d0:	f04f 33ff 	mov.w	r3, #4294967295
 800d0d4:	9300      	str	r3, [sp, #0]
 800d0d6:	9307      	str	r3, [sp, #28]
 800d0d8:	2200      	movs	r2, #0
 800d0da:	2312      	movs	r3, #18
 800d0dc:	e7d0      	b.n	800d080 <_dtoa_r+0x238>
 800d0de:	2301      	movs	r3, #1
 800d0e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d0e2:	e7f5      	b.n	800d0d0 <_dtoa_r+0x288>
 800d0e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0e6:	9300      	str	r3, [sp, #0]
 800d0e8:	9307      	str	r3, [sp, #28]
 800d0ea:	e7d7      	b.n	800d09c <_dtoa_r+0x254>
 800d0ec:	3101      	adds	r1, #1
 800d0ee:	0052      	lsls	r2, r2, #1
 800d0f0:	e7d8      	b.n	800d0a4 <_dtoa_r+0x25c>
 800d0f2:	bf00      	nop
 800d0f4:	f3af 8000 	nop.w
 800d0f8:	636f4361 	.word	0x636f4361
 800d0fc:	3fd287a7 	.word	0x3fd287a7
 800d100:	8b60c8b3 	.word	0x8b60c8b3
 800d104:	3fc68a28 	.word	0x3fc68a28
 800d108:	509f79fb 	.word	0x509f79fb
 800d10c:	3fd34413 	.word	0x3fd34413
 800d110:	08010dbb 	.word	0x08010dbb
 800d114:	08010dd2 	.word	0x08010dd2
 800d118:	7ff00000 	.word	0x7ff00000
 800d11c:	08010d86 	.word	0x08010d86
 800d120:	3ff80000 	.word	0x3ff80000
 800d124:	08010ec8 	.word	0x08010ec8
 800d128:	08010e2a 	.word	0x08010e2a
 800d12c:	08010db7 	.word	0x08010db7
 800d130:	08010d85 	.word	0x08010d85
 800d134:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d138:	6018      	str	r0, [r3, #0]
 800d13a:	9b07      	ldr	r3, [sp, #28]
 800d13c:	2b0e      	cmp	r3, #14
 800d13e:	f200 80a4 	bhi.w	800d28a <_dtoa_r+0x442>
 800d142:	2c00      	cmp	r4, #0
 800d144:	f000 80a1 	beq.w	800d28a <_dtoa_r+0x442>
 800d148:	2f00      	cmp	r7, #0
 800d14a:	dd33      	ble.n	800d1b4 <_dtoa_r+0x36c>
 800d14c:	4bad      	ldr	r3, [pc, #692]	@ (800d404 <_dtoa_r+0x5bc>)
 800d14e:	f007 020f 	and.w	r2, r7, #15
 800d152:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d156:	ed93 7b00 	vldr	d7, [r3]
 800d15a:	05f8      	lsls	r0, r7, #23
 800d15c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d160:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d164:	d516      	bpl.n	800d194 <_dtoa_r+0x34c>
 800d166:	4ba8      	ldr	r3, [pc, #672]	@ (800d408 <_dtoa_r+0x5c0>)
 800d168:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d16c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d170:	f7f3 fb8c 	bl	800088c <__aeabi_ddiv>
 800d174:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d178:	f004 040f 	and.w	r4, r4, #15
 800d17c:	2603      	movs	r6, #3
 800d17e:	4da2      	ldr	r5, [pc, #648]	@ (800d408 <_dtoa_r+0x5c0>)
 800d180:	b954      	cbnz	r4, 800d198 <_dtoa_r+0x350>
 800d182:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d18a:	f7f3 fb7f 	bl	800088c <__aeabi_ddiv>
 800d18e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d192:	e028      	b.n	800d1e6 <_dtoa_r+0x39e>
 800d194:	2602      	movs	r6, #2
 800d196:	e7f2      	b.n	800d17e <_dtoa_r+0x336>
 800d198:	07e1      	lsls	r1, r4, #31
 800d19a:	d508      	bpl.n	800d1ae <_dtoa_r+0x366>
 800d19c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d1a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d1a4:	f7f3 fa48 	bl	8000638 <__aeabi_dmul>
 800d1a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d1ac:	3601      	adds	r6, #1
 800d1ae:	1064      	asrs	r4, r4, #1
 800d1b0:	3508      	adds	r5, #8
 800d1b2:	e7e5      	b.n	800d180 <_dtoa_r+0x338>
 800d1b4:	f000 80d2 	beq.w	800d35c <_dtoa_r+0x514>
 800d1b8:	427c      	negs	r4, r7
 800d1ba:	4b92      	ldr	r3, [pc, #584]	@ (800d404 <_dtoa_r+0x5bc>)
 800d1bc:	4d92      	ldr	r5, [pc, #584]	@ (800d408 <_dtoa_r+0x5c0>)
 800d1be:	f004 020f 	and.w	r2, r4, #15
 800d1c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1ce:	f7f3 fa33 	bl	8000638 <__aeabi_dmul>
 800d1d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1d6:	1124      	asrs	r4, r4, #4
 800d1d8:	2300      	movs	r3, #0
 800d1da:	2602      	movs	r6, #2
 800d1dc:	2c00      	cmp	r4, #0
 800d1de:	f040 80b2 	bne.w	800d346 <_dtoa_r+0x4fe>
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d1d3      	bne.n	800d18e <_dtoa_r+0x346>
 800d1e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d1e8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	f000 80b7 	beq.w	800d360 <_dtoa_r+0x518>
 800d1f2:	4b86      	ldr	r3, [pc, #536]	@ (800d40c <_dtoa_r+0x5c4>)
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	4620      	mov	r0, r4
 800d1f8:	4629      	mov	r1, r5
 800d1fa:	f7f3 fc8f 	bl	8000b1c <__aeabi_dcmplt>
 800d1fe:	2800      	cmp	r0, #0
 800d200:	f000 80ae 	beq.w	800d360 <_dtoa_r+0x518>
 800d204:	9b07      	ldr	r3, [sp, #28]
 800d206:	2b00      	cmp	r3, #0
 800d208:	f000 80aa 	beq.w	800d360 <_dtoa_r+0x518>
 800d20c:	9b00      	ldr	r3, [sp, #0]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	dd37      	ble.n	800d282 <_dtoa_r+0x43a>
 800d212:	1e7b      	subs	r3, r7, #1
 800d214:	9304      	str	r3, [sp, #16]
 800d216:	4620      	mov	r0, r4
 800d218:	4b7d      	ldr	r3, [pc, #500]	@ (800d410 <_dtoa_r+0x5c8>)
 800d21a:	2200      	movs	r2, #0
 800d21c:	4629      	mov	r1, r5
 800d21e:	f7f3 fa0b 	bl	8000638 <__aeabi_dmul>
 800d222:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d226:	9c00      	ldr	r4, [sp, #0]
 800d228:	3601      	adds	r6, #1
 800d22a:	4630      	mov	r0, r6
 800d22c:	f7f3 f99a 	bl	8000564 <__aeabi_i2d>
 800d230:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d234:	f7f3 fa00 	bl	8000638 <__aeabi_dmul>
 800d238:	4b76      	ldr	r3, [pc, #472]	@ (800d414 <_dtoa_r+0x5cc>)
 800d23a:	2200      	movs	r2, #0
 800d23c:	f7f3 f846 	bl	80002cc <__adddf3>
 800d240:	4605      	mov	r5, r0
 800d242:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d246:	2c00      	cmp	r4, #0
 800d248:	f040 808d 	bne.w	800d366 <_dtoa_r+0x51e>
 800d24c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d250:	4b71      	ldr	r3, [pc, #452]	@ (800d418 <_dtoa_r+0x5d0>)
 800d252:	2200      	movs	r2, #0
 800d254:	f7f3 f838 	bl	80002c8 <__aeabi_dsub>
 800d258:	4602      	mov	r2, r0
 800d25a:	460b      	mov	r3, r1
 800d25c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d260:	462a      	mov	r2, r5
 800d262:	4633      	mov	r3, r6
 800d264:	f7f3 fc78 	bl	8000b58 <__aeabi_dcmpgt>
 800d268:	2800      	cmp	r0, #0
 800d26a:	f040 828b 	bne.w	800d784 <_dtoa_r+0x93c>
 800d26e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d272:	462a      	mov	r2, r5
 800d274:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d278:	f7f3 fc50 	bl	8000b1c <__aeabi_dcmplt>
 800d27c:	2800      	cmp	r0, #0
 800d27e:	f040 8128 	bne.w	800d4d2 <_dtoa_r+0x68a>
 800d282:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d286:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d28a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	f2c0 815a 	blt.w	800d546 <_dtoa_r+0x6fe>
 800d292:	2f0e      	cmp	r7, #14
 800d294:	f300 8157 	bgt.w	800d546 <_dtoa_r+0x6fe>
 800d298:	4b5a      	ldr	r3, [pc, #360]	@ (800d404 <_dtoa_r+0x5bc>)
 800d29a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d29e:	ed93 7b00 	vldr	d7, [r3]
 800d2a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	ed8d 7b00 	vstr	d7, [sp]
 800d2aa:	da03      	bge.n	800d2b4 <_dtoa_r+0x46c>
 800d2ac:	9b07      	ldr	r3, [sp, #28]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	f340 8101 	ble.w	800d4b6 <_dtoa_r+0x66e>
 800d2b4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d2b8:	4656      	mov	r6, sl
 800d2ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d2be:	4620      	mov	r0, r4
 800d2c0:	4629      	mov	r1, r5
 800d2c2:	f7f3 fae3 	bl	800088c <__aeabi_ddiv>
 800d2c6:	f7f3 fc67 	bl	8000b98 <__aeabi_d2iz>
 800d2ca:	4680      	mov	r8, r0
 800d2cc:	f7f3 f94a 	bl	8000564 <__aeabi_i2d>
 800d2d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d2d4:	f7f3 f9b0 	bl	8000638 <__aeabi_dmul>
 800d2d8:	4602      	mov	r2, r0
 800d2da:	460b      	mov	r3, r1
 800d2dc:	4620      	mov	r0, r4
 800d2de:	4629      	mov	r1, r5
 800d2e0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d2e4:	f7f2 fff0 	bl	80002c8 <__aeabi_dsub>
 800d2e8:	f806 4b01 	strb.w	r4, [r6], #1
 800d2ec:	9d07      	ldr	r5, [sp, #28]
 800d2ee:	eba6 040a 	sub.w	r4, r6, sl
 800d2f2:	42a5      	cmp	r5, r4
 800d2f4:	4602      	mov	r2, r0
 800d2f6:	460b      	mov	r3, r1
 800d2f8:	f040 8117 	bne.w	800d52a <_dtoa_r+0x6e2>
 800d2fc:	f7f2 ffe6 	bl	80002cc <__adddf3>
 800d300:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d304:	4604      	mov	r4, r0
 800d306:	460d      	mov	r5, r1
 800d308:	f7f3 fc26 	bl	8000b58 <__aeabi_dcmpgt>
 800d30c:	2800      	cmp	r0, #0
 800d30e:	f040 80f9 	bne.w	800d504 <_dtoa_r+0x6bc>
 800d312:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d316:	4620      	mov	r0, r4
 800d318:	4629      	mov	r1, r5
 800d31a:	f7f3 fbf5 	bl	8000b08 <__aeabi_dcmpeq>
 800d31e:	b118      	cbz	r0, 800d328 <_dtoa_r+0x4e0>
 800d320:	f018 0f01 	tst.w	r8, #1
 800d324:	f040 80ee 	bne.w	800d504 <_dtoa_r+0x6bc>
 800d328:	4649      	mov	r1, r9
 800d32a:	4658      	mov	r0, fp
 800d32c:	f000 fc90 	bl	800dc50 <_Bfree>
 800d330:	2300      	movs	r3, #0
 800d332:	7033      	strb	r3, [r6, #0]
 800d334:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d336:	3701      	adds	r7, #1
 800d338:	601f      	str	r7, [r3, #0]
 800d33a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	f000 831d 	beq.w	800d97c <_dtoa_r+0xb34>
 800d342:	601e      	str	r6, [r3, #0]
 800d344:	e31a      	b.n	800d97c <_dtoa_r+0xb34>
 800d346:	07e2      	lsls	r2, r4, #31
 800d348:	d505      	bpl.n	800d356 <_dtoa_r+0x50e>
 800d34a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d34e:	f7f3 f973 	bl	8000638 <__aeabi_dmul>
 800d352:	3601      	adds	r6, #1
 800d354:	2301      	movs	r3, #1
 800d356:	1064      	asrs	r4, r4, #1
 800d358:	3508      	adds	r5, #8
 800d35a:	e73f      	b.n	800d1dc <_dtoa_r+0x394>
 800d35c:	2602      	movs	r6, #2
 800d35e:	e742      	b.n	800d1e6 <_dtoa_r+0x39e>
 800d360:	9c07      	ldr	r4, [sp, #28]
 800d362:	9704      	str	r7, [sp, #16]
 800d364:	e761      	b.n	800d22a <_dtoa_r+0x3e2>
 800d366:	4b27      	ldr	r3, [pc, #156]	@ (800d404 <_dtoa_r+0x5bc>)
 800d368:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d36a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d36e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d372:	4454      	add	r4, sl
 800d374:	2900      	cmp	r1, #0
 800d376:	d053      	beq.n	800d420 <_dtoa_r+0x5d8>
 800d378:	4928      	ldr	r1, [pc, #160]	@ (800d41c <_dtoa_r+0x5d4>)
 800d37a:	2000      	movs	r0, #0
 800d37c:	f7f3 fa86 	bl	800088c <__aeabi_ddiv>
 800d380:	4633      	mov	r3, r6
 800d382:	462a      	mov	r2, r5
 800d384:	f7f2 ffa0 	bl	80002c8 <__aeabi_dsub>
 800d388:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d38c:	4656      	mov	r6, sl
 800d38e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d392:	f7f3 fc01 	bl	8000b98 <__aeabi_d2iz>
 800d396:	4605      	mov	r5, r0
 800d398:	f7f3 f8e4 	bl	8000564 <__aeabi_i2d>
 800d39c:	4602      	mov	r2, r0
 800d39e:	460b      	mov	r3, r1
 800d3a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3a4:	f7f2 ff90 	bl	80002c8 <__aeabi_dsub>
 800d3a8:	3530      	adds	r5, #48	@ 0x30
 800d3aa:	4602      	mov	r2, r0
 800d3ac:	460b      	mov	r3, r1
 800d3ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d3b2:	f806 5b01 	strb.w	r5, [r6], #1
 800d3b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d3ba:	f7f3 fbaf 	bl	8000b1c <__aeabi_dcmplt>
 800d3be:	2800      	cmp	r0, #0
 800d3c0:	d171      	bne.n	800d4a6 <_dtoa_r+0x65e>
 800d3c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d3c6:	4911      	ldr	r1, [pc, #68]	@ (800d40c <_dtoa_r+0x5c4>)
 800d3c8:	2000      	movs	r0, #0
 800d3ca:	f7f2 ff7d 	bl	80002c8 <__aeabi_dsub>
 800d3ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d3d2:	f7f3 fba3 	bl	8000b1c <__aeabi_dcmplt>
 800d3d6:	2800      	cmp	r0, #0
 800d3d8:	f040 8095 	bne.w	800d506 <_dtoa_r+0x6be>
 800d3dc:	42a6      	cmp	r6, r4
 800d3de:	f43f af50 	beq.w	800d282 <_dtoa_r+0x43a>
 800d3e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d3e6:	4b0a      	ldr	r3, [pc, #40]	@ (800d410 <_dtoa_r+0x5c8>)
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	f7f3 f925 	bl	8000638 <__aeabi_dmul>
 800d3ee:	4b08      	ldr	r3, [pc, #32]	@ (800d410 <_dtoa_r+0x5c8>)
 800d3f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3fa:	f7f3 f91d 	bl	8000638 <__aeabi_dmul>
 800d3fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d402:	e7c4      	b.n	800d38e <_dtoa_r+0x546>
 800d404:	08010ec8 	.word	0x08010ec8
 800d408:	08010ea0 	.word	0x08010ea0
 800d40c:	3ff00000 	.word	0x3ff00000
 800d410:	40240000 	.word	0x40240000
 800d414:	401c0000 	.word	0x401c0000
 800d418:	40140000 	.word	0x40140000
 800d41c:	3fe00000 	.word	0x3fe00000
 800d420:	4631      	mov	r1, r6
 800d422:	4628      	mov	r0, r5
 800d424:	f7f3 f908 	bl	8000638 <__aeabi_dmul>
 800d428:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d42c:	9415      	str	r4, [sp, #84]	@ 0x54
 800d42e:	4656      	mov	r6, sl
 800d430:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d434:	f7f3 fbb0 	bl	8000b98 <__aeabi_d2iz>
 800d438:	4605      	mov	r5, r0
 800d43a:	f7f3 f893 	bl	8000564 <__aeabi_i2d>
 800d43e:	4602      	mov	r2, r0
 800d440:	460b      	mov	r3, r1
 800d442:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d446:	f7f2 ff3f 	bl	80002c8 <__aeabi_dsub>
 800d44a:	3530      	adds	r5, #48	@ 0x30
 800d44c:	f806 5b01 	strb.w	r5, [r6], #1
 800d450:	4602      	mov	r2, r0
 800d452:	460b      	mov	r3, r1
 800d454:	42a6      	cmp	r6, r4
 800d456:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d45a:	f04f 0200 	mov.w	r2, #0
 800d45e:	d124      	bne.n	800d4aa <_dtoa_r+0x662>
 800d460:	4bac      	ldr	r3, [pc, #688]	@ (800d714 <_dtoa_r+0x8cc>)
 800d462:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d466:	f7f2 ff31 	bl	80002cc <__adddf3>
 800d46a:	4602      	mov	r2, r0
 800d46c:	460b      	mov	r3, r1
 800d46e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d472:	f7f3 fb71 	bl	8000b58 <__aeabi_dcmpgt>
 800d476:	2800      	cmp	r0, #0
 800d478:	d145      	bne.n	800d506 <_dtoa_r+0x6be>
 800d47a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d47e:	49a5      	ldr	r1, [pc, #660]	@ (800d714 <_dtoa_r+0x8cc>)
 800d480:	2000      	movs	r0, #0
 800d482:	f7f2 ff21 	bl	80002c8 <__aeabi_dsub>
 800d486:	4602      	mov	r2, r0
 800d488:	460b      	mov	r3, r1
 800d48a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d48e:	f7f3 fb45 	bl	8000b1c <__aeabi_dcmplt>
 800d492:	2800      	cmp	r0, #0
 800d494:	f43f aef5 	beq.w	800d282 <_dtoa_r+0x43a>
 800d498:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d49a:	1e73      	subs	r3, r6, #1
 800d49c:	9315      	str	r3, [sp, #84]	@ 0x54
 800d49e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d4a2:	2b30      	cmp	r3, #48	@ 0x30
 800d4a4:	d0f8      	beq.n	800d498 <_dtoa_r+0x650>
 800d4a6:	9f04      	ldr	r7, [sp, #16]
 800d4a8:	e73e      	b.n	800d328 <_dtoa_r+0x4e0>
 800d4aa:	4b9b      	ldr	r3, [pc, #620]	@ (800d718 <_dtoa_r+0x8d0>)
 800d4ac:	f7f3 f8c4 	bl	8000638 <__aeabi_dmul>
 800d4b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d4b4:	e7bc      	b.n	800d430 <_dtoa_r+0x5e8>
 800d4b6:	d10c      	bne.n	800d4d2 <_dtoa_r+0x68a>
 800d4b8:	4b98      	ldr	r3, [pc, #608]	@ (800d71c <_dtoa_r+0x8d4>)
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d4c0:	f7f3 f8ba 	bl	8000638 <__aeabi_dmul>
 800d4c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d4c8:	f7f3 fb3c 	bl	8000b44 <__aeabi_dcmpge>
 800d4cc:	2800      	cmp	r0, #0
 800d4ce:	f000 8157 	beq.w	800d780 <_dtoa_r+0x938>
 800d4d2:	2400      	movs	r4, #0
 800d4d4:	4625      	mov	r5, r4
 800d4d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d4d8:	43db      	mvns	r3, r3
 800d4da:	9304      	str	r3, [sp, #16]
 800d4dc:	4656      	mov	r6, sl
 800d4de:	2700      	movs	r7, #0
 800d4e0:	4621      	mov	r1, r4
 800d4e2:	4658      	mov	r0, fp
 800d4e4:	f000 fbb4 	bl	800dc50 <_Bfree>
 800d4e8:	2d00      	cmp	r5, #0
 800d4ea:	d0dc      	beq.n	800d4a6 <_dtoa_r+0x65e>
 800d4ec:	b12f      	cbz	r7, 800d4fa <_dtoa_r+0x6b2>
 800d4ee:	42af      	cmp	r7, r5
 800d4f0:	d003      	beq.n	800d4fa <_dtoa_r+0x6b2>
 800d4f2:	4639      	mov	r1, r7
 800d4f4:	4658      	mov	r0, fp
 800d4f6:	f000 fbab 	bl	800dc50 <_Bfree>
 800d4fa:	4629      	mov	r1, r5
 800d4fc:	4658      	mov	r0, fp
 800d4fe:	f000 fba7 	bl	800dc50 <_Bfree>
 800d502:	e7d0      	b.n	800d4a6 <_dtoa_r+0x65e>
 800d504:	9704      	str	r7, [sp, #16]
 800d506:	4633      	mov	r3, r6
 800d508:	461e      	mov	r6, r3
 800d50a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d50e:	2a39      	cmp	r2, #57	@ 0x39
 800d510:	d107      	bne.n	800d522 <_dtoa_r+0x6da>
 800d512:	459a      	cmp	sl, r3
 800d514:	d1f8      	bne.n	800d508 <_dtoa_r+0x6c0>
 800d516:	9a04      	ldr	r2, [sp, #16]
 800d518:	3201      	adds	r2, #1
 800d51a:	9204      	str	r2, [sp, #16]
 800d51c:	2230      	movs	r2, #48	@ 0x30
 800d51e:	f88a 2000 	strb.w	r2, [sl]
 800d522:	781a      	ldrb	r2, [r3, #0]
 800d524:	3201      	adds	r2, #1
 800d526:	701a      	strb	r2, [r3, #0]
 800d528:	e7bd      	b.n	800d4a6 <_dtoa_r+0x65e>
 800d52a:	4b7b      	ldr	r3, [pc, #492]	@ (800d718 <_dtoa_r+0x8d0>)
 800d52c:	2200      	movs	r2, #0
 800d52e:	f7f3 f883 	bl	8000638 <__aeabi_dmul>
 800d532:	2200      	movs	r2, #0
 800d534:	2300      	movs	r3, #0
 800d536:	4604      	mov	r4, r0
 800d538:	460d      	mov	r5, r1
 800d53a:	f7f3 fae5 	bl	8000b08 <__aeabi_dcmpeq>
 800d53e:	2800      	cmp	r0, #0
 800d540:	f43f aebb 	beq.w	800d2ba <_dtoa_r+0x472>
 800d544:	e6f0      	b.n	800d328 <_dtoa_r+0x4e0>
 800d546:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d548:	2a00      	cmp	r2, #0
 800d54a:	f000 80db 	beq.w	800d704 <_dtoa_r+0x8bc>
 800d54e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d550:	2a01      	cmp	r2, #1
 800d552:	f300 80bf 	bgt.w	800d6d4 <_dtoa_r+0x88c>
 800d556:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d558:	2a00      	cmp	r2, #0
 800d55a:	f000 80b7 	beq.w	800d6cc <_dtoa_r+0x884>
 800d55e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d562:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d564:	4646      	mov	r6, r8
 800d566:	9a08      	ldr	r2, [sp, #32]
 800d568:	2101      	movs	r1, #1
 800d56a:	441a      	add	r2, r3
 800d56c:	4658      	mov	r0, fp
 800d56e:	4498      	add	r8, r3
 800d570:	9208      	str	r2, [sp, #32]
 800d572:	f000 fc6b 	bl	800de4c <__i2b>
 800d576:	4605      	mov	r5, r0
 800d578:	b15e      	cbz	r6, 800d592 <_dtoa_r+0x74a>
 800d57a:	9b08      	ldr	r3, [sp, #32]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	dd08      	ble.n	800d592 <_dtoa_r+0x74a>
 800d580:	42b3      	cmp	r3, r6
 800d582:	9a08      	ldr	r2, [sp, #32]
 800d584:	bfa8      	it	ge
 800d586:	4633      	movge	r3, r6
 800d588:	eba8 0803 	sub.w	r8, r8, r3
 800d58c:	1af6      	subs	r6, r6, r3
 800d58e:	1ad3      	subs	r3, r2, r3
 800d590:	9308      	str	r3, [sp, #32]
 800d592:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d594:	b1f3      	cbz	r3, 800d5d4 <_dtoa_r+0x78c>
 800d596:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d598:	2b00      	cmp	r3, #0
 800d59a:	f000 80b7 	beq.w	800d70c <_dtoa_r+0x8c4>
 800d59e:	b18c      	cbz	r4, 800d5c4 <_dtoa_r+0x77c>
 800d5a0:	4629      	mov	r1, r5
 800d5a2:	4622      	mov	r2, r4
 800d5a4:	4658      	mov	r0, fp
 800d5a6:	f000 fd11 	bl	800dfcc <__pow5mult>
 800d5aa:	464a      	mov	r2, r9
 800d5ac:	4601      	mov	r1, r0
 800d5ae:	4605      	mov	r5, r0
 800d5b0:	4658      	mov	r0, fp
 800d5b2:	f000 fc61 	bl	800de78 <__multiply>
 800d5b6:	4649      	mov	r1, r9
 800d5b8:	9004      	str	r0, [sp, #16]
 800d5ba:	4658      	mov	r0, fp
 800d5bc:	f000 fb48 	bl	800dc50 <_Bfree>
 800d5c0:	9b04      	ldr	r3, [sp, #16]
 800d5c2:	4699      	mov	r9, r3
 800d5c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5c6:	1b1a      	subs	r2, r3, r4
 800d5c8:	d004      	beq.n	800d5d4 <_dtoa_r+0x78c>
 800d5ca:	4649      	mov	r1, r9
 800d5cc:	4658      	mov	r0, fp
 800d5ce:	f000 fcfd 	bl	800dfcc <__pow5mult>
 800d5d2:	4681      	mov	r9, r0
 800d5d4:	2101      	movs	r1, #1
 800d5d6:	4658      	mov	r0, fp
 800d5d8:	f000 fc38 	bl	800de4c <__i2b>
 800d5dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5de:	4604      	mov	r4, r0
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	f000 81cf 	beq.w	800d984 <_dtoa_r+0xb3c>
 800d5e6:	461a      	mov	r2, r3
 800d5e8:	4601      	mov	r1, r0
 800d5ea:	4658      	mov	r0, fp
 800d5ec:	f000 fcee 	bl	800dfcc <__pow5mult>
 800d5f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5f2:	2b01      	cmp	r3, #1
 800d5f4:	4604      	mov	r4, r0
 800d5f6:	f300 8095 	bgt.w	800d724 <_dtoa_r+0x8dc>
 800d5fa:	9b02      	ldr	r3, [sp, #8]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	f040 8087 	bne.w	800d710 <_dtoa_r+0x8c8>
 800d602:	9b03      	ldr	r3, [sp, #12]
 800d604:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d608:	2b00      	cmp	r3, #0
 800d60a:	f040 8089 	bne.w	800d720 <_dtoa_r+0x8d8>
 800d60e:	9b03      	ldr	r3, [sp, #12]
 800d610:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d614:	0d1b      	lsrs	r3, r3, #20
 800d616:	051b      	lsls	r3, r3, #20
 800d618:	b12b      	cbz	r3, 800d626 <_dtoa_r+0x7de>
 800d61a:	9b08      	ldr	r3, [sp, #32]
 800d61c:	3301      	adds	r3, #1
 800d61e:	9308      	str	r3, [sp, #32]
 800d620:	f108 0801 	add.w	r8, r8, #1
 800d624:	2301      	movs	r3, #1
 800d626:	930a      	str	r3, [sp, #40]	@ 0x28
 800d628:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	f000 81b0 	beq.w	800d990 <_dtoa_r+0xb48>
 800d630:	6923      	ldr	r3, [r4, #16]
 800d632:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d636:	6918      	ldr	r0, [r3, #16]
 800d638:	f000 fbbc 	bl	800ddb4 <__hi0bits>
 800d63c:	f1c0 0020 	rsb	r0, r0, #32
 800d640:	9b08      	ldr	r3, [sp, #32]
 800d642:	4418      	add	r0, r3
 800d644:	f010 001f 	ands.w	r0, r0, #31
 800d648:	d077      	beq.n	800d73a <_dtoa_r+0x8f2>
 800d64a:	f1c0 0320 	rsb	r3, r0, #32
 800d64e:	2b04      	cmp	r3, #4
 800d650:	dd6b      	ble.n	800d72a <_dtoa_r+0x8e2>
 800d652:	9b08      	ldr	r3, [sp, #32]
 800d654:	f1c0 001c 	rsb	r0, r0, #28
 800d658:	4403      	add	r3, r0
 800d65a:	4480      	add	r8, r0
 800d65c:	4406      	add	r6, r0
 800d65e:	9308      	str	r3, [sp, #32]
 800d660:	f1b8 0f00 	cmp.w	r8, #0
 800d664:	dd05      	ble.n	800d672 <_dtoa_r+0x82a>
 800d666:	4649      	mov	r1, r9
 800d668:	4642      	mov	r2, r8
 800d66a:	4658      	mov	r0, fp
 800d66c:	f000 fd08 	bl	800e080 <__lshift>
 800d670:	4681      	mov	r9, r0
 800d672:	9b08      	ldr	r3, [sp, #32]
 800d674:	2b00      	cmp	r3, #0
 800d676:	dd05      	ble.n	800d684 <_dtoa_r+0x83c>
 800d678:	4621      	mov	r1, r4
 800d67a:	461a      	mov	r2, r3
 800d67c:	4658      	mov	r0, fp
 800d67e:	f000 fcff 	bl	800e080 <__lshift>
 800d682:	4604      	mov	r4, r0
 800d684:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d686:	2b00      	cmp	r3, #0
 800d688:	d059      	beq.n	800d73e <_dtoa_r+0x8f6>
 800d68a:	4621      	mov	r1, r4
 800d68c:	4648      	mov	r0, r9
 800d68e:	f000 fd63 	bl	800e158 <__mcmp>
 800d692:	2800      	cmp	r0, #0
 800d694:	da53      	bge.n	800d73e <_dtoa_r+0x8f6>
 800d696:	1e7b      	subs	r3, r7, #1
 800d698:	9304      	str	r3, [sp, #16]
 800d69a:	4649      	mov	r1, r9
 800d69c:	2300      	movs	r3, #0
 800d69e:	220a      	movs	r2, #10
 800d6a0:	4658      	mov	r0, fp
 800d6a2:	f000 faf7 	bl	800dc94 <__multadd>
 800d6a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d6a8:	4681      	mov	r9, r0
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	f000 8172 	beq.w	800d994 <_dtoa_r+0xb4c>
 800d6b0:	2300      	movs	r3, #0
 800d6b2:	4629      	mov	r1, r5
 800d6b4:	220a      	movs	r2, #10
 800d6b6:	4658      	mov	r0, fp
 800d6b8:	f000 faec 	bl	800dc94 <__multadd>
 800d6bc:	9b00      	ldr	r3, [sp, #0]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	4605      	mov	r5, r0
 800d6c2:	dc67      	bgt.n	800d794 <_dtoa_r+0x94c>
 800d6c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6c6:	2b02      	cmp	r3, #2
 800d6c8:	dc41      	bgt.n	800d74e <_dtoa_r+0x906>
 800d6ca:	e063      	b.n	800d794 <_dtoa_r+0x94c>
 800d6cc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d6ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d6d2:	e746      	b.n	800d562 <_dtoa_r+0x71a>
 800d6d4:	9b07      	ldr	r3, [sp, #28]
 800d6d6:	1e5c      	subs	r4, r3, #1
 800d6d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d6da:	42a3      	cmp	r3, r4
 800d6dc:	bfbf      	itttt	lt
 800d6de:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d6e0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d6e2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d6e4:	1ae3      	sublt	r3, r4, r3
 800d6e6:	bfb4      	ite	lt
 800d6e8:	18d2      	addlt	r2, r2, r3
 800d6ea:	1b1c      	subge	r4, r3, r4
 800d6ec:	9b07      	ldr	r3, [sp, #28]
 800d6ee:	bfbc      	itt	lt
 800d6f0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d6f2:	2400      	movlt	r4, #0
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	bfb5      	itete	lt
 800d6f8:	eba8 0603 	sublt.w	r6, r8, r3
 800d6fc:	9b07      	ldrge	r3, [sp, #28]
 800d6fe:	2300      	movlt	r3, #0
 800d700:	4646      	movge	r6, r8
 800d702:	e730      	b.n	800d566 <_dtoa_r+0x71e>
 800d704:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d706:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d708:	4646      	mov	r6, r8
 800d70a:	e735      	b.n	800d578 <_dtoa_r+0x730>
 800d70c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d70e:	e75c      	b.n	800d5ca <_dtoa_r+0x782>
 800d710:	2300      	movs	r3, #0
 800d712:	e788      	b.n	800d626 <_dtoa_r+0x7de>
 800d714:	3fe00000 	.word	0x3fe00000
 800d718:	40240000 	.word	0x40240000
 800d71c:	40140000 	.word	0x40140000
 800d720:	9b02      	ldr	r3, [sp, #8]
 800d722:	e780      	b.n	800d626 <_dtoa_r+0x7de>
 800d724:	2300      	movs	r3, #0
 800d726:	930a      	str	r3, [sp, #40]	@ 0x28
 800d728:	e782      	b.n	800d630 <_dtoa_r+0x7e8>
 800d72a:	d099      	beq.n	800d660 <_dtoa_r+0x818>
 800d72c:	9a08      	ldr	r2, [sp, #32]
 800d72e:	331c      	adds	r3, #28
 800d730:	441a      	add	r2, r3
 800d732:	4498      	add	r8, r3
 800d734:	441e      	add	r6, r3
 800d736:	9208      	str	r2, [sp, #32]
 800d738:	e792      	b.n	800d660 <_dtoa_r+0x818>
 800d73a:	4603      	mov	r3, r0
 800d73c:	e7f6      	b.n	800d72c <_dtoa_r+0x8e4>
 800d73e:	9b07      	ldr	r3, [sp, #28]
 800d740:	9704      	str	r7, [sp, #16]
 800d742:	2b00      	cmp	r3, #0
 800d744:	dc20      	bgt.n	800d788 <_dtoa_r+0x940>
 800d746:	9300      	str	r3, [sp, #0]
 800d748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d74a:	2b02      	cmp	r3, #2
 800d74c:	dd1e      	ble.n	800d78c <_dtoa_r+0x944>
 800d74e:	9b00      	ldr	r3, [sp, #0]
 800d750:	2b00      	cmp	r3, #0
 800d752:	f47f aec0 	bne.w	800d4d6 <_dtoa_r+0x68e>
 800d756:	4621      	mov	r1, r4
 800d758:	2205      	movs	r2, #5
 800d75a:	4658      	mov	r0, fp
 800d75c:	f000 fa9a 	bl	800dc94 <__multadd>
 800d760:	4601      	mov	r1, r0
 800d762:	4604      	mov	r4, r0
 800d764:	4648      	mov	r0, r9
 800d766:	f000 fcf7 	bl	800e158 <__mcmp>
 800d76a:	2800      	cmp	r0, #0
 800d76c:	f77f aeb3 	ble.w	800d4d6 <_dtoa_r+0x68e>
 800d770:	4656      	mov	r6, sl
 800d772:	2331      	movs	r3, #49	@ 0x31
 800d774:	f806 3b01 	strb.w	r3, [r6], #1
 800d778:	9b04      	ldr	r3, [sp, #16]
 800d77a:	3301      	adds	r3, #1
 800d77c:	9304      	str	r3, [sp, #16]
 800d77e:	e6ae      	b.n	800d4de <_dtoa_r+0x696>
 800d780:	9c07      	ldr	r4, [sp, #28]
 800d782:	9704      	str	r7, [sp, #16]
 800d784:	4625      	mov	r5, r4
 800d786:	e7f3      	b.n	800d770 <_dtoa_r+0x928>
 800d788:	9b07      	ldr	r3, [sp, #28]
 800d78a:	9300      	str	r3, [sp, #0]
 800d78c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d78e:	2b00      	cmp	r3, #0
 800d790:	f000 8104 	beq.w	800d99c <_dtoa_r+0xb54>
 800d794:	2e00      	cmp	r6, #0
 800d796:	dd05      	ble.n	800d7a4 <_dtoa_r+0x95c>
 800d798:	4629      	mov	r1, r5
 800d79a:	4632      	mov	r2, r6
 800d79c:	4658      	mov	r0, fp
 800d79e:	f000 fc6f 	bl	800e080 <__lshift>
 800d7a2:	4605      	mov	r5, r0
 800d7a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d05a      	beq.n	800d860 <_dtoa_r+0xa18>
 800d7aa:	6869      	ldr	r1, [r5, #4]
 800d7ac:	4658      	mov	r0, fp
 800d7ae:	f000 fa0f 	bl	800dbd0 <_Balloc>
 800d7b2:	4606      	mov	r6, r0
 800d7b4:	b928      	cbnz	r0, 800d7c2 <_dtoa_r+0x97a>
 800d7b6:	4b84      	ldr	r3, [pc, #528]	@ (800d9c8 <_dtoa_r+0xb80>)
 800d7b8:	4602      	mov	r2, r0
 800d7ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d7be:	f7ff bb5a 	b.w	800ce76 <_dtoa_r+0x2e>
 800d7c2:	692a      	ldr	r2, [r5, #16]
 800d7c4:	3202      	adds	r2, #2
 800d7c6:	0092      	lsls	r2, r2, #2
 800d7c8:	f105 010c 	add.w	r1, r5, #12
 800d7cc:	300c      	adds	r0, #12
 800d7ce:	f001 fef9 	bl	800f5c4 <memcpy>
 800d7d2:	2201      	movs	r2, #1
 800d7d4:	4631      	mov	r1, r6
 800d7d6:	4658      	mov	r0, fp
 800d7d8:	f000 fc52 	bl	800e080 <__lshift>
 800d7dc:	f10a 0301 	add.w	r3, sl, #1
 800d7e0:	9307      	str	r3, [sp, #28]
 800d7e2:	9b00      	ldr	r3, [sp, #0]
 800d7e4:	4453      	add	r3, sl
 800d7e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d7e8:	9b02      	ldr	r3, [sp, #8]
 800d7ea:	f003 0301 	and.w	r3, r3, #1
 800d7ee:	462f      	mov	r7, r5
 800d7f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d7f2:	4605      	mov	r5, r0
 800d7f4:	9b07      	ldr	r3, [sp, #28]
 800d7f6:	4621      	mov	r1, r4
 800d7f8:	3b01      	subs	r3, #1
 800d7fa:	4648      	mov	r0, r9
 800d7fc:	9300      	str	r3, [sp, #0]
 800d7fe:	f7ff fa99 	bl	800cd34 <quorem>
 800d802:	4639      	mov	r1, r7
 800d804:	9002      	str	r0, [sp, #8]
 800d806:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d80a:	4648      	mov	r0, r9
 800d80c:	f000 fca4 	bl	800e158 <__mcmp>
 800d810:	462a      	mov	r2, r5
 800d812:	9008      	str	r0, [sp, #32]
 800d814:	4621      	mov	r1, r4
 800d816:	4658      	mov	r0, fp
 800d818:	f000 fcba 	bl	800e190 <__mdiff>
 800d81c:	68c2      	ldr	r2, [r0, #12]
 800d81e:	4606      	mov	r6, r0
 800d820:	bb02      	cbnz	r2, 800d864 <_dtoa_r+0xa1c>
 800d822:	4601      	mov	r1, r0
 800d824:	4648      	mov	r0, r9
 800d826:	f000 fc97 	bl	800e158 <__mcmp>
 800d82a:	4602      	mov	r2, r0
 800d82c:	4631      	mov	r1, r6
 800d82e:	4658      	mov	r0, fp
 800d830:	920e      	str	r2, [sp, #56]	@ 0x38
 800d832:	f000 fa0d 	bl	800dc50 <_Bfree>
 800d836:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d838:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d83a:	9e07      	ldr	r6, [sp, #28]
 800d83c:	ea43 0102 	orr.w	r1, r3, r2
 800d840:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d842:	4319      	orrs	r1, r3
 800d844:	d110      	bne.n	800d868 <_dtoa_r+0xa20>
 800d846:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d84a:	d029      	beq.n	800d8a0 <_dtoa_r+0xa58>
 800d84c:	9b08      	ldr	r3, [sp, #32]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	dd02      	ble.n	800d858 <_dtoa_r+0xa10>
 800d852:	9b02      	ldr	r3, [sp, #8]
 800d854:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d858:	9b00      	ldr	r3, [sp, #0]
 800d85a:	f883 8000 	strb.w	r8, [r3]
 800d85e:	e63f      	b.n	800d4e0 <_dtoa_r+0x698>
 800d860:	4628      	mov	r0, r5
 800d862:	e7bb      	b.n	800d7dc <_dtoa_r+0x994>
 800d864:	2201      	movs	r2, #1
 800d866:	e7e1      	b.n	800d82c <_dtoa_r+0x9e4>
 800d868:	9b08      	ldr	r3, [sp, #32]
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	db04      	blt.n	800d878 <_dtoa_r+0xa30>
 800d86e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d870:	430b      	orrs	r3, r1
 800d872:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d874:	430b      	orrs	r3, r1
 800d876:	d120      	bne.n	800d8ba <_dtoa_r+0xa72>
 800d878:	2a00      	cmp	r2, #0
 800d87a:	dded      	ble.n	800d858 <_dtoa_r+0xa10>
 800d87c:	4649      	mov	r1, r9
 800d87e:	2201      	movs	r2, #1
 800d880:	4658      	mov	r0, fp
 800d882:	f000 fbfd 	bl	800e080 <__lshift>
 800d886:	4621      	mov	r1, r4
 800d888:	4681      	mov	r9, r0
 800d88a:	f000 fc65 	bl	800e158 <__mcmp>
 800d88e:	2800      	cmp	r0, #0
 800d890:	dc03      	bgt.n	800d89a <_dtoa_r+0xa52>
 800d892:	d1e1      	bne.n	800d858 <_dtoa_r+0xa10>
 800d894:	f018 0f01 	tst.w	r8, #1
 800d898:	d0de      	beq.n	800d858 <_dtoa_r+0xa10>
 800d89a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d89e:	d1d8      	bne.n	800d852 <_dtoa_r+0xa0a>
 800d8a0:	9a00      	ldr	r2, [sp, #0]
 800d8a2:	2339      	movs	r3, #57	@ 0x39
 800d8a4:	7013      	strb	r3, [r2, #0]
 800d8a6:	4633      	mov	r3, r6
 800d8a8:	461e      	mov	r6, r3
 800d8aa:	3b01      	subs	r3, #1
 800d8ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d8b0:	2a39      	cmp	r2, #57	@ 0x39
 800d8b2:	d052      	beq.n	800d95a <_dtoa_r+0xb12>
 800d8b4:	3201      	adds	r2, #1
 800d8b6:	701a      	strb	r2, [r3, #0]
 800d8b8:	e612      	b.n	800d4e0 <_dtoa_r+0x698>
 800d8ba:	2a00      	cmp	r2, #0
 800d8bc:	dd07      	ble.n	800d8ce <_dtoa_r+0xa86>
 800d8be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d8c2:	d0ed      	beq.n	800d8a0 <_dtoa_r+0xa58>
 800d8c4:	9a00      	ldr	r2, [sp, #0]
 800d8c6:	f108 0301 	add.w	r3, r8, #1
 800d8ca:	7013      	strb	r3, [r2, #0]
 800d8cc:	e608      	b.n	800d4e0 <_dtoa_r+0x698>
 800d8ce:	9b07      	ldr	r3, [sp, #28]
 800d8d0:	9a07      	ldr	r2, [sp, #28]
 800d8d2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d8d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d8d8:	4293      	cmp	r3, r2
 800d8da:	d028      	beq.n	800d92e <_dtoa_r+0xae6>
 800d8dc:	4649      	mov	r1, r9
 800d8de:	2300      	movs	r3, #0
 800d8e0:	220a      	movs	r2, #10
 800d8e2:	4658      	mov	r0, fp
 800d8e4:	f000 f9d6 	bl	800dc94 <__multadd>
 800d8e8:	42af      	cmp	r7, r5
 800d8ea:	4681      	mov	r9, r0
 800d8ec:	f04f 0300 	mov.w	r3, #0
 800d8f0:	f04f 020a 	mov.w	r2, #10
 800d8f4:	4639      	mov	r1, r7
 800d8f6:	4658      	mov	r0, fp
 800d8f8:	d107      	bne.n	800d90a <_dtoa_r+0xac2>
 800d8fa:	f000 f9cb 	bl	800dc94 <__multadd>
 800d8fe:	4607      	mov	r7, r0
 800d900:	4605      	mov	r5, r0
 800d902:	9b07      	ldr	r3, [sp, #28]
 800d904:	3301      	adds	r3, #1
 800d906:	9307      	str	r3, [sp, #28]
 800d908:	e774      	b.n	800d7f4 <_dtoa_r+0x9ac>
 800d90a:	f000 f9c3 	bl	800dc94 <__multadd>
 800d90e:	4629      	mov	r1, r5
 800d910:	4607      	mov	r7, r0
 800d912:	2300      	movs	r3, #0
 800d914:	220a      	movs	r2, #10
 800d916:	4658      	mov	r0, fp
 800d918:	f000 f9bc 	bl	800dc94 <__multadd>
 800d91c:	4605      	mov	r5, r0
 800d91e:	e7f0      	b.n	800d902 <_dtoa_r+0xaba>
 800d920:	9b00      	ldr	r3, [sp, #0]
 800d922:	2b00      	cmp	r3, #0
 800d924:	bfcc      	ite	gt
 800d926:	461e      	movgt	r6, r3
 800d928:	2601      	movle	r6, #1
 800d92a:	4456      	add	r6, sl
 800d92c:	2700      	movs	r7, #0
 800d92e:	4649      	mov	r1, r9
 800d930:	2201      	movs	r2, #1
 800d932:	4658      	mov	r0, fp
 800d934:	f000 fba4 	bl	800e080 <__lshift>
 800d938:	4621      	mov	r1, r4
 800d93a:	4681      	mov	r9, r0
 800d93c:	f000 fc0c 	bl	800e158 <__mcmp>
 800d940:	2800      	cmp	r0, #0
 800d942:	dcb0      	bgt.n	800d8a6 <_dtoa_r+0xa5e>
 800d944:	d102      	bne.n	800d94c <_dtoa_r+0xb04>
 800d946:	f018 0f01 	tst.w	r8, #1
 800d94a:	d1ac      	bne.n	800d8a6 <_dtoa_r+0xa5e>
 800d94c:	4633      	mov	r3, r6
 800d94e:	461e      	mov	r6, r3
 800d950:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d954:	2a30      	cmp	r2, #48	@ 0x30
 800d956:	d0fa      	beq.n	800d94e <_dtoa_r+0xb06>
 800d958:	e5c2      	b.n	800d4e0 <_dtoa_r+0x698>
 800d95a:	459a      	cmp	sl, r3
 800d95c:	d1a4      	bne.n	800d8a8 <_dtoa_r+0xa60>
 800d95e:	9b04      	ldr	r3, [sp, #16]
 800d960:	3301      	adds	r3, #1
 800d962:	9304      	str	r3, [sp, #16]
 800d964:	2331      	movs	r3, #49	@ 0x31
 800d966:	f88a 3000 	strb.w	r3, [sl]
 800d96a:	e5b9      	b.n	800d4e0 <_dtoa_r+0x698>
 800d96c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d96e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d9cc <_dtoa_r+0xb84>
 800d972:	b11b      	cbz	r3, 800d97c <_dtoa_r+0xb34>
 800d974:	f10a 0308 	add.w	r3, sl, #8
 800d978:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d97a:	6013      	str	r3, [r2, #0]
 800d97c:	4650      	mov	r0, sl
 800d97e:	b019      	add	sp, #100	@ 0x64
 800d980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d984:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d986:	2b01      	cmp	r3, #1
 800d988:	f77f ae37 	ble.w	800d5fa <_dtoa_r+0x7b2>
 800d98c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d98e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d990:	2001      	movs	r0, #1
 800d992:	e655      	b.n	800d640 <_dtoa_r+0x7f8>
 800d994:	9b00      	ldr	r3, [sp, #0]
 800d996:	2b00      	cmp	r3, #0
 800d998:	f77f aed6 	ble.w	800d748 <_dtoa_r+0x900>
 800d99c:	4656      	mov	r6, sl
 800d99e:	4621      	mov	r1, r4
 800d9a0:	4648      	mov	r0, r9
 800d9a2:	f7ff f9c7 	bl	800cd34 <quorem>
 800d9a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d9aa:	f806 8b01 	strb.w	r8, [r6], #1
 800d9ae:	9b00      	ldr	r3, [sp, #0]
 800d9b0:	eba6 020a 	sub.w	r2, r6, sl
 800d9b4:	4293      	cmp	r3, r2
 800d9b6:	ddb3      	ble.n	800d920 <_dtoa_r+0xad8>
 800d9b8:	4649      	mov	r1, r9
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	220a      	movs	r2, #10
 800d9be:	4658      	mov	r0, fp
 800d9c0:	f000 f968 	bl	800dc94 <__multadd>
 800d9c4:	4681      	mov	r9, r0
 800d9c6:	e7ea      	b.n	800d99e <_dtoa_r+0xb56>
 800d9c8:	08010e2a 	.word	0x08010e2a
 800d9cc:	08010dae 	.word	0x08010dae

0800d9d0 <_free_r>:
 800d9d0:	b538      	push	{r3, r4, r5, lr}
 800d9d2:	4605      	mov	r5, r0
 800d9d4:	2900      	cmp	r1, #0
 800d9d6:	d041      	beq.n	800da5c <_free_r+0x8c>
 800d9d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9dc:	1f0c      	subs	r4, r1, #4
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	bfb8      	it	lt
 800d9e2:	18e4      	addlt	r4, r4, r3
 800d9e4:	f000 f8e8 	bl	800dbb8 <__malloc_lock>
 800d9e8:	4a1d      	ldr	r2, [pc, #116]	@ (800da60 <_free_r+0x90>)
 800d9ea:	6813      	ldr	r3, [r2, #0]
 800d9ec:	b933      	cbnz	r3, 800d9fc <_free_r+0x2c>
 800d9ee:	6063      	str	r3, [r4, #4]
 800d9f0:	6014      	str	r4, [r2, #0]
 800d9f2:	4628      	mov	r0, r5
 800d9f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9f8:	f000 b8e4 	b.w	800dbc4 <__malloc_unlock>
 800d9fc:	42a3      	cmp	r3, r4
 800d9fe:	d908      	bls.n	800da12 <_free_r+0x42>
 800da00:	6820      	ldr	r0, [r4, #0]
 800da02:	1821      	adds	r1, r4, r0
 800da04:	428b      	cmp	r3, r1
 800da06:	bf01      	itttt	eq
 800da08:	6819      	ldreq	r1, [r3, #0]
 800da0a:	685b      	ldreq	r3, [r3, #4]
 800da0c:	1809      	addeq	r1, r1, r0
 800da0e:	6021      	streq	r1, [r4, #0]
 800da10:	e7ed      	b.n	800d9ee <_free_r+0x1e>
 800da12:	461a      	mov	r2, r3
 800da14:	685b      	ldr	r3, [r3, #4]
 800da16:	b10b      	cbz	r3, 800da1c <_free_r+0x4c>
 800da18:	42a3      	cmp	r3, r4
 800da1a:	d9fa      	bls.n	800da12 <_free_r+0x42>
 800da1c:	6811      	ldr	r1, [r2, #0]
 800da1e:	1850      	adds	r0, r2, r1
 800da20:	42a0      	cmp	r0, r4
 800da22:	d10b      	bne.n	800da3c <_free_r+0x6c>
 800da24:	6820      	ldr	r0, [r4, #0]
 800da26:	4401      	add	r1, r0
 800da28:	1850      	adds	r0, r2, r1
 800da2a:	4283      	cmp	r3, r0
 800da2c:	6011      	str	r1, [r2, #0]
 800da2e:	d1e0      	bne.n	800d9f2 <_free_r+0x22>
 800da30:	6818      	ldr	r0, [r3, #0]
 800da32:	685b      	ldr	r3, [r3, #4]
 800da34:	6053      	str	r3, [r2, #4]
 800da36:	4408      	add	r0, r1
 800da38:	6010      	str	r0, [r2, #0]
 800da3a:	e7da      	b.n	800d9f2 <_free_r+0x22>
 800da3c:	d902      	bls.n	800da44 <_free_r+0x74>
 800da3e:	230c      	movs	r3, #12
 800da40:	602b      	str	r3, [r5, #0]
 800da42:	e7d6      	b.n	800d9f2 <_free_r+0x22>
 800da44:	6820      	ldr	r0, [r4, #0]
 800da46:	1821      	adds	r1, r4, r0
 800da48:	428b      	cmp	r3, r1
 800da4a:	bf04      	itt	eq
 800da4c:	6819      	ldreq	r1, [r3, #0]
 800da4e:	685b      	ldreq	r3, [r3, #4]
 800da50:	6063      	str	r3, [r4, #4]
 800da52:	bf04      	itt	eq
 800da54:	1809      	addeq	r1, r1, r0
 800da56:	6021      	streq	r1, [r4, #0]
 800da58:	6054      	str	r4, [r2, #4]
 800da5a:	e7ca      	b.n	800d9f2 <_free_r+0x22>
 800da5c:	bd38      	pop	{r3, r4, r5, pc}
 800da5e:	bf00      	nop
 800da60:	20000b88 	.word	0x20000b88

0800da64 <malloc>:
 800da64:	4b02      	ldr	r3, [pc, #8]	@ (800da70 <malloc+0xc>)
 800da66:	4601      	mov	r1, r0
 800da68:	6818      	ldr	r0, [r3, #0]
 800da6a:	f000 b825 	b.w	800dab8 <_malloc_r>
 800da6e:	bf00      	nop
 800da70:	200000e8 	.word	0x200000e8

0800da74 <sbrk_aligned>:
 800da74:	b570      	push	{r4, r5, r6, lr}
 800da76:	4e0f      	ldr	r6, [pc, #60]	@ (800dab4 <sbrk_aligned+0x40>)
 800da78:	460c      	mov	r4, r1
 800da7a:	6831      	ldr	r1, [r6, #0]
 800da7c:	4605      	mov	r5, r0
 800da7e:	b911      	cbnz	r1, 800da86 <sbrk_aligned+0x12>
 800da80:	f001 fd90 	bl	800f5a4 <_sbrk_r>
 800da84:	6030      	str	r0, [r6, #0]
 800da86:	4621      	mov	r1, r4
 800da88:	4628      	mov	r0, r5
 800da8a:	f001 fd8b 	bl	800f5a4 <_sbrk_r>
 800da8e:	1c43      	adds	r3, r0, #1
 800da90:	d103      	bne.n	800da9a <sbrk_aligned+0x26>
 800da92:	f04f 34ff 	mov.w	r4, #4294967295
 800da96:	4620      	mov	r0, r4
 800da98:	bd70      	pop	{r4, r5, r6, pc}
 800da9a:	1cc4      	adds	r4, r0, #3
 800da9c:	f024 0403 	bic.w	r4, r4, #3
 800daa0:	42a0      	cmp	r0, r4
 800daa2:	d0f8      	beq.n	800da96 <sbrk_aligned+0x22>
 800daa4:	1a21      	subs	r1, r4, r0
 800daa6:	4628      	mov	r0, r5
 800daa8:	f001 fd7c 	bl	800f5a4 <_sbrk_r>
 800daac:	3001      	adds	r0, #1
 800daae:	d1f2      	bne.n	800da96 <sbrk_aligned+0x22>
 800dab0:	e7ef      	b.n	800da92 <sbrk_aligned+0x1e>
 800dab2:	bf00      	nop
 800dab4:	20000b84 	.word	0x20000b84

0800dab8 <_malloc_r>:
 800dab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dabc:	1ccd      	adds	r5, r1, #3
 800dabe:	f025 0503 	bic.w	r5, r5, #3
 800dac2:	3508      	adds	r5, #8
 800dac4:	2d0c      	cmp	r5, #12
 800dac6:	bf38      	it	cc
 800dac8:	250c      	movcc	r5, #12
 800daca:	2d00      	cmp	r5, #0
 800dacc:	4606      	mov	r6, r0
 800dace:	db01      	blt.n	800dad4 <_malloc_r+0x1c>
 800dad0:	42a9      	cmp	r1, r5
 800dad2:	d904      	bls.n	800dade <_malloc_r+0x26>
 800dad4:	230c      	movs	r3, #12
 800dad6:	6033      	str	r3, [r6, #0]
 800dad8:	2000      	movs	r0, #0
 800dada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dade:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dbb4 <_malloc_r+0xfc>
 800dae2:	f000 f869 	bl	800dbb8 <__malloc_lock>
 800dae6:	f8d8 3000 	ldr.w	r3, [r8]
 800daea:	461c      	mov	r4, r3
 800daec:	bb44      	cbnz	r4, 800db40 <_malloc_r+0x88>
 800daee:	4629      	mov	r1, r5
 800daf0:	4630      	mov	r0, r6
 800daf2:	f7ff ffbf 	bl	800da74 <sbrk_aligned>
 800daf6:	1c43      	adds	r3, r0, #1
 800daf8:	4604      	mov	r4, r0
 800dafa:	d158      	bne.n	800dbae <_malloc_r+0xf6>
 800dafc:	f8d8 4000 	ldr.w	r4, [r8]
 800db00:	4627      	mov	r7, r4
 800db02:	2f00      	cmp	r7, #0
 800db04:	d143      	bne.n	800db8e <_malloc_r+0xd6>
 800db06:	2c00      	cmp	r4, #0
 800db08:	d04b      	beq.n	800dba2 <_malloc_r+0xea>
 800db0a:	6823      	ldr	r3, [r4, #0]
 800db0c:	4639      	mov	r1, r7
 800db0e:	4630      	mov	r0, r6
 800db10:	eb04 0903 	add.w	r9, r4, r3
 800db14:	f001 fd46 	bl	800f5a4 <_sbrk_r>
 800db18:	4581      	cmp	r9, r0
 800db1a:	d142      	bne.n	800dba2 <_malloc_r+0xea>
 800db1c:	6821      	ldr	r1, [r4, #0]
 800db1e:	1a6d      	subs	r5, r5, r1
 800db20:	4629      	mov	r1, r5
 800db22:	4630      	mov	r0, r6
 800db24:	f7ff ffa6 	bl	800da74 <sbrk_aligned>
 800db28:	3001      	adds	r0, #1
 800db2a:	d03a      	beq.n	800dba2 <_malloc_r+0xea>
 800db2c:	6823      	ldr	r3, [r4, #0]
 800db2e:	442b      	add	r3, r5
 800db30:	6023      	str	r3, [r4, #0]
 800db32:	f8d8 3000 	ldr.w	r3, [r8]
 800db36:	685a      	ldr	r2, [r3, #4]
 800db38:	bb62      	cbnz	r2, 800db94 <_malloc_r+0xdc>
 800db3a:	f8c8 7000 	str.w	r7, [r8]
 800db3e:	e00f      	b.n	800db60 <_malloc_r+0xa8>
 800db40:	6822      	ldr	r2, [r4, #0]
 800db42:	1b52      	subs	r2, r2, r5
 800db44:	d420      	bmi.n	800db88 <_malloc_r+0xd0>
 800db46:	2a0b      	cmp	r2, #11
 800db48:	d917      	bls.n	800db7a <_malloc_r+0xc2>
 800db4a:	1961      	adds	r1, r4, r5
 800db4c:	42a3      	cmp	r3, r4
 800db4e:	6025      	str	r5, [r4, #0]
 800db50:	bf18      	it	ne
 800db52:	6059      	strne	r1, [r3, #4]
 800db54:	6863      	ldr	r3, [r4, #4]
 800db56:	bf08      	it	eq
 800db58:	f8c8 1000 	streq.w	r1, [r8]
 800db5c:	5162      	str	r2, [r4, r5]
 800db5e:	604b      	str	r3, [r1, #4]
 800db60:	4630      	mov	r0, r6
 800db62:	f000 f82f 	bl	800dbc4 <__malloc_unlock>
 800db66:	f104 000b 	add.w	r0, r4, #11
 800db6a:	1d23      	adds	r3, r4, #4
 800db6c:	f020 0007 	bic.w	r0, r0, #7
 800db70:	1ac2      	subs	r2, r0, r3
 800db72:	bf1c      	itt	ne
 800db74:	1a1b      	subne	r3, r3, r0
 800db76:	50a3      	strne	r3, [r4, r2]
 800db78:	e7af      	b.n	800dada <_malloc_r+0x22>
 800db7a:	6862      	ldr	r2, [r4, #4]
 800db7c:	42a3      	cmp	r3, r4
 800db7e:	bf0c      	ite	eq
 800db80:	f8c8 2000 	streq.w	r2, [r8]
 800db84:	605a      	strne	r2, [r3, #4]
 800db86:	e7eb      	b.n	800db60 <_malloc_r+0xa8>
 800db88:	4623      	mov	r3, r4
 800db8a:	6864      	ldr	r4, [r4, #4]
 800db8c:	e7ae      	b.n	800daec <_malloc_r+0x34>
 800db8e:	463c      	mov	r4, r7
 800db90:	687f      	ldr	r7, [r7, #4]
 800db92:	e7b6      	b.n	800db02 <_malloc_r+0x4a>
 800db94:	461a      	mov	r2, r3
 800db96:	685b      	ldr	r3, [r3, #4]
 800db98:	42a3      	cmp	r3, r4
 800db9a:	d1fb      	bne.n	800db94 <_malloc_r+0xdc>
 800db9c:	2300      	movs	r3, #0
 800db9e:	6053      	str	r3, [r2, #4]
 800dba0:	e7de      	b.n	800db60 <_malloc_r+0xa8>
 800dba2:	230c      	movs	r3, #12
 800dba4:	6033      	str	r3, [r6, #0]
 800dba6:	4630      	mov	r0, r6
 800dba8:	f000 f80c 	bl	800dbc4 <__malloc_unlock>
 800dbac:	e794      	b.n	800dad8 <_malloc_r+0x20>
 800dbae:	6005      	str	r5, [r0, #0]
 800dbb0:	e7d6      	b.n	800db60 <_malloc_r+0xa8>
 800dbb2:	bf00      	nop
 800dbb4:	20000b88 	.word	0x20000b88

0800dbb8 <__malloc_lock>:
 800dbb8:	4801      	ldr	r0, [pc, #4]	@ (800dbc0 <__malloc_lock+0x8>)
 800dbba:	f7ff b8b2 	b.w	800cd22 <__retarget_lock_acquire_recursive>
 800dbbe:	bf00      	nop
 800dbc0:	20000b80 	.word	0x20000b80

0800dbc4 <__malloc_unlock>:
 800dbc4:	4801      	ldr	r0, [pc, #4]	@ (800dbcc <__malloc_unlock+0x8>)
 800dbc6:	f7ff b8ad 	b.w	800cd24 <__retarget_lock_release_recursive>
 800dbca:	bf00      	nop
 800dbcc:	20000b80 	.word	0x20000b80

0800dbd0 <_Balloc>:
 800dbd0:	b570      	push	{r4, r5, r6, lr}
 800dbd2:	69c6      	ldr	r6, [r0, #28]
 800dbd4:	4604      	mov	r4, r0
 800dbd6:	460d      	mov	r5, r1
 800dbd8:	b976      	cbnz	r6, 800dbf8 <_Balloc+0x28>
 800dbda:	2010      	movs	r0, #16
 800dbdc:	f7ff ff42 	bl	800da64 <malloc>
 800dbe0:	4602      	mov	r2, r0
 800dbe2:	61e0      	str	r0, [r4, #28]
 800dbe4:	b920      	cbnz	r0, 800dbf0 <_Balloc+0x20>
 800dbe6:	4b18      	ldr	r3, [pc, #96]	@ (800dc48 <_Balloc+0x78>)
 800dbe8:	4818      	ldr	r0, [pc, #96]	@ (800dc4c <_Balloc+0x7c>)
 800dbea:	216b      	movs	r1, #107	@ 0x6b
 800dbec:	f001 fd00 	bl	800f5f0 <__assert_func>
 800dbf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dbf4:	6006      	str	r6, [r0, #0]
 800dbf6:	60c6      	str	r6, [r0, #12]
 800dbf8:	69e6      	ldr	r6, [r4, #28]
 800dbfa:	68f3      	ldr	r3, [r6, #12]
 800dbfc:	b183      	cbz	r3, 800dc20 <_Balloc+0x50>
 800dbfe:	69e3      	ldr	r3, [r4, #28]
 800dc00:	68db      	ldr	r3, [r3, #12]
 800dc02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dc06:	b9b8      	cbnz	r0, 800dc38 <_Balloc+0x68>
 800dc08:	2101      	movs	r1, #1
 800dc0a:	fa01 f605 	lsl.w	r6, r1, r5
 800dc0e:	1d72      	adds	r2, r6, #5
 800dc10:	0092      	lsls	r2, r2, #2
 800dc12:	4620      	mov	r0, r4
 800dc14:	f001 fd0a 	bl	800f62c <_calloc_r>
 800dc18:	b160      	cbz	r0, 800dc34 <_Balloc+0x64>
 800dc1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dc1e:	e00e      	b.n	800dc3e <_Balloc+0x6e>
 800dc20:	2221      	movs	r2, #33	@ 0x21
 800dc22:	2104      	movs	r1, #4
 800dc24:	4620      	mov	r0, r4
 800dc26:	f001 fd01 	bl	800f62c <_calloc_r>
 800dc2a:	69e3      	ldr	r3, [r4, #28]
 800dc2c:	60f0      	str	r0, [r6, #12]
 800dc2e:	68db      	ldr	r3, [r3, #12]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d1e4      	bne.n	800dbfe <_Balloc+0x2e>
 800dc34:	2000      	movs	r0, #0
 800dc36:	bd70      	pop	{r4, r5, r6, pc}
 800dc38:	6802      	ldr	r2, [r0, #0]
 800dc3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dc3e:	2300      	movs	r3, #0
 800dc40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dc44:	e7f7      	b.n	800dc36 <_Balloc+0x66>
 800dc46:	bf00      	nop
 800dc48:	08010dbb 	.word	0x08010dbb
 800dc4c:	08010e3b 	.word	0x08010e3b

0800dc50 <_Bfree>:
 800dc50:	b570      	push	{r4, r5, r6, lr}
 800dc52:	69c6      	ldr	r6, [r0, #28]
 800dc54:	4605      	mov	r5, r0
 800dc56:	460c      	mov	r4, r1
 800dc58:	b976      	cbnz	r6, 800dc78 <_Bfree+0x28>
 800dc5a:	2010      	movs	r0, #16
 800dc5c:	f7ff ff02 	bl	800da64 <malloc>
 800dc60:	4602      	mov	r2, r0
 800dc62:	61e8      	str	r0, [r5, #28]
 800dc64:	b920      	cbnz	r0, 800dc70 <_Bfree+0x20>
 800dc66:	4b09      	ldr	r3, [pc, #36]	@ (800dc8c <_Bfree+0x3c>)
 800dc68:	4809      	ldr	r0, [pc, #36]	@ (800dc90 <_Bfree+0x40>)
 800dc6a:	218f      	movs	r1, #143	@ 0x8f
 800dc6c:	f001 fcc0 	bl	800f5f0 <__assert_func>
 800dc70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dc74:	6006      	str	r6, [r0, #0]
 800dc76:	60c6      	str	r6, [r0, #12]
 800dc78:	b13c      	cbz	r4, 800dc8a <_Bfree+0x3a>
 800dc7a:	69eb      	ldr	r3, [r5, #28]
 800dc7c:	6862      	ldr	r2, [r4, #4]
 800dc7e:	68db      	ldr	r3, [r3, #12]
 800dc80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dc84:	6021      	str	r1, [r4, #0]
 800dc86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dc8a:	bd70      	pop	{r4, r5, r6, pc}
 800dc8c:	08010dbb 	.word	0x08010dbb
 800dc90:	08010e3b 	.word	0x08010e3b

0800dc94 <__multadd>:
 800dc94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc98:	690d      	ldr	r5, [r1, #16]
 800dc9a:	4607      	mov	r7, r0
 800dc9c:	460c      	mov	r4, r1
 800dc9e:	461e      	mov	r6, r3
 800dca0:	f101 0c14 	add.w	ip, r1, #20
 800dca4:	2000      	movs	r0, #0
 800dca6:	f8dc 3000 	ldr.w	r3, [ip]
 800dcaa:	b299      	uxth	r1, r3
 800dcac:	fb02 6101 	mla	r1, r2, r1, r6
 800dcb0:	0c1e      	lsrs	r6, r3, #16
 800dcb2:	0c0b      	lsrs	r3, r1, #16
 800dcb4:	fb02 3306 	mla	r3, r2, r6, r3
 800dcb8:	b289      	uxth	r1, r1
 800dcba:	3001      	adds	r0, #1
 800dcbc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dcc0:	4285      	cmp	r5, r0
 800dcc2:	f84c 1b04 	str.w	r1, [ip], #4
 800dcc6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dcca:	dcec      	bgt.n	800dca6 <__multadd+0x12>
 800dccc:	b30e      	cbz	r6, 800dd12 <__multadd+0x7e>
 800dcce:	68a3      	ldr	r3, [r4, #8]
 800dcd0:	42ab      	cmp	r3, r5
 800dcd2:	dc19      	bgt.n	800dd08 <__multadd+0x74>
 800dcd4:	6861      	ldr	r1, [r4, #4]
 800dcd6:	4638      	mov	r0, r7
 800dcd8:	3101      	adds	r1, #1
 800dcda:	f7ff ff79 	bl	800dbd0 <_Balloc>
 800dcde:	4680      	mov	r8, r0
 800dce0:	b928      	cbnz	r0, 800dcee <__multadd+0x5a>
 800dce2:	4602      	mov	r2, r0
 800dce4:	4b0c      	ldr	r3, [pc, #48]	@ (800dd18 <__multadd+0x84>)
 800dce6:	480d      	ldr	r0, [pc, #52]	@ (800dd1c <__multadd+0x88>)
 800dce8:	21ba      	movs	r1, #186	@ 0xba
 800dcea:	f001 fc81 	bl	800f5f0 <__assert_func>
 800dcee:	6922      	ldr	r2, [r4, #16]
 800dcf0:	3202      	adds	r2, #2
 800dcf2:	f104 010c 	add.w	r1, r4, #12
 800dcf6:	0092      	lsls	r2, r2, #2
 800dcf8:	300c      	adds	r0, #12
 800dcfa:	f001 fc63 	bl	800f5c4 <memcpy>
 800dcfe:	4621      	mov	r1, r4
 800dd00:	4638      	mov	r0, r7
 800dd02:	f7ff ffa5 	bl	800dc50 <_Bfree>
 800dd06:	4644      	mov	r4, r8
 800dd08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dd0c:	3501      	adds	r5, #1
 800dd0e:	615e      	str	r6, [r3, #20]
 800dd10:	6125      	str	r5, [r4, #16]
 800dd12:	4620      	mov	r0, r4
 800dd14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd18:	08010e2a 	.word	0x08010e2a
 800dd1c:	08010e3b 	.word	0x08010e3b

0800dd20 <__s2b>:
 800dd20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd24:	460c      	mov	r4, r1
 800dd26:	4615      	mov	r5, r2
 800dd28:	461f      	mov	r7, r3
 800dd2a:	2209      	movs	r2, #9
 800dd2c:	3308      	adds	r3, #8
 800dd2e:	4606      	mov	r6, r0
 800dd30:	fb93 f3f2 	sdiv	r3, r3, r2
 800dd34:	2100      	movs	r1, #0
 800dd36:	2201      	movs	r2, #1
 800dd38:	429a      	cmp	r2, r3
 800dd3a:	db09      	blt.n	800dd50 <__s2b+0x30>
 800dd3c:	4630      	mov	r0, r6
 800dd3e:	f7ff ff47 	bl	800dbd0 <_Balloc>
 800dd42:	b940      	cbnz	r0, 800dd56 <__s2b+0x36>
 800dd44:	4602      	mov	r2, r0
 800dd46:	4b19      	ldr	r3, [pc, #100]	@ (800ddac <__s2b+0x8c>)
 800dd48:	4819      	ldr	r0, [pc, #100]	@ (800ddb0 <__s2b+0x90>)
 800dd4a:	21d3      	movs	r1, #211	@ 0xd3
 800dd4c:	f001 fc50 	bl	800f5f0 <__assert_func>
 800dd50:	0052      	lsls	r2, r2, #1
 800dd52:	3101      	adds	r1, #1
 800dd54:	e7f0      	b.n	800dd38 <__s2b+0x18>
 800dd56:	9b08      	ldr	r3, [sp, #32]
 800dd58:	6143      	str	r3, [r0, #20]
 800dd5a:	2d09      	cmp	r5, #9
 800dd5c:	f04f 0301 	mov.w	r3, #1
 800dd60:	6103      	str	r3, [r0, #16]
 800dd62:	dd16      	ble.n	800dd92 <__s2b+0x72>
 800dd64:	f104 0909 	add.w	r9, r4, #9
 800dd68:	46c8      	mov	r8, r9
 800dd6a:	442c      	add	r4, r5
 800dd6c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dd70:	4601      	mov	r1, r0
 800dd72:	3b30      	subs	r3, #48	@ 0x30
 800dd74:	220a      	movs	r2, #10
 800dd76:	4630      	mov	r0, r6
 800dd78:	f7ff ff8c 	bl	800dc94 <__multadd>
 800dd7c:	45a0      	cmp	r8, r4
 800dd7e:	d1f5      	bne.n	800dd6c <__s2b+0x4c>
 800dd80:	f1a5 0408 	sub.w	r4, r5, #8
 800dd84:	444c      	add	r4, r9
 800dd86:	1b2d      	subs	r5, r5, r4
 800dd88:	1963      	adds	r3, r4, r5
 800dd8a:	42bb      	cmp	r3, r7
 800dd8c:	db04      	blt.n	800dd98 <__s2b+0x78>
 800dd8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd92:	340a      	adds	r4, #10
 800dd94:	2509      	movs	r5, #9
 800dd96:	e7f6      	b.n	800dd86 <__s2b+0x66>
 800dd98:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dd9c:	4601      	mov	r1, r0
 800dd9e:	3b30      	subs	r3, #48	@ 0x30
 800dda0:	220a      	movs	r2, #10
 800dda2:	4630      	mov	r0, r6
 800dda4:	f7ff ff76 	bl	800dc94 <__multadd>
 800dda8:	e7ee      	b.n	800dd88 <__s2b+0x68>
 800ddaa:	bf00      	nop
 800ddac:	08010e2a 	.word	0x08010e2a
 800ddb0:	08010e3b 	.word	0x08010e3b

0800ddb4 <__hi0bits>:
 800ddb4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ddb8:	4603      	mov	r3, r0
 800ddba:	bf36      	itet	cc
 800ddbc:	0403      	lslcc	r3, r0, #16
 800ddbe:	2000      	movcs	r0, #0
 800ddc0:	2010      	movcc	r0, #16
 800ddc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ddc6:	bf3c      	itt	cc
 800ddc8:	021b      	lslcc	r3, r3, #8
 800ddca:	3008      	addcc	r0, #8
 800ddcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ddd0:	bf3c      	itt	cc
 800ddd2:	011b      	lslcc	r3, r3, #4
 800ddd4:	3004      	addcc	r0, #4
 800ddd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ddda:	bf3c      	itt	cc
 800dddc:	009b      	lslcc	r3, r3, #2
 800ddde:	3002      	addcc	r0, #2
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	db05      	blt.n	800ddf0 <__hi0bits+0x3c>
 800dde4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dde8:	f100 0001 	add.w	r0, r0, #1
 800ddec:	bf08      	it	eq
 800ddee:	2020      	moveq	r0, #32
 800ddf0:	4770      	bx	lr

0800ddf2 <__lo0bits>:
 800ddf2:	6803      	ldr	r3, [r0, #0]
 800ddf4:	4602      	mov	r2, r0
 800ddf6:	f013 0007 	ands.w	r0, r3, #7
 800ddfa:	d00b      	beq.n	800de14 <__lo0bits+0x22>
 800ddfc:	07d9      	lsls	r1, r3, #31
 800ddfe:	d421      	bmi.n	800de44 <__lo0bits+0x52>
 800de00:	0798      	lsls	r0, r3, #30
 800de02:	bf49      	itett	mi
 800de04:	085b      	lsrmi	r3, r3, #1
 800de06:	089b      	lsrpl	r3, r3, #2
 800de08:	2001      	movmi	r0, #1
 800de0a:	6013      	strmi	r3, [r2, #0]
 800de0c:	bf5c      	itt	pl
 800de0e:	6013      	strpl	r3, [r2, #0]
 800de10:	2002      	movpl	r0, #2
 800de12:	4770      	bx	lr
 800de14:	b299      	uxth	r1, r3
 800de16:	b909      	cbnz	r1, 800de1c <__lo0bits+0x2a>
 800de18:	0c1b      	lsrs	r3, r3, #16
 800de1a:	2010      	movs	r0, #16
 800de1c:	b2d9      	uxtb	r1, r3
 800de1e:	b909      	cbnz	r1, 800de24 <__lo0bits+0x32>
 800de20:	3008      	adds	r0, #8
 800de22:	0a1b      	lsrs	r3, r3, #8
 800de24:	0719      	lsls	r1, r3, #28
 800de26:	bf04      	itt	eq
 800de28:	091b      	lsreq	r3, r3, #4
 800de2a:	3004      	addeq	r0, #4
 800de2c:	0799      	lsls	r1, r3, #30
 800de2e:	bf04      	itt	eq
 800de30:	089b      	lsreq	r3, r3, #2
 800de32:	3002      	addeq	r0, #2
 800de34:	07d9      	lsls	r1, r3, #31
 800de36:	d403      	bmi.n	800de40 <__lo0bits+0x4e>
 800de38:	085b      	lsrs	r3, r3, #1
 800de3a:	f100 0001 	add.w	r0, r0, #1
 800de3e:	d003      	beq.n	800de48 <__lo0bits+0x56>
 800de40:	6013      	str	r3, [r2, #0]
 800de42:	4770      	bx	lr
 800de44:	2000      	movs	r0, #0
 800de46:	4770      	bx	lr
 800de48:	2020      	movs	r0, #32
 800de4a:	4770      	bx	lr

0800de4c <__i2b>:
 800de4c:	b510      	push	{r4, lr}
 800de4e:	460c      	mov	r4, r1
 800de50:	2101      	movs	r1, #1
 800de52:	f7ff febd 	bl	800dbd0 <_Balloc>
 800de56:	4602      	mov	r2, r0
 800de58:	b928      	cbnz	r0, 800de66 <__i2b+0x1a>
 800de5a:	4b05      	ldr	r3, [pc, #20]	@ (800de70 <__i2b+0x24>)
 800de5c:	4805      	ldr	r0, [pc, #20]	@ (800de74 <__i2b+0x28>)
 800de5e:	f240 1145 	movw	r1, #325	@ 0x145
 800de62:	f001 fbc5 	bl	800f5f0 <__assert_func>
 800de66:	2301      	movs	r3, #1
 800de68:	6144      	str	r4, [r0, #20]
 800de6a:	6103      	str	r3, [r0, #16]
 800de6c:	bd10      	pop	{r4, pc}
 800de6e:	bf00      	nop
 800de70:	08010e2a 	.word	0x08010e2a
 800de74:	08010e3b 	.word	0x08010e3b

0800de78 <__multiply>:
 800de78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de7c:	4614      	mov	r4, r2
 800de7e:	690a      	ldr	r2, [r1, #16]
 800de80:	6923      	ldr	r3, [r4, #16]
 800de82:	429a      	cmp	r2, r3
 800de84:	bfa8      	it	ge
 800de86:	4623      	movge	r3, r4
 800de88:	460f      	mov	r7, r1
 800de8a:	bfa4      	itt	ge
 800de8c:	460c      	movge	r4, r1
 800de8e:	461f      	movge	r7, r3
 800de90:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800de94:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800de98:	68a3      	ldr	r3, [r4, #8]
 800de9a:	6861      	ldr	r1, [r4, #4]
 800de9c:	eb0a 0609 	add.w	r6, sl, r9
 800dea0:	42b3      	cmp	r3, r6
 800dea2:	b085      	sub	sp, #20
 800dea4:	bfb8      	it	lt
 800dea6:	3101      	addlt	r1, #1
 800dea8:	f7ff fe92 	bl	800dbd0 <_Balloc>
 800deac:	b930      	cbnz	r0, 800debc <__multiply+0x44>
 800deae:	4602      	mov	r2, r0
 800deb0:	4b44      	ldr	r3, [pc, #272]	@ (800dfc4 <__multiply+0x14c>)
 800deb2:	4845      	ldr	r0, [pc, #276]	@ (800dfc8 <__multiply+0x150>)
 800deb4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800deb8:	f001 fb9a 	bl	800f5f0 <__assert_func>
 800debc:	f100 0514 	add.w	r5, r0, #20
 800dec0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dec4:	462b      	mov	r3, r5
 800dec6:	2200      	movs	r2, #0
 800dec8:	4543      	cmp	r3, r8
 800deca:	d321      	bcc.n	800df10 <__multiply+0x98>
 800decc:	f107 0114 	add.w	r1, r7, #20
 800ded0:	f104 0214 	add.w	r2, r4, #20
 800ded4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ded8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800dedc:	9302      	str	r3, [sp, #8]
 800dede:	1b13      	subs	r3, r2, r4
 800dee0:	3b15      	subs	r3, #21
 800dee2:	f023 0303 	bic.w	r3, r3, #3
 800dee6:	3304      	adds	r3, #4
 800dee8:	f104 0715 	add.w	r7, r4, #21
 800deec:	42ba      	cmp	r2, r7
 800deee:	bf38      	it	cc
 800def0:	2304      	movcc	r3, #4
 800def2:	9301      	str	r3, [sp, #4]
 800def4:	9b02      	ldr	r3, [sp, #8]
 800def6:	9103      	str	r1, [sp, #12]
 800def8:	428b      	cmp	r3, r1
 800defa:	d80c      	bhi.n	800df16 <__multiply+0x9e>
 800defc:	2e00      	cmp	r6, #0
 800defe:	dd03      	ble.n	800df08 <__multiply+0x90>
 800df00:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800df04:	2b00      	cmp	r3, #0
 800df06:	d05b      	beq.n	800dfc0 <__multiply+0x148>
 800df08:	6106      	str	r6, [r0, #16]
 800df0a:	b005      	add	sp, #20
 800df0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df10:	f843 2b04 	str.w	r2, [r3], #4
 800df14:	e7d8      	b.n	800dec8 <__multiply+0x50>
 800df16:	f8b1 a000 	ldrh.w	sl, [r1]
 800df1a:	f1ba 0f00 	cmp.w	sl, #0
 800df1e:	d024      	beq.n	800df6a <__multiply+0xf2>
 800df20:	f104 0e14 	add.w	lr, r4, #20
 800df24:	46a9      	mov	r9, r5
 800df26:	f04f 0c00 	mov.w	ip, #0
 800df2a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800df2e:	f8d9 3000 	ldr.w	r3, [r9]
 800df32:	fa1f fb87 	uxth.w	fp, r7
 800df36:	b29b      	uxth	r3, r3
 800df38:	fb0a 330b 	mla	r3, sl, fp, r3
 800df3c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800df40:	f8d9 7000 	ldr.w	r7, [r9]
 800df44:	4463      	add	r3, ip
 800df46:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800df4a:	fb0a c70b 	mla	r7, sl, fp, ip
 800df4e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800df52:	b29b      	uxth	r3, r3
 800df54:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800df58:	4572      	cmp	r2, lr
 800df5a:	f849 3b04 	str.w	r3, [r9], #4
 800df5e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800df62:	d8e2      	bhi.n	800df2a <__multiply+0xb2>
 800df64:	9b01      	ldr	r3, [sp, #4]
 800df66:	f845 c003 	str.w	ip, [r5, r3]
 800df6a:	9b03      	ldr	r3, [sp, #12]
 800df6c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800df70:	3104      	adds	r1, #4
 800df72:	f1b9 0f00 	cmp.w	r9, #0
 800df76:	d021      	beq.n	800dfbc <__multiply+0x144>
 800df78:	682b      	ldr	r3, [r5, #0]
 800df7a:	f104 0c14 	add.w	ip, r4, #20
 800df7e:	46ae      	mov	lr, r5
 800df80:	f04f 0a00 	mov.w	sl, #0
 800df84:	f8bc b000 	ldrh.w	fp, [ip]
 800df88:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800df8c:	fb09 770b 	mla	r7, r9, fp, r7
 800df90:	4457      	add	r7, sl
 800df92:	b29b      	uxth	r3, r3
 800df94:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800df98:	f84e 3b04 	str.w	r3, [lr], #4
 800df9c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dfa0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dfa4:	f8be 3000 	ldrh.w	r3, [lr]
 800dfa8:	fb09 330a 	mla	r3, r9, sl, r3
 800dfac:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800dfb0:	4562      	cmp	r2, ip
 800dfb2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dfb6:	d8e5      	bhi.n	800df84 <__multiply+0x10c>
 800dfb8:	9f01      	ldr	r7, [sp, #4]
 800dfba:	51eb      	str	r3, [r5, r7]
 800dfbc:	3504      	adds	r5, #4
 800dfbe:	e799      	b.n	800def4 <__multiply+0x7c>
 800dfc0:	3e01      	subs	r6, #1
 800dfc2:	e79b      	b.n	800defc <__multiply+0x84>
 800dfc4:	08010e2a 	.word	0x08010e2a
 800dfc8:	08010e3b 	.word	0x08010e3b

0800dfcc <__pow5mult>:
 800dfcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dfd0:	4615      	mov	r5, r2
 800dfd2:	f012 0203 	ands.w	r2, r2, #3
 800dfd6:	4607      	mov	r7, r0
 800dfd8:	460e      	mov	r6, r1
 800dfda:	d007      	beq.n	800dfec <__pow5mult+0x20>
 800dfdc:	4c25      	ldr	r4, [pc, #148]	@ (800e074 <__pow5mult+0xa8>)
 800dfde:	3a01      	subs	r2, #1
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dfe6:	f7ff fe55 	bl	800dc94 <__multadd>
 800dfea:	4606      	mov	r6, r0
 800dfec:	10ad      	asrs	r5, r5, #2
 800dfee:	d03d      	beq.n	800e06c <__pow5mult+0xa0>
 800dff0:	69fc      	ldr	r4, [r7, #28]
 800dff2:	b97c      	cbnz	r4, 800e014 <__pow5mult+0x48>
 800dff4:	2010      	movs	r0, #16
 800dff6:	f7ff fd35 	bl	800da64 <malloc>
 800dffa:	4602      	mov	r2, r0
 800dffc:	61f8      	str	r0, [r7, #28]
 800dffe:	b928      	cbnz	r0, 800e00c <__pow5mult+0x40>
 800e000:	4b1d      	ldr	r3, [pc, #116]	@ (800e078 <__pow5mult+0xac>)
 800e002:	481e      	ldr	r0, [pc, #120]	@ (800e07c <__pow5mult+0xb0>)
 800e004:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e008:	f001 faf2 	bl	800f5f0 <__assert_func>
 800e00c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e010:	6004      	str	r4, [r0, #0]
 800e012:	60c4      	str	r4, [r0, #12]
 800e014:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e018:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e01c:	b94c      	cbnz	r4, 800e032 <__pow5mult+0x66>
 800e01e:	f240 2171 	movw	r1, #625	@ 0x271
 800e022:	4638      	mov	r0, r7
 800e024:	f7ff ff12 	bl	800de4c <__i2b>
 800e028:	2300      	movs	r3, #0
 800e02a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e02e:	4604      	mov	r4, r0
 800e030:	6003      	str	r3, [r0, #0]
 800e032:	f04f 0900 	mov.w	r9, #0
 800e036:	07eb      	lsls	r3, r5, #31
 800e038:	d50a      	bpl.n	800e050 <__pow5mult+0x84>
 800e03a:	4631      	mov	r1, r6
 800e03c:	4622      	mov	r2, r4
 800e03e:	4638      	mov	r0, r7
 800e040:	f7ff ff1a 	bl	800de78 <__multiply>
 800e044:	4631      	mov	r1, r6
 800e046:	4680      	mov	r8, r0
 800e048:	4638      	mov	r0, r7
 800e04a:	f7ff fe01 	bl	800dc50 <_Bfree>
 800e04e:	4646      	mov	r6, r8
 800e050:	106d      	asrs	r5, r5, #1
 800e052:	d00b      	beq.n	800e06c <__pow5mult+0xa0>
 800e054:	6820      	ldr	r0, [r4, #0]
 800e056:	b938      	cbnz	r0, 800e068 <__pow5mult+0x9c>
 800e058:	4622      	mov	r2, r4
 800e05a:	4621      	mov	r1, r4
 800e05c:	4638      	mov	r0, r7
 800e05e:	f7ff ff0b 	bl	800de78 <__multiply>
 800e062:	6020      	str	r0, [r4, #0]
 800e064:	f8c0 9000 	str.w	r9, [r0]
 800e068:	4604      	mov	r4, r0
 800e06a:	e7e4      	b.n	800e036 <__pow5mult+0x6a>
 800e06c:	4630      	mov	r0, r6
 800e06e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e072:	bf00      	nop
 800e074:	08010e94 	.word	0x08010e94
 800e078:	08010dbb 	.word	0x08010dbb
 800e07c:	08010e3b 	.word	0x08010e3b

0800e080 <__lshift>:
 800e080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e084:	460c      	mov	r4, r1
 800e086:	6849      	ldr	r1, [r1, #4]
 800e088:	6923      	ldr	r3, [r4, #16]
 800e08a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e08e:	68a3      	ldr	r3, [r4, #8]
 800e090:	4607      	mov	r7, r0
 800e092:	4691      	mov	r9, r2
 800e094:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e098:	f108 0601 	add.w	r6, r8, #1
 800e09c:	42b3      	cmp	r3, r6
 800e09e:	db0b      	blt.n	800e0b8 <__lshift+0x38>
 800e0a0:	4638      	mov	r0, r7
 800e0a2:	f7ff fd95 	bl	800dbd0 <_Balloc>
 800e0a6:	4605      	mov	r5, r0
 800e0a8:	b948      	cbnz	r0, 800e0be <__lshift+0x3e>
 800e0aa:	4602      	mov	r2, r0
 800e0ac:	4b28      	ldr	r3, [pc, #160]	@ (800e150 <__lshift+0xd0>)
 800e0ae:	4829      	ldr	r0, [pc, #164]	@ (800e154 <__lshift+0xd4>)
 800e0b0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e0b4:	f001 fa9c 	bl	800f5f0 <__assert_func>
 800e0b8:	3101      	adds	r1, #1
 800e0ba:	005b      	lsls	r3, r3, #1
 800e0bc:	e7ee      	b.n	800e09c <__lshift+0x1c>
 800e0be:	2300      	movs	r3, #0
 800e0c0:	f100 0114 	add.w	r1, r0, #20
 800e0c4:	f100 0210 	add.w	r2, r0, #16
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	4553      	cmp	r3, sl
 800e0cc:	db33      	blt.n	800e136 <__lshift+0xb6>
 800e0ce:	6920      	ldr	r0, [r4, #16]
 800e0d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e0d4:	f104 0314 	add.w	r3, r4, #20
 800e0d8:	f019 091f 	ands.w	r9, r9, #31
 800e0dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e0e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e0e4:	d02b      	beq.n	800e13e <__lshift+0xbe>
 800e0e6:	f1c9 0e20 	rsb	lr, r9, #32
 800e0ea:	468a      	mov	sl, r1
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	6818      	ldr	r0, [r3, #0]
 800e0f0:	fa00 f009 	lsl.w	r0, r0, r9
 800e0f4:	4310      	orrs	r0, r2
 800e0f6:	f84a 0b04 	str.w	r0, [sl], #4
 800e0fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0fe:	459c      	cmp	ip, r3
 800e100:	fa22 f20e 	lsr.w	r2, r2, lr
 800e104:	d8f3      	bhi.n	800e0ee <__lshift+0x6e>
 800e106:	ebac 0304 	sub.w	r3, ip, r4
 800e10a:	3b15      	subs	r3, #21
 800e10c:	f023 0303 	bic.w	r3, r3, #3
 800e110:	3304      	adds	r3, #4
 800e112:	f104 0015 	add.w	r0, r4, #21
 800e116:	4584      	cmp	ip, r0
 800e118:	bf38      	it	cc
 800e11a:	2304      	movcc	r3, #4
 800e11c:	50ca      	str	r2, [r1, r3]
 800e11e:	b10a      	cbz	r2, 800e124 <__lshift+0xa4>
 800e120:	f108 0602 	add.w	r6, r8, #2
 800e124:	3e01      	subs	r6, #1
 800e126:	4638      	mov	r0, r7
 800e128:	612e      	str	r6, [r5, #16]
 800e12a:	4621      	mov	r1, r4
 800e12c:	f7ff fd90 	bl	800dc50 <_Bfree>
 800e130:	4628      	mov	r0, r5
 800e132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e136:	f842 0f04 	str.w	r0, [r2, #4]!
 800e13a:	3301      	adds	r3, #1
 800e13c:	e7c5      	b.n	800e0ca <__lshift+0x4a>
 800e13e:	3904      	subs	r1, #4
 800e140:	f853 2b04 	ldr.w	r2, [r3], #4
 800e144:	f841 2f04 	str.w	r2, [r1, #4]!
 800e148:	459c      	cmp	ip, r3
 800e14a:	d8f9      	bhi.n	800e140 <__lshift+0xc0>
 800e14c:	e7ea      	b.n	800e124 <__lshift+0xa4>
 800e14e:	bf00      	nop
 800e150:	08010e2a 	.word	0x08010e2a
 800e154:	08010e3b 	.word	0x08010e3b

0800e158 <__mcmp>:
 800e158:	690a      	ldr	r2, [r1, #16]
 800e15a:	4603      	mov	r3, r0
 800e15c:	6900      	ldr	r0, [r0, #16]
 800e15e:	1a80      	subs	r0, r0, r2
 800e160:	b530      	push	{r4, r5, lr}
 800e162:	d10e      	bne.n	800e182 <__mcmp+0x2a>
 800e164:	3314      	adds	r3, #20
 800e166:	3114      	adds	r1, #20
 800e168:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e16c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e170:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e174:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e178:	4295      	cmp	r5, r2
 800e17a:	d003      	beq.n	800e184 <__mcmp+0x2c>
 800e17c:	d205      	bcs.n	800e18a <__mcmp+0x32>
 800e17e:	f04f 30ff 	mov.w	r0, #4294967295
 800e182:	bd30      	pop	{r4, r5, pc}
 800e184:	42a3      	cmp	r3, r4
 800e186:	d3f3      	bcc.n	800e170 <__mcmp+0x18>
 800e188:	e7fb      	b.n	800e182 <__mcmp+0x2a>
 800e18a:	2001      	movs	r0, #1
 800e18c:	e7f9      	b.n	800e182 <__mcmp+0x2a>
	...

0800e190 <__mdiff>:
 800e190:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e194:	4689      	mov	r9, r1
 800e196:	4606      	mov	r6, r0
 800e198:	4611      	mov	r1, r2
 800e19a:	4648      	mov	r0, r9
 800e19c:	4614      	mov	r4, r2
 800e19e:	f7ff ffdb 	bl	800e158 <__mcmp>
 800e1a2:	1e05      	subs	r5, r0, #0
 800e1a4:	d112      	bne.n	800e1cc <__mdiff+0x3c>
 800e1a6:	4629      	mov	r1, r5
 800e1a8:	4630      	mov	r0, r6
 800e1aa:	f7ff fd11 	bl	800dbd0 <_Balloc>
 800e1ae:	4602      	mov	r2, r0
 800e1b0:	b928      	cbnz	r0, 800e1be <__mdiff+0x2e>
 800e1b2:	4b3f      	ldr	r3, [pc, #252]	@ (800e2b0 <__mdiff+0x120>)
 800e1b4:	f240 2137 	movw	r1, #567	@ 0x237
 800e1b8:	483e      	ldr	r0, [pc, #248]	@ (800e2b4 <__mdiff+0x124>)
 800e1ba:	f001 fa19 	bl	800f5f0 <__assert_func>
 800e1be:	2301      	movs	r3, #1
 800e1c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e1c4:	4610      	mov	r0, r2
 800e1c6:	b003      	add	sp, #12
 800e1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1cc:	bfbc      	itt	lt
 800e1ce:	464b      	movlt	r3, r9
 800e1d0:	46a1      	movlt	r9, r4
 800e1d2:	4630      	mov	r0, r6
 800e1d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e1d8:	bfba      	itte	lt
 800e1da:	461c      	movlt	r4, r3
 800e1dc:	2501      	movlt	r5, #1
 800e1de:	2500      	movge	r5, #0
 800e1e0:	f7ff fcf6 	bl	800dbd0 <_Balloc>
 800e1e4:	4602      	mov	r2, r0
 800e1e6:	b918      	cbnz	r0, 800e1f0 <__mdiff+0x60>
 800e1e8:	4b31      	ldr	r3, [pc, #196]	@ (800e2b0 <__mdiff+0x120>)
 800e1ea:	f240 2145 	movw	r1, #581	@ 0x245
 800e1ee:	e7e3      	b.n	800e1b8 <__mdiff+0x28>
 800e1f0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e1f4:	6926      	ldr	r6, [r4, #16]
 800e1f6:	60c5      	str	r5, [r0, #12]
 800e1f8:	f109 0310 	add.w	r3, r9, #16
 800e1fc:	f109 0514 	add.w	r5, r9, #20
 800e200:	f104 0e14 	add.w	lr, r4, #20
 800e204:	f100 0b14 	add.w	fp, r0, #20
 800e208:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e20c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e210:	9301      	str	r3, [sp, #4]
 800e212:	46d9      	mov	r9, fp
 800e214:	f04f 0c00 	mov.w	ip, #0
 800e218:	9b01      	ldr	r3, [sp, #4]
 800e21a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e21e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e222:	9301      	str	r3, [sp, #4]
 800e224:	fa1f f38a 	uxth.w	r3, sl
 800e228:	4619      	mov	r1, r3
 800e22a:	b283      	uxth	r3, r0
 800e22c:	1acb      	subs	r3, r1, r3
 800e22e:	0c00      	lsrs	r0, r0, #16
 800e230:	4463      	add	r3, ip
 800e232:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e236:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e23a:	b29b      	uxth	r3, r3
 800e23c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e240:	4576      	cmp	r6, lr
 800e242:	f849 3b04 	str.w	r3, [r9], #4
 800e246:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e24a:	d8e5      	bhi.n	800e218 <__mdiff+0x88>
 800e24c:	1b33      	subs	r3, r6, r4
 800e24e:	3b15      	subs	r3, #21
 800e250:	f023 0303 	bic.w	r3, r3, #3
 800e254:	3415      	adds	r4, #21
 800e256:	3304      	adds	r3, #4
 800e258:	42a6      	cmp	r6, r4
 800e25a:	bf38      	it	cc
 800e25c:	2304      	movcc	r3, #4
 800e25e:	441d      	add	r5, r3
 800e260:	445b      	add	r3, fp
 800e262:	461e      	mov	r6, r3
 800e264:	462c      	mov	r4, r5
 800e266:	4544      	cmp	r4, r8
 800e268:	d30e      	bcc.n	800e288 <__mdiff+0xf8>
 800e26a:	f108 0103 	add.w	r1, r8, #3
 800e26e:	1b49      	subs	r1, r1, r5
 800e270:	f021 0103 	bic.w	r1, r1, #3
 800e274:	3d03      	subs	r5, #3
 800e276:	45a8      	cmp	r8, r5
 800e278:	bf38      	it	cc
 800e27a:	2100      	movcc	r1, #0
 800e27c:	440b      	add	r3, r1
 800e27e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e282:	b191      	cbz	r1, 800e2aa <__mdiff+0x11a>
 800e284:	6117      	str	r7, [r2, #16]
 800e286:	e79d      	b.n	800e1c4 <__mdiff+0x34>
 800e288:	f854 1b04 	ldr.w	r1, [r4], #4
 800e28c:	46e6      	mov	lr, ip
 800e28e:	0c08      	lsrs	r0, r1, #16
 800e290:	fa1c fc81 	uxtah	ip, ip, r1
 800e294:	4471      	add	r1, lr
 800e296:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e29a:	b289      	uxth	r1, r1
 800e29c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e2a0:	f846 1b04 	str.w	r1, [r6], #4
 800e2a4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e2a8:	e7dd      	b.n	800e266 <__mdiff+0xd6>
 800e2aa:	3f01      	subs	r7, #1
 800e2ac:	e7e7      	b.n	800e27e <__mdiff+0xee>
 800e2ae:	bf00      	nop
 800e2b0:	08010e2a 	.word	0x08010e2a
 800e2b4:	08010e3b 	.word	0x08010e3b

0800e2b8 <__ulp>:
 800e2b8:	b082      	sub	sp, #8
 800e2ba:	ed8d 0b00 	vstr	d0, [sp]
 800e2be:	9a01      	ldr	r2, [sp, #4]
 800e2c0:	4b0f      	ldr	r3, [pc, #60]	@ (800e300 <__ulp+0x48>)
 800e2c2:	4013      	ands	r3, r2
 800e2c4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e2c8:	2b00      	cmp	r3, #0
 800e2ca:	dc08      	bgt.n	800e2de <__ulp+0x26>
 800e2cc:	425b      	negs	r3, r3
 800e2ce:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e2d2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e2d6:	da04      	bge.n	800e2e2 <__ulp+0x2a>
 800e2d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e2dc:	4113      	asrs	r3, r2
 800e2de:	2200      	movs	r2, #0
 800e2e0:	e008      	b.n	800e2f4 <__ulp+0x3c>
 800e2e2:	f1a2 0314 	sub.w	r3, r2, #20
 800e2e6:	2b1e      	cmp	r3, #30
 800e2e8:	bfda      	itte	le
 800e2ea:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e2ee:	40da      	lsrle	r2, r3
 800e2f0:	2201      	movgt	r2, #1
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	4619      	mov	r1, r3
 800e2f6:	4610      	mov	r0, r2
 800e2f8:	ec41 0b10 	vmov	d0, r0, r1
 800e2fc:	b002      	add	sp, #8
 800e2fe:	4770      	bx	lr
 800e300:	7ff00000 	.word	0x7ff00000

0800e304 <__b2d>:
 800e304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e308:	6906      	ldr	r6, [r0, #16]
 800e30a:	f100 0814 	add.w	r8, r0, #20
 800e30e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e312:	1f37      	subs	r7, r6, #4
 800e314:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e318:	4610      	mov	r0, r2
 800e31a:	f7ff fd4b 	bl	800ddb4 <__hi0bits>
 800e31e:	f1c0 0320 	rsb	r3, r0, #32
 800e322:	280a      	cmp	r0, #10
 800e324:	600b      	str	r3, [r1, #0]
 800e326:	491b      	ldr	r1, [pc, #108]	@ (800e394 <__b2d+0x90>)
 800e328:	dc15      	bgt.n	800e356 <__b2d+0x52>
 800e32a:	f1c0 0c0b 	rsb	ip, r0, #11
 800e32e:	fa22 f30c 	lsr.w	r3, r2, ip
 800e332:	45b8      	cmp	r8, r7
 800e334:	ea43 0501 	orr.w	r5, r3, r1
 800e338:	bf34      	ite	cc
 800e33a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e33e:	2300      	movcs	r3, #0
 800e340:	3015      	adds	r0, #21
 800e342:	fa02 f000 	lsl.w	r0, r2, r0
 800e346:	fa23 f30c 	lsr.w	r3, r3, ip
 800e34a:	4303      	orrs	r3, r0
 800e34c:	461c      	mov	r4, r3
 800e34e:	ec45 4b10 	vmov	d0, r4, r5
 800e352:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e356:	45b8      	cmp	r8, r7
 800e358:	bf3a      	itte	cc
 800e35a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e35e:	f1a6 0708 	subcc.w	r7, r6, #8
 800e362:	2300      	movcs	r3, #0
 800e364:	380b      	subs	r0, #11
 800e366:	d012      	beq.n	800e38e <__b2d+0x8a>
 800e368:	f1c0 0120 	rsb	r1, r0, #32
 800e36c:	fa23 f401 	lsr.w	r4, r3, r1
 800e370:	4082      	lsls	r2, r0
 800e372:	4322      	orrs	r2, r4
 800e374:	4547      	cmp	r7, r8
 800e376:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e37a:	bf8c      	ite	hi
 800e37c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e380:	2200      	movls	r2, #0
 800e382:	4083      	lsls	r3, r0
 800e384:	40ca      	lsrs	r2, r1
 800e386:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e38a:	4313      	orrs	r3, r2
 800e38c:	e7de      	b.n	800e34c <__b2d+0x48>
 800e38e:	ea42 0501 	orr.w	r5, r2, r1
 800e392:	e7db      	b.n	800e34c <__b2d+0x48>
 800e394:	3ff00000 	.word	0x3ff00000

0800e398 <__d2b>:
 800e398:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e39c:	460f      	mov	r7, r1
 800e39e:	2101      	movs	r1, #1
 800e3a0:	ec59 8b10 	vmov	r8, r9, d0
 800e3a4:	4616      	mov	r6, r2
 800e3a6:	f7ff fc13 	bl	800dbd0 <_Balloc>
 800e3aa:	4604      	mov	r4, r0
 800e3ac:	b930      	cbnz	r0, 800e3bc <__d2b+0x24>
 800e3ae:	4602      	mov	r2, r0
 800e3b0:	4b23      	ldr	r3, [pc, #140]	@ (800e440 <__d2b+0xa8>)
 800e3b2:	4824      	ldr	r0, [pc, #144]	@ (800e444 <__d2b+0xac>)
 800e3b4:	f240 310f 	movw	r1, #783	@ 0x30f
 800e3b8:	f001 f91a 	bl	800f5f0 <__assert_func>
 800e3bc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e3c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e3c4:	b10d      	cbz	r5, 800e3ca <__d2b+0x32>
 800e3c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e3ca:	9301      	str	r3, [sp, #4]
 800e3cc:	f1b8 0300 	subs.w	r3, r8, #0
 800e3d0:	d023      	beq.n	800e41a <__d2b+0x82>
 800e3d2:	4668      	mov	r0, sp
 800e3d4:	9300      	str	r3, [sp, #0]
 800e3d6:	f7ff fd0c 	bl	800ddf2 <__lo0bits>
 800e3da:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e3de:	b1d0      	cbz	r0, 800e416 <__d2b+0x7e>
 800e3e0:	f1c0 0320 	rsb	r3, r0, #32
 800e3e4:	fa02 f303 	lsl.w	r3, r2, r3
 800e3e8:	430b      	orrs	r3, r1
 800e3ea:	40c2      	lsrs	r2, r0
 800e3ec:	6163      	str	r3, [r4, #20]
 800e3ee:	9201      	str	r2, [sp, #4]
 800e3f0:	9b01      	ldr	r3, [sp, #4]
 800e3f2:	61a3      	str	r3, [r4, #24]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	bf0c      	ite	eq
 800e3f8:	2201      	moveq	r2, #1
 800e3fa:	2202      	movne	r2, #2
 800e3fc:	6122      	str	r2, [r4, #16]
 800e3fe:	b1a5      	cbz	r5, 800e42a <__d2b+0x92>
 800e400:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e404:	4405      	add	r5, r0
 800e406:	603d      	str	r5, [r7, #0]
 800e408:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e40c:	6030      	str	r0, [r6, #0]
 800e40e:	4620      	mov	r0, r4
 800e410:	b003      	add	sp, #12
 800e412:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e416:	6161      	str	r1, [r4, #20]
 800e418:	e7ea      	b.n	800e3f0 <__d2b+0x58>
 800e41a:	a801      	add	r0, sp, #4
 800e41c:	f7ff fce9 	bl	800ddf2 <__lo0bits>
 800e420:	9b01      	ldr	r3, [sp, #4]
 800e422:	6163      	str	r3, [r4, #20]
 800e424:	3020      	adds	r0, #32
 800e426:	2201      	movs	r2, #1
 800e428:	e7e8      	b.n	800e3fc <__d2b+0x64>
 800e42a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e42e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e432:	6038      	str	r0, [r7, #0]
 800e434:	6918      	ldr	r0, [r3, #16]
 800e436:	f7ff fcbd 	bl	800ddb4 <__hi0bits>
 800e43a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e43e:	e7e5      	b.n	800e40c <__d2b+0x74>
 800e440:	08010e2a 	.word	0x08010e2a
 800e444:	08010e3b 	.word	0x08010e3b

0800e448 <__ratio>:
 800e448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e44c:	b085      	sub	sp, #20
 800e44e:	e9cd 1000 	strd	r1, r0, [sp]
 800e452:	a902      	add	r1, sp, #8
 800e454:	f7ff ff56 	bl	800e304 <__b2d>
 800e458:	9800      	ldr	r0, [sp, #0]
 800e45a:	a903      	add	r1, sp, #12
 800e45c:	ec55 4b10 	vmov	r4, r5, d0
 800e460:	f7ff ff50 	bl	800e304 <__b2d>
 800e464:	9b01      	ldr	r3, [sp, #4]
 800e466:	6919      	ldr	r1, [r3, #16]
 800e468:	9b00      	ldr	r3, [sp, #0]
 800e46a:	691b      	ldr	r3, [r3, #16]
 800e46c:	1ac9      	subs	r1, r1, r3
 800e46e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e472:	1a9b      	subs	r3, r3, r2
 800e474:	ec5b ab10 	vmov	sl, fp, d0
 800e478:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	bfce      	itee	gt
 800e480:	462a      	movgt	r2, r5
 800e482:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e486:	465a      	movle	r2, fp
 800e488:	462f      	mov	r7, r5
 800e48a:	46d9      	mov	r9, fp
 800e48c:	bfcc      	ite	gt
 800e48e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e492:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e496:	464b      	mov	r3, r9
 800e498:	4652      	mov	r2, sl
 800e49a:	4620      	mov	r0, r4
 800e49c:	4639      	mov	r1, r7
 800e49e:	f7f2 f9f5 	bl	800088c <__aeabi_ddiv>
 800e4a2:	ec41 0b10 	vmov	d0, r0, r1
 800e4a6:	b005      	add	sp, #20
 800e4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e4ac <__copybits>:
 800e4ac:	3901      	subs	r1, #1
 800e4ae:	b570      	push	{r4, r5, r6, lr}
 800e4b0:	1149      	asrs	r1, r1, #5
 800e4b2:	6914      	ldr	r4, [r2, #16]
 800e4b4:	3101      	adds	r1, #1
 800e4b6:	f102 0314 	add.w	r3, r2, #20
 800e4ba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e4be:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e4c2:	1f05      	subs	r5, r0, #4
 800e4c4:	42a3      	cmp	r3, r4
 800e4c6:	d30c      	bcc.n	800e4e2 <__copybits+0x36>
 800e4c8:	1aa3      	subs	r3, r4, r2
 800e4ca:	3b11      	subs	r3, #17
 800e4cc:	f023 0303 	bic.w	r3, r3, #3
 800e4d0:	3211      	adds	r2, #17
 800e4d2:	42a2      	cmp	r2, r4
 800e4d4:	bf88      	it	hi
 800e4d6:	2300      	movhi	r3, #0
 800e4d8:	4418      	add	r0, r3
 800e4da:	2300      	movs	r3, #0
 800e4dc:	4288      	cmp	r0, r1
 800e4de:	d305      	bcc.n	800e4ec <__copybits+0x40>
 800e4e0:	bd70      	pop	{r4, r5, r6, pc}
 800e4e2:	f853 6b04 	ldr.w	r6, [r3], #4
 800e4e6:	f845 6f04 	str.w	r6, [r5, #4]!
 800e4ea:	e7eb      	b.n	800e4c4 <__copybits+0x18>
 800e4ec:	f840 3b04 	str.w	r3, [r0], #4
 800e4f0:	e7f4      	b.n	800e4dc <__copybits+0x30>

0800e4f2 <__any_on>:
 800e4f2:	f100 0214 	add.w	r2, r0, #20
 800e4f6:	6900      	ldr	r0, [r0, #16]
 800e4f8:	114b      	asrs	r3, r1, #5
 800e4fa:	4298      	cmp	r0, r3
 800e4fc:	b510      	push	{r4, lr}
 800e4fe:	db11      	blt.n	800e524 <__any_on+0x32>
 800e500:	dd0a      	ble.n	800e518 <__any_on+0x26>
 800e502:	f011 011f 	ands.w	r1, r1, #31
 800e506:	d007      	beq.n	800e518 <__any_on+0x26>
 800e508:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e50c:	fa24 f001 	lsr.w	r0, r4, r1
 800e510:	fa00 f101 	lsl.w	r1, r0, r1
 800e514:	428c      	cmp	r4, r1
 800e516:	d10b      	bne.n	800e530 <__any_on+0x3e>
 800e518:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e51c:	4293      	cmp	r3, r2
 800e51e:	d803      	bhi.n	800e528 <__any_on+0x36>
 800e520:	2000      	movs	r0, #0
 800e522:	bd10      	pop	{r4, pc}
 800e524:	4603      	mov	r3, r0
 800e526:	e7f7      	b.n	800e518 <__any_on+0x26>
 800e528:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e52c:	2900      	cmp	r1, #0
 800e52e:	d0f5      	beq.n	800e51c <__any_on+0x2a>
 800e530:	2001      	movs	r0, #1
 800e532:	e7f6      	b.n	800e522 <__any_on+0x30>

0800e534 <sulp>:
 800e534:	b570      	push	{r4, r5, r6, lr}
 800e536:	4604      	mov	r4, r0
 800e538:	460d      	mov	r5, r1
 800e53a:	ec45 4b10 	vmov	d0, r4, r5
 800e53e:	4616      	mov	r6, r2
 800e540:	f7ff feba 	bl	800e2b8 <__ulp>
 800e544:	ec51 0b10 	vmov	r0, r1, d0
 800e548:	b17e      	cbz	r6, 800e56a <sulp+0x36>
 800e54a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e54e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e552:	2b00      	cmp	r3, #0
 800e554:	dd09      	ble.n	800e56a <sulp+0x36>
 800e556:	051b      	lsls	r3, r3, #20
 800e558:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e55c:	2400      	movs	r4, #0
 800e55e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e562:	4622      	mov	r2, r4
 800e564:	462b      	mov	r3, r5
 800e566:	f7f2 f867 	bl	8000638 <__aeabi_dmul>
 800e56a:	ec41 0b10 	vmov	d0, r0, r1
 800e56e:	bd70      	pop	{r4, r5, r6, pc}

0800e570 <_strtod_l>:
 800e570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e574:	b09f      	sub	sp, #124	@ 0x7c
 800e576:	460c      	mov	r4, r1
 800e578:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e57a:	2200      	movs	r2, #0
 800e57c:	921a      	str	r2, [sp, #104]	@ 0x68
 800e57e:	9005      	str	r0, [sp, #20]
 800e580:	f04f 0a00 	mov.w	sl, #0
 800e584:	f04f 0b00 	mov.w	fp, #0
 800e588:	460a      	mov	r2, r1
 800e58a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e58c:	7811      	ldrb	r1, [r2, #0]
 800e58e:	292b      	cmp	r1, #43	@ 0x2b
 800e590:	d04a      	beq.n	800e628 <_strtod_l+0xb8>
 800e592:	d838      	bhi.n	800e606 <_strtod_l+0x96>
 800e594:	290d      	cmp	r1, #13
 800e596:	d832      	bhi.n	800e5fe <_strtod_l+0x8e>
 800e598:	2908      	cmp	r1, #8
 800e59a:	d832      	bhi.n	800e602 <_strtod_l+0x92>
 800e59c:	2900      	cmp	r1, #0
 800e59e:	d03b      	beq.n	800e618 <_strtod_l+0xa8>
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	920b      	str	r2, [sp, #44]	@ 0x2c
 800e5a4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e5a6:	782a      	ldrb	r2, [r5, #0]
 800e5a8:	2a30      	cmp	r2, #48	@ 0x30
 800e5aa:	f040 80b3 	bne.w	800e714 <_strtod_l+0x1a4>
 800e5ae:	786a      	ldrb	r2, [r5, #1]
 800e5b0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e5b4:	2a58      	cmp	r2, #88	@ 0x58
 800e5b6:	d16e      	bne.n	800e696 <_strtod_l+0x126>
 800e5b8:	9302      	str	r3, [sp, #8]
 800e5ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5bc:	9301      	str	r3, [sp, #4]
 800e5be:	ab1a      	add	r3, sp, #104	@ 0x68
 800e5c0:	9300      	str	r3, [sp, #0]
 800e5c2:	4a8e      	ldr	r2, [pc, #568]	@ (800e7fc <_strtod_l+0x28c>)
 800e5c4:	9805      	ldr	r0, [sp, #20]
 800e5c6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e5c8:	a919      	add	r1, sp, #100	@ 0x64
 800e5ca:	f001 f8ab 	bl	800f724 <__gethex>
 800e5ce:	f010 060f 	ands.w	r6, r0, #15
 800e5d2:	4604      	mov	r4, r0
 800e5d4:	d005      	beq.n	800e5e2 <_strtod_l+0x72>
 800e5d6:	2e06      	cmp	r6, #6
 800e5d8:	d128      	bne.n	800e62c <_strtod_l+0xbc>
 800e5da:	3501      	adds	r5, #1
 800e5dc:	2300      	movs	r3, #0
 800e5de:	9519      	str	r5, [sp, #100]	@ 0x64
 800e5e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e5e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	f040 858e 	bne.w	800f106 <_strtod_l+0xb96>
 800e5ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5ec:	b1cb      	cbz	r3, 800e622 <_strtod_l+0xb2>
 800e5ee:	4652      	mov	r2, sl
 800e5f0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e5f4:	ec43 2b10 	vmov	d0, r2, r3
 800e5f8:	b01f      	add	sp, #124	@ 0x7c
 800e5fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5fe:	2920      	cmp	r1, #32
 800e600:	d1ce      	bne.n	800e5a0 <_strtod_l+0x30>
 800e602:	3201      	adds	r2, #1
 800e604:	e7c1      	b.n	800e58a <_strtod_l+0x1a>
 800e606:	292d      	cmp	r1, #45	@ 0x2d
 800e608:	d1ca      	bne.n	800e5a0 <_strtod_l+0x30>
 800e60a:	2101      	movs	r1, #1
 800e60c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e60e:	1c51      	adds	r1, r2, #1
 800e610:	9119      	str	r1, [sp, #100]	@ 0x64
 800e612:	7852      	ldrb	r2, [r2, #1]
 800e614:	2a00      	cmp	r2, #0
 800e616:	d1c5      	bne.n	800e5a4 <_strtod_l+0x34>
 800e618:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e61a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	f040 8570 	bne.w	800f102 <_strtod_l+0xb92>
 800e622:	4652      	mov	r2, sl
 800e624:	465b      	mov	r3, fp
 800e626:	e7e5      	b.n	800e5f4 <_strtod_l+0x84>
 800e628:	2100      	movs	r1, #0
 800e62a:	e7ef      	b.n	800e60c <_strtod_l+0x9c>
 800e62c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e62e:	b13a      	cbz	r2, 800e640 <_strtod_l+0xd0>
 800e630:	2135      	movs	r1, #53	@ 0x35
 800e632:	a81c      	add	r0, sp, #112	@ 0x70
 800e634:	f7ff ff3a 	bl	800e4ac <__copybits>
 800e638:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e63a:	9805      	ldr	r0, [sp, #20]
 800e63c:	f7ff fb08 	bl	800dc50 <_Bfree>
 800e640:	3e01      	subs	r6, #1
 800e642:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e644:	2e04      	cmp	r6, #4
 800e646:	d806      	bhi.n	800e656 <_strtod_l+0xe6>
 800e648:	e8df f006 	tbb	[pc, r6]
 800e64c:	201d0314 	.word	0x201d0314
 800e650:	14          	.byte	0x14
 800e651:	00          	.byte	0x00
 800e652:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e656:	05e1      	lsls	r1, r4, #23
 800e658:	bf48      	it	mi
 800e65a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e65e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e662:	0d1b      	lsrs	r3, r3, #20
 800e664:	051b      	lsls	r3, r3, #20
 800e666:	2b00      	cmp	r3, #0
 800e668:	d1bb      	bne.n	800e5e2 <_strtod_l+0x72>
 800e66a:	f7fe fb2f 	bl	800cccc <__errno>
 800e66e:	2322      	movs	r3, #34	@ 0x22
 800e670:	6003      	str	r3, [r0, #0]
 800e672:	e7b6      	b.n	800e5e2 <_strtod_l+0x72>
 800e674:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e678:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e67c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e680:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e684:	e7e7      	b.n	800e656 <_strtod_l+0xe6>
 800e686:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800e804 <_strtod_l+0x294>
 800e68a:	e7e4      	b.n	800e656 <_strtod_l+0xe6>
 800e68c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e690:	f04f 3aff 	mov.w	sl, #4294967295
 800e694:	e7df      	b.n	800e656 <_strtod_l+0xe6>
 800e696:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e698:	1c5a      	adds	r2, r3, #1
 800e69a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e69c:	785b      	ldrb	r3, [r3, #1]
 800e69e:	2b30      	cmp	r3, #48	@ 0x30
 800e6a0:	d0f9      	beq.n	800e696 <_strtod_l+0x126>
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d09d      	beq.n	800e5e2 <_strtod_l+0x72>
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e6ac:	930c      	str	r3, [sp, #48]	@ 0x30
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	9308      	str	r3, [sp, #32]
 800e6b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800e6b4:	461f      	mov	r7, r3
 800e6b6:	220a      	movs	r2, #10
 800e6b8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e6ba:	7805      	ldrb	r5, [r0, #0]
 800e6bc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e6c0:	b2d9      	uxtb	r1, r3
 800e6c2:	2909      	cmp	r1, #9
 800e6c4:	d928      	bls.n	800e718 <_strtod_l+0x1a8>
 800e6c6:	494e      	ldr	r1, [pc, #312]	@ (800e800 <_strtod_l+0x290>)
 800e6c8:	2201      	movs	r2, #1
 800e6ca:	f000 ff59 	bl	800f580 <strncmp>
 800e6ce:	2800      	cmp	r0, #0
 800e6d0:	d032      	beq.n	800e738 <_strtod_l+0x1c8>
 800e6d2:	2000      	movs	r0, #0
 800e6d4:	462a      	mov	r2, r5
 800e6d6:	4681      	mov	r9, r0
 800e6d8:	463d      	mov	r5, r7
 800e6da:	4603      	mov	r3, r0
 800e6dc:	2a65      	cmp	r2, #101	@ 0x65
 800e6de:	d001      	beq.n	800e6e4 <_strtod_l+0x174>
 800e6e0:	2a45      	cmp	r2, #69	@ 0x45
 800e6e2:	d114      	bne.n	800e70e <_strtod_l+0x19e>
 800e6e4:	b91d      	cbnz	r5, 800e6ee <_strtod_l+0x17e>
 800e6e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6e8:	4302      	orrs	r2, r0
 800e6ea:	d095      	beq.n	800e618 <_strtod_l+0xa8>
 800e6ec:	2500      	movs	r5, #0
 800e6ee:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e6f0:	1c62      	adds	r2, r4, #1
 800e6f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800e6f4:	7862      	ldrb	r2, [r4, #1]
 800e6f6:	2a2b      	cmp	r2, #43	@ 0x2b
 800e6f8:	d077      	beq.n	800e7ea <_strtod_l+0x27a>
 800e6fa:	2a2d      	cmp	r2, #45	@ 0x2d
 800e6fc:	d07b      	beq.n	800e7f6 <_strtod_l+0x286>
 800e6fe:	f04f 0c00 	mov.w	ip, #0
 800e702:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e706:	2909      	cmp	r1, #9
 800e708:	f240 8082 	bls.w	800e810 <_strtod_l+0x2a0>
 800e70c:	9419      	str	r4, [sp, #100]	@ 0x64
 800e70e:	f04f 0800 	mov.w	r8, #0
 800e712:	e0a2      	b.n	800e85a <_strtod_l+0x2ea>
 800e714:	2300      	movs	r3, #0
 800e716:	e7c7      	b.n	800e6a8 <_strtod_l+0x138>
 800e718:	2f08      	cmp	r7, #8
 800e71a:	bfd5      	itete	le
 800e71c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800e71e:	9908      	ldrgt	r1, [sp, #32]
 800e720:	fb02 3301 	mlale	r3, r2, r1, r3
 800e724:	fb02 3301 	mlagt	r3, r2, r1, r3
 800e728:	f100 0001 	add.w	r0, r0, #1
 800e72c:	bfd4      	ite	le
 800e72e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800e730:	9308      	strgt	r3, [sp, #32]
 800e732:	3701      	adds	r7, #1
 800e734:	9019      	str	r0, [sp, #100]	@ 0x64
 800e736:	e7bf      	b.n	800e6b8 <_strtod_l+0x148>
 800e738:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e73a:	1c5a      	adds	r2, r3, #1
 800e73c:	9219      	str	r2, [sp, #100]	@ 0x64
 800e73e:	785a      	ldrb	r2, [r3, #1]
 800e740:	b37f      	cbz	r7, 800e7a2 <_strtod_l+0x232>
 800e742:	4681      	mov	r9, r0
 800e744:	463d      	mov	r5, r7
 800e746:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e74a:	2b09      	cmp	r3, #9
 800e74c:	d912      	bls.n	800e774 <_strtod_l+0x204>
 800e74e:	2301      	movs	r3, #1
 800e750:	e7c4      	b.n	800e6dc <_strtod_l+0x16c>
 800e752:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e754:	1c5a      	adds	r2, r3, #1
 800e756:	9219      	str	r2, [sp, #100]	@ 0x64
 800e758:	785a      	ldrb	r2, [r3, #1]
 800e75a:	3001      	adds	r0, #1
 800e75c:	2a30      	cmp	r2, #48	@ 0x30
 800e75e:	d0f8      	beq.n	800e752 <_strtod_l+0x1e2>
 800e760:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e764:	2b08      	cmp	r3, #8
 800e766:	f200 84d3 	bhi.w	800f110 <_strtod_l+0xba0>
 800e76a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e76c:	930c      	str	r3, [sp, #48]	@ 0x30
 800e76e:	4681      	mov	r9, r0
 800e770:	2000      	movs	r0, #0
 800e772:	4605      	mov	r5, r0
 800e774:	3a30      	subs	r2, #48	@ 0x30
 800e776:	f100 0301 	add.w	r3, r0, #1
 800e77a:	d02a      	beq.n	800e7d2 <_strtod_l+0x262>
 800e77c:	4499      	add	r9, r3
 800e77e:	eb00 0c05 	add.w	ip, r0, r5
 800e782:	462b      	mov	r3, r5
 800e784:	210a      	movs	r1, #10
 800e786:	4563      	cmp	r3, ip
 800e788:	d10d      	bne.n	800e7a6 <_strtod_l+0x236>
 800e78a:	1c69      	adds	r1, r5, #1
 800e78c:	4401      	add	r1, r0
 800e78e:	4428      	add	r0, r5
 800e790:	2808      	cmp	r0, #8
 800e792:	dc16      	bgt.n	800e7c2 <_strtod_l+0x252>
 800e794:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e796:	230a      	movs	r3, #10
 800e798:	fb03 2300 	mla	r3, r3, r0, r2
 800e79c:	930a      	str	r3, [sp, #40]	@ 0x28
 800e79e:	2300      	movs	r3, #0
 800e7a0:	e018      	b.n	800e7d4 <_strtod_l+0x264>
 800e7a2:	4638      	mov	r0, r7
 800e7a4:	e7da      	b.n	800e75c <_strtod_l+0x1ec>
 800e7a6:	2b08      	cmp	r3, #8
 800e7a8:	f103 0301 	add.w	r3, r3, #1
 800e7ac:	dc03      	bgt.n	800e7b6 <_strtod_l+0x246>
 800e7ae:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e7b0:	434e      	muls	r6, r1
 800e7b2:	960a      	str	r6, [sp, #40]	@ 0x28
 800e7b4:	e7e7      	b.n	800e786 <_strtod_l+0x216>
 800e7b6:	2b10      	cmp	r3, #16
 800e7b8:	bfde      	ittt	le
 800e7ba:	9e08      	ldrle	r6, [sp, #32]
 800e7bc:	434e      	mulle	r6, r1
 800e7be:	9608      	strle	r6, [sp, #32]
 800e7c0:	e7e1      	b.n	800e786 <_strtod_l+0x216>
 800e7c2:	280f      	cmp	r0, #15
 800e7c4:	dceb      	bgt.n	800e79e <_strtod_l+0x22e>
 800e7c6:	9808      	ldr	r0, [sp, #32]
 800e7c8:	230a      	movs	r3, #10
 800e7ca:	fb03 2300 	mla	r3, r3, r0, r2
 800e7ce:	9308      	str	r3, [sp, #32]
 800e7d0:	e7e5      	b.n	800e79e <_strtod_l+0x22e>
 800e7d2:	4629      	mov	r1, r5
 800e7d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e7d6:	1c50      	adds	r0, r2, #1
 800e7d8:	9019      	str	r0, [sp, #100]	@ 0x64
 800e7da:	7852      	ldrb	r2, [r2, #1]
 800e7dc:	4618      	mov	r0, r3
 800e7de:	460d      	mov	r5, r1
 800e7e0:	e7b1      	b.n	800e746 <_strtod_l+0x1d6>
 800e7e2:	f04f 0900 	mov.w	r9, #0
 800e7e6:	2301      	movs	r3, #1
 800e7e8:	e77d      	b.n	800e6e6 <_strtod_l+0x176>
 800e7ea:	f04f 0c00 	mov.w	ip, #0
 800e7ee:	1ca2      	adds	r2, r4, #2
 800e7f0:	9219      	str	r2, [sp, #100]	@ 0x64
 800e7f2:	78a2      	ldrb	r2, [r4, #2]
 800e7f4:	e785      	b.n	800e702 <_strtod_l+0x192>
 800e7f6:	f04f 0c01 	mov.w	ip, #1
 800e7fa:	e7f8      	b.n	800e7ee <_strtod_l+0x27e>
 800e7fc:	08010fa8 	.word	0x08010fa8
 800e800:	08010f90 	.word	0x08010f90
 800e804:	7ff00000 	.word	0x7ff00000
 800e808:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e80a:	1c51      	adds	r1, r2, #1
 800e80c:	9119      	str	r1, [sp, #100]	@ 0x64
 800e80e:	7852      	ldrb	r2, [r2, #1]
 800e810:	2a30      	cmp	r2, #48	@ 0x30
 800e812:	d0f9      	beq.n	800e808 <_strtod_l+0x298>
 800e814:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e818:	2908      	cmp	r1, #8
 800e81a:	f63f af78 	bhi.w	800e70e <_strtod_l+0x19e>
 800e81e:	3a30      	subs	r2, #48	@ 0x30
 800e820:	920e      	str	r2, [sp, #56]	@ 0x38
 800e822:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e824:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e826:	f04f 080a 	mov.w	r8, #10
 800e82a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e82c:	1c56      	adds	r6, r2, #1
 800e82e:	9619      	str	r6, [sp, #100]	@ 0x64
 800e830:	7852      	ldrb	r2, [r2, #1]
 800e832:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e836:	f1be 0f09 	cmp.w	lr, #9
 800e83a:	d939      	bls.n	800e8b0 <_strtod_l+0x340>
 800e83c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e83e:	1a76      	subs	r6, r6, r1
 800e840:	2e08      	cmp	r6, #8
 800e842:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e846:	dc03      	bgt.n	800e850 <_strtod_l+0x2e0>
 800e848:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e84a:	4588      	cmp	r8, r1
 800e84c:	bfa8      	it	ge
 800e84e:	4688      	movge	r8, r1
 800e850:	f1bc 0f00 	cmp.w	ip, #0
 800e854:	d001      	beq.n	800e85a <_strtod_l+0x2ea>
 800e856:	f1c8 0800 	rsb	r8, r8, #0
 800e85a:	2d00      	cmp	r5, #0
 800e85c:	d14e      	bne.n	800e8fc <_strtod_l+0x38c>
 800e85e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e860:	4308      	orrs	r0, r1
 800e862:	f47f aebe 	bne.w	800e5e2 <_strtod_l+0x72>
 800e866:	2b00      	cmp	r3, #0
 800e868:	f47f aed6 	bne.w	800e618 <_strtod_l+0xa8>
 800e86c:	2a69      	cmp	r2, #105	@ 0x69
 800e86e:	d028      	beq.n	800e8c2 <_strtod_l+0x352>
 800e870:	dc25      	bgt.n	800e8be <_strtod_l+0x34e>
 800e872:	2a49      	cmp	r2, #73	@ 0x49
 800e874:	d025      	beq.n	800e8c2 <_strtod_l+0x352>
 800e876:	2a4e      	cmp	r2, #78	@ 0x4e
 800e878:	f47f aece 	bne.w	800e618 <_strtod_l+0xa8>
 800e87c:	499b      	ldr	r1, [pc, #620]	@ (800eaec <_strtod_l+0x57c>)
 800e87e:	a819      	add	r0, sp, #100	@ 0x64
 800e880:	f001 f972 	bl	800fb68 <__match>
 800e884:	2800      	cmp	r0, #0
 800e886:	f43f aec7 	beq.w	800e618 <_strtod_l+0xa8>
 800e88a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e88c:	781b      	ldrb	r3, [r3, #0]
 800e88e:	2b28      	cmp	r3, #40	@ 0x28
 800e890:	d12e      	bne.n	800e8f0 <_strtod_l+0x380>
 800e892:	4997      	ldr	r1, [pc, #604]	@ (800eaf0 <_strtod_l+0x580>)
 800e894:	aa1c      	add	r2, sp, #112	@ 0x70
 800e896:	a819      	add	r0, sp, #100	@ 0x64
 800e898:	f001 f97a 	bl	800fb90 <__hexnan>
 800e89c:	2805      	cmp	r0, #5
 800e89e:	d127      	bne.n	800e8f0 <_strtod_l+0x380>
 800e8a0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e8a2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e8a6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e8aa:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e8ae:	e698      	b.n	800e5e2 <_strtod_l+0x72>
 800e8b0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e8b2:	fb08 2101 	mla	r1, r8, r1, r2
 800e8b6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e8ba:	920e      	str	r2, [sp, #56]	@ 0x38
 800e8bc:	e7b5      	b.n	800e82a <_strtod_l+0x2ba>
 800e8be:	2a6e      	cmp	r2, #110	@ 0x6e
 800e8c0:	e7da      	b.n	800e878 <_strtod_l+0x308>
 800e8c2:	498c      	ldr	r1, [pc, #560]	@ (800eaf4 <_strtod_l+0x584>)
 800e8c4:	a819      	add	r0, sp, #100	@ 0x64
 800e8c6:	f001 f94f 	bl	800fb68 <__match>
 800e8ca:	2800      	cmp	r0, #0
 800e8cc:	f43f aea4 	beq.w	800e618 <_strtod_l+0xa8>
 800e8d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e8d2:	4989      	ldr	r1, [pc, #548]	@ (800eaf8 <_strtod_l+0x588>)
 800e8d4:	3b01      	subs	r3, #1
 800e8d6:	a819      	add	r0, sp, #100	@ 0x64
 800e8d8:	9319      	str	r3, [sp, #100]	@ 0x64
 800e8da:	f001 f945 	bl	800fb68 <__match>
 800e8de:	b910      	cbnz	r0, 800e8e6 <_strtod_l+0x376>
 800e8e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e8e2:	3301      	adds	r3, #1
 800e8e4:	9319      	str	r3, [sp, #100]	@ 0x64
 800e8e6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800eb08 <_strtod_l+0x598>
 800e8ea:	f04f 0a00 	mov.w	sl, #0
 800e8ee:	e678      	b.n	800e5e2 <_strtod_l+0x72>
 800e8f0:	4882      	ldr	r0, [pc, #520]	@ (800eafc <_strtod_l+0x58c>)
 800e8f2:	f000 fe75 	bl	800f5e0 <nan>
 800e8f6:	ec5b ab10 	vmov	sl, fp, d0
 800e8fa:	e672      	b.n	800e5e2 <_strtod_l+0x72>
 800e8fc:	eba8 0309 	sub.w	r3, r8, r9
 800e900:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e902:	9309      	str	r3, [sp, #36]	@ 0x24
 800e904:	2f00      	cmp	r7, #0
 800e906:	bf08      	it	eq
 800e908:	462f      	moveq	r7, r5
 800e90a:	2d10      	cmp	r5, #16
 800e90c:	462c      	mov	r4, r5
 800e90e:	bfa8      	it	ge
 800e910:	2410      	movge	r4, #16
 800e912:	f7f1 fe17 	bl	8000544 <__aeabi_ui2d>
 800e916:	2d09      	cmp	r5, #9
 800e918:	4682      	mov	sl, r0
 800e91a:	468b      	mov	fp, r1
 800e91c:	dc13      	bgt.n	800e946 <_strtod_l+0x3d6>
 800e91e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e920:	2b00      	cmp	r3, #0
 800e922:	f43f ae5e 	beq.w	800e5e2 <_strtod_l+0x72>
 800e926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e928:	dd78      	ble.n	800ea1c <_strtod_l+0x4ac>
 800e92a:	2b16      	cmp	r3, #22
 800e92c:	dc5f      	bgt.n	800e9ee <_strtod_l+0x47e>
 800e92e:	4974      	ldr	r1, [pc, #464]	@ (800eb00 <_strtod_l+0x590>)
 800e930:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e934:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e938:	4652      	mov	r2, sl
 800e93a:	465b      	mov	r3, fp
 800e93c:	f7f1 fe7c 	bl	8000638 <__aeabi_dmul>
 800e940:	4682      	mov	sl, r0
 800e942:	468b      	mov	fp, r1
 800e944:	e64d      	b.n	800e5e2 <_strtod_l+0x72>
 800e946:	4b6e      	ldr	r3, [pc, #440]	@ (800eb00 <_strtod_l+0x590>)
 800e948:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e94c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e950:	f7f1 fe72 	bl	8000638 <__aeabi_dmul>
 800e954:	4682      	mov	sl, r0
 800e956:	9808      	ldr	r0, [sp, #32]
 800e958:	468b      	mov	fp, r1
 800e95a:	f7f1 fdf3 	bl	8000544 <__aeabi_ui2d>
 800e95e:	4602      	mov	r2, r0
 800e960:	460b      	mov	r3, r1
 800e962:	4650      	mov	r0, sl
 800e964:	4659      	mov	r1, fp
 800e966:	f7f1 fcb1 	bl	80002cc <__adddf3>
 800e96a:	2d0f      	cmp	r5, #15
 800e96c:	4682      	mov	sl, r0
 800e96e:	468b      	mov	fp, r1
 800e970:	ddd5      	ble.n	800e91e <_strtod_l+0x3ae>
 800e972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e974:	1b2c      	subs	r4, r5, r4
 800e976:	441c      	add	r4, r3
 800e978:	2c00      	cmp	r4, #0
 800e97a:	f340 8096 	ble.w	800eaaa <_strtod_l+0x53a>
 800e97e:	f014 030f 	ands.w	r3, r4, #15
 800e982:	d00a      	beq.n	800e99a <_strtod_l+0x42a>
 800e984:	495e      	ldr	r1, [pc, #376]	@ (800eb00 <_strtod_l+0x590>)
 800e986:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e98a:	4652      	mov	r2, sl
 800e98c:	465b      	mov	r3, fp
 800e98e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e992:	f7f1 fe51 	bl	8000638 <__aeabi_dmul>
 800e996:	4682      	mov	sl, r0
 800e998:	468b      	mov	fp, r1
 800e99a:	f034 040f 	bics.w	r4, r4, #15
 800e99e:	d073      	beq.n	800ea88 <_strtod_l+0x518>
 800e9a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e9a4:	dd48      	ble.n	800ea38 <_strtod_l+0x4c8>
 800e9a6:	2400      	movs	r4, #0
 800e9a8:	46a0      	mov	r8, r4
 800e9aa:	940a      	str	r4, [sp, #40]	@ 0x28
 800e9ac:	46a1      	mov	r9, r4
 800e9ae:	9a05      	ldr	r2, [sp, #20]
 800e9b0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800eb08 <_strtod_l+0x598>
 800e9b4:	2322      	movs	r3, #34	@ 0x22
 800e9b6:	6013      	str	r3, [r2, #0]
 800e9b8:	f04f 0a00 	mov.w	sl, #0
 800e9bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	f43f ae0f 	beq.w	800e5e2 <_strtod_l+0x72>
 800e9c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e9c6:	9805      	ldr	r0, [sp, #20]
 800e9c8:	f7ff f942 	bl	800dc50 <_Bfree>
 800e9cc:	9805      	ldr	r0, [sp, #20]
 800e9ce:	4649      	mov	r1, r9
 800e9d0:	f7ff f93e 	bl	800dc50 <_Bfree>
 800e9d4:	9805      	ldr	r0, [sp, #20]
 800e9d6:	4641      	mov	r1, r8
 800e9d8:	f7ff f93a 	bl	800dc50 <_Bfree>
 800e9dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e9de:	9805      	ldr	r0, [sp, #20]
 800e9e0:	f7ff f936 	bl	800dc50 <_Bfree>
 800e9e4:	9805      	ldr	r0, [sp, #20]
 800e9e6:	4621      	mov	r1, r4
 800e9e8:	f7ff f932 	bl	800dc50 <_Bfree>
 800e9ec:	e5f9      	b.n	800e5e2 <_strtod_l+0x72>
 800e9ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e9f4:	4293      	cmp	r3, r2
 800e9f6:	dbbc      	blt.n	800e972 <_strtod_l+0x402>
 800e9f8:	4c41      	ldr	r4, [pc, #260]	@ (800eb00 <_strtod_l+0x590>)
 800e9fa:	f1c5 050f 	rsb	r5, r5, #15
 800e9fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ea02:	4652      	mov	r2, sl
 800ea04:	465b      	mov	r3, fp
 800ea06:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea0a:	f7f1 fe15 	bl	8000638 <__aeabi_dmul>
 800ea0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea10:	1b5d      	subs	r5, r3, r5
 800ea12:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ea16:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ea1a:	e78f      	b.n	800e93c <_strtod_l+0x3cc>
 800ea1c:	3316      	adds	r3, #22
 800ea1e:	dba8      	blt.n	800e972 <_strtod_l+0x402>
 800ea20:	4b37      	ldr	r3, [pc, #220]	@ (800eb00 <_strtod_l+0x590>)
 800ea22:	eba9 0808 	sub.w	r8, r9, r8
 800ea26:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ea2a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ea2e:	4650      	mov	r0, sl
 800ea30:	4659      	mov	r1, fp
 800ea32:	f7f1 ff2b 	bl	800088c <__aeabi_ddiv>
 800ea36:	e783      	b.n	800e940 <_strtod_l+0x3d0>
 800ea38:	4b32      	ldr	r3, [pc, #200]	@ (800eb04 <_strtod_l+0x594>)
 800ea3a:	9308      	str	r3, [sp, #32]
 800ea3c:	2300      	movs	r3, #0
 800ea3e:	1124      	asrs	r4, r4, #4
 800ea40:	4650      	mov	r0, sl
 800ea42:	4659      	mov	r1, fp
 800ea44:	461e      	mov	r6, r3
 800ea46:	2c01      	cmp	r4, #1
 800ea48:	dc21      	bgt.n	800ea8e <_strtod_l+0x51e>
 800ea4a:	b10b      	cbz	r3, 800ea50 <_strtod_l+0x4e0>
 800ea4c:	4682      	mov	sl, r0
 800ea4e:	468b      	mov	fp, r1
 800ea50:	492c      	ldr	r1, [pc, #176]	@ (800eb04 <_strtod_l+0x594>)
 800ea52:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ea56:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ea5a:	4652      	mov	r2, sl
 800ea5c:	465b      	mov	r3, fp
 800ea5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ea62:	f7f1 fde9 	bl	8000638 <__aeabi_dmul>
 800ea66:	4b28      	ldr	r3, [pc, #160]	@ (800eb08 <_strtod_l+0x598>)
 800ea68:	460a      	mov	r2, r1
 800ea6a:	400b      	ands	r3, r1
 800ea6c:	4927      	ldr	r1, [pc, #156]	@ (800eb0c <_strtod_l+0x59c>)
 800ea6e:	428b      	cmp	r3, r1
 800ea70:	4682      	mov	sl, r0
 800ea72:	d898      	bhi.n	800e9a6 <_strtod_l+0x436>
 800ea74:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ea78:	428b      	cmp	r3, r1
 800ea7a:	bf86      	itte	hi
 800ea7c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800eb10 <_strtod_l+0x5a0>
 800ea80:	f04f 3aff 	movhi.w	sl, #4294967295
 800ea84:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ea88:	2300      	movs	r3, #0
 800ea8a:	9308      	str	r3, [sp, #32]
 800ea8c:	e07a      	b.n	800eb84 <_strtod_l+0x614>
 800ea8e:	07e2      	lsls	r2, r4, #31
 800ea90:	d505      	bpl.n	800ea9e <_strtod_l+0x52e>
 800ea92:	9b08      	ldr	r3, [sp, #32]
 800ea94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea98:	f7f1 fdce 	bl	8000638 <__aeabi_dmul>
 800ea9c:	2301      	movs	r3, #1
 800ea9e:	9a08      	ldr	r2, [sp, #32]
 800eaa0:	3208      	adds	r2, #8
 800eaa2:	3601      	adds	r6, #1
 800eaa4:	1064      	asrs	r4, r4, #1
 800eaa6:	9208      	str	r2, [sp, #32]
 800eaa8:	e7cd      	b.n	800ea46 <_strtod_l+0x4d6>
 800eaaa:	d0ed      	beq.n	800ea88 <_strtod_l+0x518>
 800eaac:	4264      	negs	r4, r4
 800eaae:	f014 020f 	ands.w	r2, r4, #15
 800eab2:	d00a      	beq.n	800eaca <_strtod_l+0x55a>
 800eab4:	4b12      	ldr	r3, [pc, #72]	@ (800eb00 <_strtod_l+0x590>)
 800eab6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800eaba:	4650      	mov	r0, sl
 800eabc:	4659      	mov	r1, fp
 800eabe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac2:	f7f1 fee3 	bl	800088c <__aeabi_ddiv>
 800eac6:	4682      	mov	sl, r0
 800eac8:	468b      	mov	fp, r1
 800eaca:	1124      	asrs	r4, r4, #4
 800eacc:	d0dc      	beq.n	800ea88 <_strtod_l+0x518>
 800eace:	2c1f      	cmp	r4, #31
 800ead0:	dd20      	ble.n	800eb14 <_strtod_l+0x5a4>
 800ead2:	2400      	movs	r4, #0
 800ead4:	46a0      	mov	r8, r4
 800ead6:	940a      	str	r4, [sp, #40]	@ 0x28
 800ead8:	46a1      	mov	r9, r4
 800eada:	9a05      	ldr	r2, [sp, #20]
 800eadc:	2322      	movs	r3, #34	@ 0x22
 800eade:	f04f 0a00 	mov.w	sl, #0
 800eae2:	f04f 0b00 	mov.w	fp, #0
 800eae6:	6013      	str	r3, [r2, #0]
 800eae8:	e768      	b.n	800e9bc <_strtod_l+0x44c>
 800eaea:	bf00      	nop
 800eaec:	08010d82 	.word	0x08010d82
 800eaf0:	08010f94 	.word	0x08010f94
 800eaf4:	08010d7a 	.word	0x08010d7a
 800eaf8:	08010db1 	.word	0x08010db1
 800eafc:	0801103c 	.word	0x0801103c
 800eb00:	08010ec8 	.word	0x08010ec8
 800eb04:	08010ea0 	.word	0x08010ea0
 800eb08:	7ff00000 	.word	0x7ff00000
 800eb0c:	7ca00000 	.word	0x7ca00000
 800eb10:	7fefffff 	.word	0x7fefffff
 800eb14:	f014 0310 	ands.w	r3, r4, #16
 800eb18:	bf18      	it	ne
 800eb1a:	236a      	movne	r3, #106	@ 0x6a
 800eb1c:	4ea9      	ldr	r6, [pc, #676]	@ (800edc4 <_strtod_l+0x854>)
 800eb1e:	9308      	str	r3, [sp, #32]
 800eb20:	4650      	mov	r0, sl
 800eb22:	4659      	mov	r1, fp
 800eb24:	2300      	movs	r3, #0
 800eb26:	07e2      	lsls	r2, r4, #31
 800eb28:	d504      	bpl.n	800eb34 <_strtod_l+0x5c4>
 800eb2a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800eb2e:	f7f1 fd83 	bl	8000638 <__aeabi_dmul>
 800eb32:	2301      	movs	r3, #1
 800eb34:	1064      	asrs	r4, r4, #1
 800eb36:	f106 0608 	add.w	r6, r6, #8
 800eb3a:	d1f4      	bne.n	800eb26 <_strtod_l+0x5b6>
 800eb3c:	b10b      	cbz	r3, 800eb42 <_strtod_l+0x5d2>
 800eb3e:	4682      	mov	sl, r0
 800eb40:	468b      	mov	fp, r1
 800eb42:	9b08      	ldr	r3, [sp, #32]
 800eb44:	b1b3      	cbz	r3, 800eb74 <_strtod_l+0x604>
 800eb46:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800eb4a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	4659      	mov	r1, fp
 800eb52:	dd0f      	ble.n	800eb74 <_strtod_l+0x604>
 800eb54:	2b1f      	cmp	r3, #31
 800eb56:	dd55      	ble.n	800ec04 <_strtod_l+0x694>
 800eb58:	2b34      	cmp	r3, #52	@ 0x34
 800eb5a:	bfde      	ittt	le
 800eb5c:	f04f 33ff 	movle.w	r3, #4294967295
 800eb60:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800eb64:	4093      	lslle	r3, r2
 800eb66:	f04f 0a00 	mov.w	sl, #0
 800eb6a:	bfcc      	ite	gt
 800eb6c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800eb70:	ea03 0b01 	andle.w	fp, r3, r1
 800eb74:	2200      	movs	r2, #0
 800eb76:	2300      	movs	r3, #0
 800eb78:	4650      	mov	r0, sl
 800eb7a:	4659      	mov	r1, fp
 800eb7c:	f7f1 ffc4 	bl	8000b08 <__aeabi_dcmpeq>
 800eb80:	2800      	cmp	r0, #0
 800eb82:	d1a6      	bne.n	800ead2 <_strtod_l+0x562>
 800eb84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb86:	9300      	str	r3, [sp, #0]
 800eb88:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800eb8a:	9805      	ldr	r0, [sp, #20]
 800eb8c:	462b      	mov	r3, r5
 800eb8e:	463a      	mov	r2, r7
 800eb90:	f7ff f8c6 	bl	800dd20 <__s2b>
 800eb94:	900a      	str	r0, [sp, #40]	@ 0x28
 800eb96:	2800      	cmp	r0, #0
 800eb98:	f43f af05 	beq.w	800e9a6 <_strtod_l+0x436>
 800eb9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eb9e:	2a00      	cmp	r2, #0
 800eba0:	eba9 0308 	sub.w	r3, r9, r8
 800eba4:	bfa8      	it	ge
 800eba6:	2300      	movge	r3, #0
 800eba8:	9312      	str	r3, [sp, #72]	@ 0x48
 800ebaa:	2400      	movs	r4, #0
 800ebac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ebb0:	9316      	str	r3, [sp, #88]	@ 0x58
 800ebb2:	46a0      	mov	r8, r4
 800ebb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebb6:	9805      	ldr	r0, [sp, #20]
 800ebb8:	6859      	ldr	r1, [r3, #4]
 800ebba:	f7ff f809 	bl	800dbd0 <_Balloc>
 800ebbe:	4681      	mov	r9, r0
 800ebc0:	2800      	cmp	r0, #0
 800ebc2:	f43f aef4 	beq.w	800e9ae <_strtod_l+0x43e>
 800ebc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebc8:	691a      	ldr	r2, [r3, #16]
 800ebca:	3202      	adds	r2, #2
 800ebcc:	f103 010c 	add.w	r1, r3, #12
 800ebd0:	0092      	lsls	r2, r2, #2
 800ebd2:	300c      	adds	r0, #12
 800ebd4:	f000 fcf6 	bl	800f5c4 <memcpy>
 800ebd8:	ec4b ab10 	vmov	d0, sl, fp
 800ebdc:	9805      	ldr	r0, [sp, #20]
 800ebde:	aa1c      	add	r2, sp, #112	@ 0x70
 800ebe0:	a91b      	add	r1, sp, #108	@ 0x6c
 800ebe2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ebe6:	f7ff fbd7 	bl	800e398 <__d2b>
 800ebea:	901a      	str	r0, [sp, #104]	@ 0x68
 800ebec:	2800      	cmp	r0, #0
 800ebee:	f43f aede 	beq.w	800e9ae <_strtod_l+0x43e>
 800ebf2:	9805      	ldr	r0, [sp, #20]
 800ebf4:	2101      	movs	r1, #1
 800ebf6:	f7ff f929 	bl	800de4c <__i2b>
 800ebfa:	4680      	mov	r8, r0
 800ebfc:	b948      	cbnz	r0, 800ec12 <_strtod_l+0x6a2>
 800ebfe:	f04f 0800 	mov.w	r8, #0
 800ec02:	e6d4      	b.n	800e9ae <_strtod_l+0x43e>
 800ec04:	f04f 32ff 	mov.w	r2, #4294967295
 800ec08:	fa02 f303 	lsl.w	r3, r2, r3
 800ec0c:	ea03 0a0a 	and.w	sl, r3, sl
 800ec10:	e7b0      	b.n	800eb74 <_strtod_l+0x604>
 800ec12:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ec14:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ec16:	2d00      	cmp	r5, #0
 800ec18:	bfab      	itete	ge
 800ec1a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ec1c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ec1e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ec20:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ec22:	bfac      	ite	ge
 800ec24:	18ef      	addge	r7, r5, r3
 800ec26:	1b5e      	sublt	r6, r3, r5
 800ec28:	9b08      	ldr	r3, [sp, #32]
 800ec2a:	1aed      	subs	r5, r5, r3
 800ec2c:	4415      	add	r5, r2
 800ec2e:	4b66      	ldr	r3, [pc, #408]	@ (800edc8 <_strtod_l+0x858>)
 800ec30:	3d01      	subs	r5, #1
 800ec32:	429d      	cmp	r5, r3
 800ec34:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ec38:	da50      	bge.n	800ecdc <_strtod_l+0x76c>
 800ec3a:	1b5b      	subs	r3, r3, r5
 800ec3c:	2b1f      	cmp	r3, #31
 800ec3e:	eba2 0203 	sub.w	r2, r2, r3
 800ec42:	f04f 0101 	mov.w	r1, #1
 800ec46:	dc3d      	bgt.n	800ecc4 <_strtod_l+0x754>
 800ec48:	fa01 f303 	lsl.w	r3, r1, r3
 800ec4c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ec4e:	2300      	movs	r3, #0
 800ec50:	9310      	str	r3, [sp, #64]	@ 0x40
 800ec52:	18bd      	adds	r5, r7, r2
 800ec54:	9b08      	ldr	r3, [sp, #32]
 800ec56:	42af      	cmp	r7, r5
 800ec58:	4416      	add	r6, r2
 800ec5a:	441e      	add	r6, r3
 800ec5c:	463b      	mov	r3, r7
 800ec5e:	bfa8      	it	ge
 800ec60:	462b      	movge	r3, r5
 800ec62:	42b3      	cmp	r3, r6
 800ec64:	bfa8      	it	ge
 800ec66:	4633      	movge	r3, r6
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	bfc2      	ittt	gt
 800ec6c:	1aed      	subgt	r5, r5, r3
 800ec6e:	1af6      	subgt	r6, r6, r3
 800ec70:	1aff      	subgt	r7, r7, r3
 800ec72:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	dd16      	ble.n	800eca6 <_strtod_l+0x736>
 800ec78:	4641      	mov	r1, r8
 800ec7a:	9805      	ldr	r0, [sp, #20]
 800ec7c:	461a      	mov	r2, r3
 800ec7e:	f7ff f9a5 	bl	800dfcc <__pow5mult>
 800ec82:	4680      	mov	r8, r0
 800ec84:	2800      	cmp	r0, #0
 800ec86:	d0ba      	beq.n	800ebfe <_strtod_l+0x68e>
 800ec88:	4601      	mov	r1, r0
 800ec8a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ec8c:	9805      	ldr	r0, [sp, #20]
 800ec8e:	f7ff f8f3 	bl	800de78 <__multiply>
 800ec92:	900e      	str	r0, [sp, #56]	@ 0x38
 800ec94:	2800      	cmp	r0, #0
 800ec96:	f43f ae8a 	beq.w	800e9ae <_strtod_l+0x43e>
 800ec9a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ec9c:	9805      	ldr	r0, [sp, #20]
 800ec9e:	f7fe ffd7 	bl	800dc50 <_Bfree>
 800eca2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eca4:	931a      	str	r3, [sp, #104]	@ 0x68
 800eca6:	2d00      	cmp	r5, #0
 800eca8:	dc1d      	bgt.n	800ece6 <_strtod_l+0x776>
 800ecaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	dd23      	ble.n	800ecf8 <_strtod_l+0x788>
 800ecb0:	4649      	mov	r1, r9
 800ecb2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ecb4:	9805      	ldr	r0, [sp, #20]
 800ecb6:	f7ff f989 	bl	800dfcc <__pow5mult>
 800ecba:	4681      	mov	r9, r0
 800ecbc:	b9e0      	cbnz	r0, 800ecf8 <_strtod_l+0x788>
 800ecbe:	f04f 0900 	mov.w	r9, #0
 800ecc2:	e674      	b.n	800e9ae <_strtod_l+0x43e>
 800ecc4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ecc8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800eccc:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ecd0:	35e2      	adds	r5, #226	@ 0xe2
 800ecd2:	fa01 f305 	lsl.w	r3, r1, r5
 800ecd6:	9310      	str	r3, [sp, #64]	@ 0x40
 800ecd8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ecda:	e7ba      	b.n	800ec52 <_strtod_l+0x6e2>
 800ecdc:	2300      	movs	r3, #0
 800ecde:	9310      	str	r3, [sp, #64]	@ 0x40
 800ece0:	2301      	movs	r3, #1
 800ece2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ece4:	e7b5      	b.n	800ec52 <_strtod_l+0x6e2>
 800ece6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ece8:	9805      	ldr	r0, [sp, #20]
 800ecea:	462a      	mov	r2, r5
 800ecec:	f7ff f9c8 	bl	800e080 <__lshift>
 800ecf0:	901a      	str	r0, [sp, #104]	@ 0x68
 800ecf2:	2800      	cmp	r0, #0
 800ecf4:	d1d9      	bne.n	800ecaa <_strtod_l+0x73a>
 800ecf6:	e65a      	b.n	800e9ae <_strtod_l+0x43e>
 800ecf8:	2e00      	cmp	r6, #0
 800ecfa:	dd07      	ble.n	800ed0c <_strtod_l+0x79c>
 800ecfc:	4649      	mov	r1, r9
 800ecfe:	9805      	ldr	r0, [sp, #20]
 800ed00:	4632      	mov	r2, r6
 800ed02:	f7ff f9bd 	bl	800e080 <__lshift>
 800ed06:	4681      	mov	r9, r0
 800ed08:	2800      	cmp	r0, #0
 800ed0a:	d0d8      	beq.n	800ecbe <_strtod_l+0x74e>
 800ed0c:	2f00      	cmp	r7, #0
 800ed0e:	dd08      	ble.n	800ed22 <_strtod_l+0x7b2>
 800ed10:	4641      	mov	r1, r8
 800ed12:	9805      	ldr	r0, [sp, #20]
 800ed14:	463a      	mov	r2, r7
 800ed16:	f7ff f9b3 	bl	800e080 <__lshift>
 800ed1a:	4680      	mov	r8, r0
 800ed1c:	2800      	cmp	r0, #0
 800ed1e:	f43f ae46 	beq.w	800e9ae <_strtod_l+0x43e>
 800ed22:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ed24:	9805      	ldr	r0, [sp, #20]
 800ed26:	464a      	mov	r2, r9
 800ed28:	f7ff fa32 	bl	800e190 <__mdiff>
 800ed2c:	4604      	mov	r4, r0
 800ed2e:	2800      	cmp	r0, #0
 800ed30:	f43f ae3d 	beq.w	800e9ae <_strtod_l+0x43e>
 800ed34:	68c3      	ldr	r3, [r0, #12]
 800ed36:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ed38:	2300      	movs	r3, #0
 800ed3a:	60c3      	str	r3, [r0, #12]
 800ed3c:	4641      	mov	r1, r8
 800ed3e:	f7ff fa0b 	bl	800e158 <__mcmp>
 800ed42:	2800      	cmp	r0, #0
 800ed44:	da46      	bge.n	800edd4 <_strtod_l+0x864>
 800ed46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed48:	ea53 030a 	orrs.w	r3, r3, sl
 800ed4c:	d16c      	bne.n	800ee28 <_strtod_l+0x8b8>
 800ed4e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d168      	bne.n	800ee28 <_strtod_l+0x8b8>
 800ed56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ed5a:	0d1b      	lsrs	r3, r3, #20
 800ed5c:	051b      	lsls	r3, r3, #20
 800ed5e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ed62:	d961      	bls.n	800ee28 <_strtod_l+0x8b8>
 800ed64:	6963      	ldr	r3, [r4, #20]
 800ed66:	b913      	cbnz	r3, 800ed6e <_strtod_l+0x7fe>
 800ed68:	6923      	ldr	r3, [r4, #16]
 800ed6a:	2b01      	cmp	r3, #1
 800ed6c:	dd5c      	ble.n	800ee28 <_strtod_l+0x8b8>
 800ed6e:	4621      	mov	r1, r4
 800ed70:	2201      	movs	r2, #1
 800ed72:	9805      	ldr	r0, [sp, #20]
 800ed74:	f7ff f984 	bl	800e080 <__lshift>
 800ed78:	4641      	mov	r1, r8
 800ed7a:	4604      	mov	r4, r0
 800ed7c:	f7ff f9ec 	bl	800e158 <__mcmp>
 800ed80:	2800      	cmp	r0, #0
 800ed82:	dd51      	ble.n	800ee28 <_strtod_l+0x8b8>
 800ed84:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ed88:	9a08      	ldr	r2, [sp, #32]
 800ed8a:	0d1b      	lsrs	r3, r3, #20
 800ed8c:	051b      	lsls	r3, r3, #20
 800ed8e:	2a00      	cmp	r2, #0
 800ed90:	d06b      	beq.n	800ee6a <_strtod_l+0x8fa>
 800ed92:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ed96:	d868      	bhi.n	800ee6a <_strtod_l+0x8fa>
 800ed98:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ed9c:	f67f ae9d 	bls.w	800eada <_strtod_l+0x56a>
 800eda0:	4b0a      	ldr	r3, [pc, #40]	@ (800edcc <_strtod_l+0x85c>)
 800eda2:	4650      	mov	r0, sl
 800eda4:	4659      	mov	r1, fp
 800eda6:	2200      	movs	r2, #0
 800eda8:	f7f1 fc46 	bl	8000638 <__aeabi_dmul>
 800edac:	4b08      	ldr	r3, [pc, #32]	@ (800edd0 <_strtod_l+0x860>)
 800edae:	400b      	ands	r3, r1
 800edb0:	4682      	mov	sl, r0
 800edb2:	468b      	mov	fp, r1
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	f47f ae05 	bne.w	800e9c4 <_strtod_l+0x454>
 800edba:	9a05      	ldr	r2, [sp, #20]
 800edbc:	2322      	movs	r3, #34	@ 0x22
 800edbe:	6013      	str	r3, [r2, #0]
 800edc0:	e600      	b.n	800e9c4 <_strtod_l+0x454>
 800edc2:	bf00      	nop
 800edc4:	08010fc0 	.word	0x08010fc0
 800edc8:	fffffc02 	.word	0xfffffc02
 800edcc:	39500000 	.word	0x39500000
 800edd0:	7ff00000 	.word	0x7ff00000
 800edd4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800edd8:	d165      	bne.n	800eea6 <_strtod_l+0x936>
 800edda:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800eddc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ede0:	b35a      	cbz	r2, 800ee3a <_strtod_l+0x8ca>
 800ede2:	4a9f      	ldr	r2, [pc, #636]	@ (800f060 <_strtod_l+0xaf0>)
 800ede4:	4293      	cmp	r3, r2
 800ede6:	d12b      	bne.n	800ee40 <_strtod_l+0x8d0>
 800ede8:	9b08      	ldr	r3, [sp, #32]
 800edea:	4651      	mov	r1, sl
 800edec:	b303      	cbz	r3, 800ee30 <_strtod_l+0x8c0>
 800edee:	4b9d      	ldr	r3, [pc, #628]	@ (800f064 <_strtod_l+0xaf4>)
 800edf0:	465a      	mov	r2, fp
 800edf2:	4013      	ands	r3, r2
 800edf4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800edf8:	f04f 32ff 	mov.w	r2, #4294967295
 800edfc:	d81b      	bhi.n	800ee36 <_strtod_l+0x8c6>
 800edfe:	0d1b      	lsrs	r3, r3, #20
 800ee00:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ee04:	fa02 f303 	lsl.w	r3, r2, r3
 800ee08:	4299      	cmp	r1, r3
 800ee0a:	d119      	bne.n	800ee40 <_strtod_l+0x8d0>
 800ee0c:	4b96      	ldr	r3, [pc, #600]	@ (800f068 <_strtod_l+0xaf8>)
 800ee0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee10:	429a      	cmp	r2, r3
 800ee12:	d102      	bne.n	800ee1a <_strtod_l+0x8aa>
 800ee14:	3101      	adds	r1, #1
 800ee16:	f43f adca 	beq.w	800e9ae <_strtod_l+0x43e>
 800ee1a:	4b92      	ldr	r3, [pc, #584]	@ (800f064 <_strtod_l+0xaf4>)
 800ee1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee1e:	401a      	ands	r2, r3
 800ee20:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ee24:	f04f 0a00 	mov.w	sl, #0
 800ee28:	9b08      	ldr	r3, [sp, #32]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d1b8      	bne.n	800eda0 <_strtod_l+0x830>
 800ee2e:	e5c9      	b.n	800e9c4 <_strtod_l+0x454>
 800ee30:	f04f 33ff 	mov.w	r3, #4294967295
 800ee34:	e7e8      	b.n	800ee08 <_strtod_l+0x898>
 800ee36:	4613      	mov	r3, r2
 800ee38:	e7e6      	b.n	800ee08 <_strtod_l+0x898>
 800ee3a:	ea53 030a 	orrs.w	r3, r3, sl
 800ee3e:	d0a1      	beq.n	800ed84 <_strtod_l+0x814>
 800ee40:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ee42:	b1db      	cbz	r3, 800ee7c <_strtod_l+0x90c>
 800ee44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee46:	4213      	tst	r3, r2
 800ee48:	d0ee      	beq.n	800ee28 <_strtod_l+0x8b8>
 800ee4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee4c:	9a08      	ldr	r2, [sp, #32]
 800ee4e:	4650      	mov	r0, sl
 800ee50:	4659      	mov	r1, fp
 800ee52:	b1bb      	cbz	r3, 800ee84 <_strtod_l+0x914>
 800ee54:	f7ff fb6e 	bl	800e534 <sulp>
 800ee58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ee5c:	ec53 2b10 	vmov	r2, r3, d0
 800ee60:	f7f1 fa34 	bl	80002cc <__adddf3>
 800ee64:	4682      	mov	sl, r0
 800ee66:	468b      	mov	fp, r1
 800ee68:	e7de      	b.n	800ee28 <_strtod_l+0x8b8>
 800ee6a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ee6e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ee72:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ee76:	f04f 3aff 	mov.w	sl, #4294967295
 800ee7a:	e7d5      	b.n	800ee28 <_strtod_l+0x8b8>
 800ee7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ee7e:	ea13 0f0a 	tst.w	r3, sl
 800ee82:	e7e1      	b.n	800ee48 <_strtod_l+0x8d8>
 800ee84:	f7ff fb56 	bl	800e534 <sulp>
 800ee88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ee8c:	ec53 2b10 	vmov	r2, r3, d0
 800ee90:	f7f1 fa1a 	bl	80002c8 <__aeabi_dsub>
 800ee94:	2200      	movs	r2, #0
 800ee96:	2300      	movs	r3, #0
 800ee98:	4682      	mov	sl, r0
 800ee9a:	468b      	mov	fp, r1
 800ee9c:	f7f1 fe34 	bl	8000b08 <__aeabi_dcmpeq>
 800eea0:	2800      	cmp	r0, #0
 800eea2:	d0c1      	beq.n	800ee28 <_strtod_l+0x8b8>
 800eea4:	e619      	b.n	800eada <_strtod_l+0x56a>
 800eea6:	4641      	mov	r1, r8
 800eea8:	4620      	mov	r0, r4
 800eeaa:	f7ff facd 	bl	800e448 <__ratio>
 800eeae:	ec57 6b10 	vmov	r6, r7, d0
 800eeb2:	2200      	movs	r2, #0
 800eeb4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800eeb8:	4630      	mov	r0, r6
 800eeba:	4639      	mov	r1, r7
 800eebc:	f7f1 fe38 	bl	8000b30 <__aeabi_dcmple>
 800eec0:	2800      	cmp	r0, #0
 800eec2:	d06f      	beq.n	800efa4 <_strtod_l+0xa34>
 800eec4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d17a      	bne.n	800efc0 <_strtod_l+0xa50>
 800eeca:	f1ba 0f00 	cmp.w	sl, #0
 800eece:	d158      	bne.n	800ef82 <_strtod_l+0xa12>
 800eed0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eed2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d15a      	bne.n	800ef90 <_strtod_l+0xa20>
 800eeda:	4b64      	ldr	r3, [pc, #400]	@ (800f06c <_strtod_l+0xafc>)
 800eedc:	2200      	movs	r2, #0
 800eede:	4630      	mov	r0, r6
 800eee0:	4639      	mov	r1, r7
 800eee2:	f7f1 fe1b 	bl	8000b1c <__aeabi_dcmplt>
 800eee6:	2800      	cmp	r0, #0
 800eee8:	d159      	bne.n	800ef9e <_strtod_l+0xa2e>
 800eeea:	4630      	mov	r0, r6
 800eeec:	4639      	mov	r1, r7
 800eeee:	4b60      	ldr	r3, [pc, #384]	@ (800f070 <_strtod_l+0xb00>)
 800eef0:	2200      	movs	r2, #0
 800eef2:	f7f1 fba1 	bl	8000638 <__aeabi_dmul>
 800eef6:	4606      	mov	r6, r0
 800eef8:	460f      	mov	r7, r1
 800eefa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800eefe:	9606      	str	r6, [sp, #24]
 800ef00:	9307      	str	r3, [sp, #28]
 800ef02:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ef06:	4d57      	ldr	r5, [pc, #348]	@ (800f064 <_strtod_l+0xaf4>)
 800ef08:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ef0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ef0e:	401d      	ands	r5, r3
 800ef10:	4b58      	ldr	r3, [pc, #352]	@ (800f074 <_strtod_l+0xb04>)
 800ef12:	429d      	cmp	r5, r3
 800ef14:	f040 80b2 	bne.w	800f07c <_strtod_l+0xb0c>
 800ef18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ef1a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ef1e:	ec4b ab10 	vmov	d0, sl, fp
 800ef22:	f7ff f9c9 	bl	800e2b8 <__ulp>
 800ef26:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ef2a:	ec51 0b10 	vmov	r0, r1, d0
 800ef2e:	f7f1 fb83 	bl	8000638 <__aeabi_dmul>
 800ef32:	4652      	mov	r2, sl
 800ef34:	465b      	mov	r3, fp
 800ef36:	f7f1 f9c9 	bl	80002cc <__adddf3>
 800ef3a:	460b      	mov	r3, r1
 800ef3c:	4949      	ldr	r1, [pc, #292]	@ (800f064 <_strtod_l+0xaf4>)
 800ef3e:	4a4e      	ldr	r2, [pc, #312]	@ (800f078 <_strtod_l+0xb08>)
 800ef40:	4019      	ands	r1, r3
 800ef42:	4291      	cmp	r1, r2
 800ef44:	4682      	mov	sl, r0
 800ef46:	d942      	bls.n	800efce <_strtod_l+0xa5e>
 800ef48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ef4a:	4b47      	ldr	r3, [pc, #284]	@ (800f068 <_strtod_l+0xaf8>)
 800ef4c:	429a      	cmp	r2, r3
 800ef4e:	d103      	bne.n	800ef58 <_strtod_l+0x9e8>
 800ef50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ef52:	3301      	adds	r3, #1
 800ef54:	f43f ad2b 	beq.w	800e9ae <_strtod_l+0x43e>
 800ef58:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f068 <_strtod_l+0xaf8>
 800ef5c:	f04f 3aff 	mov.w	sl, #4294967295
 800ef60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ef62:	9805      	ldr	r0, [sp, #20]
 800ef64:	f7fe fe74 	bl	800dc50 <_Bfree>
 800ef68:	9805      	ldr	r0, [sp, #20]
 800ef6a:	4649      	mov	r1, r9
 800ef6c:	f7fe fe70 	bl	800dc50 <_Bfree>
 800ef70:	9805      	ldr	r0, [sp, #20]
 800ef72:	4641      	mov	r1, r8
 800ef74:	f7fe fe6c 	bl	800dc50 <_Bfree>
 800ef78:	9805      	ldr	r0, [sp, #20]
 800ef7a:	4621      	mov	r1, r4
 800ef7c:	f7fe fe68 	bl	800dc50 <_Bfree>
 800ef80:	e618      	b.n	800ebb4 <_strtod_l+0x644>
 800ef82:	f1ba 0f01 	cmp.w	sl, #1
 800ef86:	d103      	bne.n	800ef90 <_strtod_l+0xa20>
 800ef88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	f43f ada5 	beq.w	800eada <_strtod_l+0x56a>
 800ef90:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f040 <_strtod_l+0xad0>
 800ef94:	4f35      	ldr	r7, [pc, #212]	@ (800f06c <_strtod_l+0xafc>)
 800ef96:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ef9a:	2600      	movs	r6, #0
 800ef9c:	e7b1      	b.n	800ef02 <_strtod_l+0x992>
 800ef9e:	4f34      	ldr	r7, [pc, #208]	@ (800f070 <_strtod_l+0xb00>)
 800efa0:	2600      	movs	r6, #0
 800efa2:	e7aa      	b.n	800eefa <_strtod_l+0x98a>
 800efa4:	4b32      	ldr	r3, [pc, #200]	@ (800f070 <_strtod_l+0xb00>)
 800efa6:	4630      	mov	r0, r6
 800efa8:	4639      	mov	r1, r7
 800efaa:	2200      	movs	r2, #0
 800efac:	f7f1 fb44 	bl	8000638 <__aeabi_dmul>
 800efb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800efb2:	4606      	mov	r6, r0
 800efb4:	460f      	mov	r7, r1
 800efb6:	2b00      	cmp	r3, #0
 800efb8:	d09f      	beq.n	800eefa <_strtod_l+0x98a>
 800efba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800efbe:	e7a0      	b.n	800ef02 <_strtod_l+0x992>
 800efc0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f048 <_strtod_l+0xad8>
 800efc4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800efc8:	ec57 6b17 	vmov	r6, r7, d7
 800efcc:	e799      	b.n	800ef02 <_strtod_l+0x992>
 800efce:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800efd2:	9b08      	ldr	r3, [sp, #32]
 800efd4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d1c1      	bne.n	800ef60 <_strtod_l+0x9f0>
 800efdc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800efe0:	0d1b      	lsrs	r3, r3, #20
 800efe2:	051b      	lsls	r3, r3, #20
 800efe4:	429d      	cmp	r5, r3
 800efe6:	d1bb      	bne.n	800ef60 <_strtod_l+0x9f0>
 800efe8:	4630      	mov	r0, r6
 800efea:	4639      	mov	r1, r7
 800efec:	f7f1 fe84 	bl	8000cf8 <__aeabi_d2lz>
 800eff0:	f7f1 faf4 	bl	80005dc <__aeabi_l2d>
 800eff4:	4602      	mov	r2, r0
 800eff6:	460b      	mov	r3, r1
 800eff8:	4630      	mov	r0, r6
 800effa:	4639      	mov	r1, r7
 800effc:	f7f1 f964 	bl	80002c8 <__aeabi_dsub>
 800f000:	460b      	mov	r3, r1
 800f002:	4602      	mov	r2, r0
 800f004:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f008:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f00c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f00e:	ea46 060a 	orr.w	r6, r6, sl
 800f012:	431e      	orrs	r6, r3
 800f014:	d06f      	beq.n	800f0f6 <_strtod_l+0xb86>
 800f016:	a30e      	add	r3, pc, #56	@ (adr r3, 800f050 <_strtod_l+0xae0>)
 800f018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f01c:	f7f1 fd7e 	bl	8000b1c <__aeabi_dcmplt>
 800f020:	2800      	cmp	r0, #0
 800f022:	f47f accf 	bne.w	800e9c4 <_strtod_l+0x454>
 800f026:	a30c      	add	r3, pc, #48	@ (adr r3, 800f058 <_strtod_l+0xae8>)
 800f028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f02c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f030:	f7f1 fd92 	bl	8000b58 <__aeabi_dcmpgt>
 800f034:	2800      	cmp	r0, #0
 800f036:	d093      	beq.n	800ef60 <_strtod_l+0x9f0>
 800f038:	e4c4      	b.n	800e9c4 <_strtod_l+0x454>
 800f03a:	bf00      	nop
 800f03c:	f3af 8000 	nop.w
 800f040:	00000000 	.word	0x00000000
 800f044:	bff00000 	.word	0xbff00000
 800f048:	00000000 	.word	0x00000000
 800f04c:	3ff00000 	.word	0x3ff00000
 800f050:	94a03595 	.word	0x94a03595
 800f054:	3fdfffff 	.word	0x3fdfffff
 800f058:	35afe535 	.word	0x35afe535
 800f05c:	3fe00000 	.word	0x3fe00000
 800f060:	000fffff 	.word	0x000fffff
 800f064:	7ff00000 	.word	0x7ff00000
 800f068:	7fefffff 	.word	0x7fefffff
 800f06c:	3ff00000 	.word	0x3ff00000
 800f070:	3fe00000 	.word	0x3fe00000
 800f074:	7fe00000 	.word	0x7fe00000
 800f078:	7c9fffff 	.word	0x7c9fffff
 800f07c:	9b08      	ldr	r3, [sp, #32]
 800f07e:	b323      	cbz	r3, 800f0ca <_strtod_l+0xb5a>
 800f080:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f084:	d821      	bhi.n	800f0ca <_strtod_l+0xb5a>
 800f086:	a328      	add	r3, pc, #160	@ (adr r3, 800f128 <_strtod_l+0xbb8>)
 800f088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f08c:	4630      	mov	r0, r6
 800f08e:	4639      	mov	r1, r7
 800f090:	f7f1 fd4e 	bl	8000b30 <__aeabi_dcmple>
 800f094:	b1a0      	cbz	r0, 800f0c0 <_strtod_l+0xb50>
 800f096:	4639      	mov	r1, r7
 800f098:	4630      	mov	r0, r6
 800f09a:	f7f1 fda5 	bl	8000be8 <__aeabi_d2uiz>
 800f09e:	2801      	cmp	r0, #1
 800f0a0:	bf38      	it	cc
 800f0a2:	2001      	movcc	r0, #1
 800f0a4:	f7f1 fa4e 	bl	8000544 <__aeabi_ui2d>
 800f0a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0aa:	4606      	mov	r6, r0
 800f0ac:	460f      	mov	r7, r1
 800f0ae:	b9fb      	cbnz	r3, 800f0f0 <_strtod_l+0xb80>
 800f0b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f0b4:	9014      	str	r0, [sp, #80]	@ 0x50
 800f0b6:	9315      	str	r3, [sp, #84]	@ 0x54
 800f0b8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f0bc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f0c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f0c2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f0c6:	1b5b      	subs	r3, r3, r5
 800f0c8:	9311      	str	r3, [sp, #68]	@ 0x44
 800f0ca:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f0ce:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f0d2:	f7ff f8f1 	bl	800e2b8 <__ulp>
 800f0d6:	4650      	mov	r0, sl
 800f0d8:	ec53 2b10 	vmov	r2, r3, d0
 800f0dc:	4659      	mov	r1, fp
 800f0de:	f7f1 faab 	bl	8000638 <__aeabi_dmul>
 800f0e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f0e6:	f7f1 f8f1 	bl	80002cc <__adddf3>
 800f0ea:	4682      	mov	sl, r0
 800f0ec:	468b      	mov	fp, r1
 800f0ee:	e770      	b.n	800efd2 <_strtod_l+0xa62>
 800f0f0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f0f4:	e7e0      	b.n	800f0b8 <_strtod_l+0xb48>
 800f0f6:	a30e      	add	r3, pc, #56	@ (adr r3, 800f130 <_strtod_l+0xbc0>)
 800f0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0fc:	f7f1 fd0e 	bl	8000b1c <__aeabi_dcmplt>
 800f100:	e798      	b.n	800f034 <_strtod_l+0xac4>
 800f102:	2300      	movs	r3, #0
 800f104:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f106:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f108:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f10a:	6013      	str	r3, [r2, #0]
 800f10c:	f7ff ba6d 	b.w	800e5ea <_strtod_l+0x7a>
 800f110:	2a65      	cmp	r2, #101	@ 0x65
 800f112:	f43f ab66 	beq.w	800e7e2 <_strtod_l+0x272>
 800f116:	2a45      	cmp	r2, #69	@ 0x45
 800f118:	f43f ab63 	beq.w	800e7e2 <_strtod_l+0x272>
 800f11c:	2301      	movs	r3, #1
 800f11e:	f7ff bb9e 	b.w	800e85e <_strtod_l+0x2ee>
 800f122:	bf00      	nop
 800f124:	f3af 8000 	nop.w
 800f128:	ffc00000 	.word	0xffc00000
 800f12c:	41dfffff 	.word	0x41dfffff
 800f130:	94a03595 	.word	0x94a03595
 800f134:	3fcfffff 	.word	0x3fcfffff

0800f138 <_strtod_r>:
 800f138:	4b01      	ldr	r3, [pc, #4]	@ (800f140 <_strtod_r+0x8>)
 800f13a:	f7ff ba19 	b.w	800e570 <_strtod_l>
 800f13e:	bf00      	nop
 800f140:	20000138 	.word	0x20000138

0800f144 <__ssputs_r>:
 800f144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f148:	688e      	ldr	r6, [r1, #8]
 800f14a:	461f      	mov	r7, r3
 800f14c:	42be      	cmp	r6, r7
 800f14e:	680b      	ldr	r3, [r1, #0]
 800f150:	4682      	mov	sl, r0
 800f152:	460c      	mov	r4, r1
 800f154:	4690      	mov	r8, r2
 800f156:	d82d      	bhi.n	800f1b4 <__ssputs_r+0x70>
 800f158:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f15c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f160:	d026      	beq.n	800f1b0 <__ssputs_r+0x6c>
 800f162:	6965      	ldr	r5, [r4, #20]
 800f164:	6909      	ldr	r1, [r1, #16]
 800f166:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f16a:	eba3 0901 	sub.w	r9, r3, r1
 800f16e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f172:	1c7b      	adds	r3, r7, #1
 800f174:	444b      	add	r3, r9
 800f176:	106d      	asrs	r5, r5, #1
 800f178:	429d      	cmp	r5, r3
 800f17a:	bf38      	it	cc
 800f17c:	461d      	movcc	r5, r3
 800f17e:	0553      	lsls	r3, r2, #21
 800f180:	d527      	bpl.n	800f1d2 <__ssputs_r+0x8e>
 800f182:	4629      	mov	r1, r5
 800f184:	f7fe fc98 	bl	800dab8 <_malloc_r>
 800f188:	4606      	mov	r6, r0
 800f18a:	b360      	cbz	r0, 800f1e6 <__ssputs_r+0xa2>
 800f18c:	6921      	ldr	r1, [r4, #16]
 800f18e:	464a      	mov	r2, r9
 800f190:	f000 fa18 	bl	800f5c4 <memcpy>
 800f194:	89a3      	ldrh	r3, [r4, #12]
 800f196:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f19a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f19e:	81a3      	strh	r3, [r4, #12]
 800f1a0:	6126      	str	r6, [r4, #16]
 800f1a2:	6165      	str	r5, [r4, #20]
 800f1a4:	444e      	add	r6, r9
 800f1a6:	eba5 0509 	sub.w	r5, r5, r9
 800f1aa:	6026      	str	r6, [r4, #0]
 800f1ac:	60a5      	str	r5, [r4, #8]
 800f1ae:	463e      	mov	r6, r7
 800f1b0:	42be      	cmp	r6, r7
 800f1b2:	d900      	bls.n	800f1b6 <__ssputs_r+0x72>
 800f1b4:	463e      	mov	r6, r7
 800f1b6:	6820      	ldr	r0, [r4, #0]
 800f1b8:	4632      	mov	r2, r6
 800f1ba:	4641      	mov	r1, r8
 800f1bc:	f000 f9c6 	bl	800f54c <memmove>
 800f1c0:	68a3      	ldr	r3, [r4, #8]
 800f1c2:	1b9b      	subs	r3, r3, r6
 800f1c4:	60a3      	str	r3, [r4, #8]
 800f1c6:	6823      	ldr	r3, [r4, #0]
 800f1c8:	4433      	add	r3, r6
 800f1ca:	6023      	str	r3, [r4, #0]
 800f1cc:	2000      	movs	r0, #0
 800f1ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1d2:	462a      	mov	r2, r5
 800f1d4:	f000 fd89 	bl	800fcea <_realloc_r>
 800f1d8:	4606      	mov	r6, r0
 800f1da:	2800      	cmp	r0, #0
 800f1dc:	d1e0      	bne.n	800f1a0 <__ssputs_r+0x5c>
 800f1de:	6921      	ldr	r1, [r4, #16]
 800f1e0:	4650      	mov	r0, sl
 800f1e2:	f7fe fbf5 	bl	800d9d0 <_free_r>
 800f1e6:	230c      	movs	r3, #12
 800f1e8:	f8ca 3000 	str.w	r3, [sl]
 800f1ec:	89a3      	ldrh	r3, [r4, #12]
 800f1ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f1f2:	81a3      	strh	r3, [r4, #12]
 800f1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f1f8:	e7e9      	b.n	800f1ce <__ssputs_r+0x8a>
	...

0800f1fc <_svfiprintf_r>:
 800f1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f200:	4698      	mov	r8, r3
 800f202:	898b      	ldrh	r3, [r1, #12]
 800f204:	061b      	lsls	r3, r3, #24
 800f206:	b09d      	sub	sp, #116	@ 0x74
 800f208:	4607      	mov	r7, r0
 800f20a:	460d      	mov	r5, r1
 800f20c:	4614      	mov	r4, r2
 800f20e:	d510      	bpl.n	800f232 <_svfiprintf_r+0x36>
 800f210:	690b      	ldr	r3, [r1, #16]
 800f212:	b973      	cbnz	r3, 800f232 <_svfiprintf_r+0x36>
 800f214:	2140      	movs	r1, #64	@ 0x40
 800f216:	f7fe fc4f 	bl	800dab8 <_malloc_r>
 800f21a:	6028      	str	r0, [r5, #0]
 800f21c:	6128      	str	r0, [r5, #16]
 800f21e:	b930      	cbnz	r0, 800f22e <_svfiprintf_r+0x32>
 800f220:	230c      	movs	r3, #12
 800f222:	603b      	str	r3, [r7, #0]
 800f224:	f04f 30ff 	mov.w	r0, #4294967295
 800f228:	b01d      	add	sp, #116	@ 0x74
 800f22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f22e:	2340      	movs	r3, #64	@ 0x40
 800f230:	616b      	str	r3, [r5, #20]
 800f232:	2300      	movs	r3, #0
 800f234:	9309      	str	r3, [sp, #36]	@ 0x24
 800f236:	2320      	movs	r3, #32
 800f238:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f23c:	f8cd 800c 	str.w	r8, [sp, #12]
 800f240:	2330      	movs	r3, #48	@ 0x30
 800f242:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f3e0 <_svfiprintf_r+0x1e4>
 800f246:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f24a:	f04f 0901 	mov.w	r9, #1
 800f24e:	4623      	mov	r3, r4
 800f250:	469a      	mov	sl, r3
 800f252:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f256:	b10a      	cbz	r2, 800f25c <_svfiprintf_r+0x60>
 800f258:	2a25      	cmp	r2, #37	@ 0x25
 800f25a:	d1f9      	bne.n	800f250 <_svfiprintf_r+0x54>
 800f25c:	ebba 0b04 	subs.w	fp, sl, r4
 800f260:	d00b      	beq.n	800f27a <_svfiprintf_r+0x7e>
 800f262:	465b      	mov	r3, fp
 800f264:	4622      	mov	r2, r4
 800f266:	4629      	mov	r1, r5
 800f268:	4638      	mov	r0, r7
 800f26a:	f7ff ff6b 	bl	800f144 <__ssputs_r>
 800f26e:	3001      	adds	r0, #1
 800f270:	f000 80a7 	beq.w	800f3c2 <_svfiprintf_r+0x1c6>
 800f274:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f276:	445a      	add	r2, fp
 800f278:	9209      	str	r2, [sp, #36]	@ 0x24
 800f27a:	f89a 3000 	ldrb.w	r3, [sl]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	f000 809f 	beq.w	800f3c2 <_svfiprintf_r+0x1c6>
 800f284:	2300      	movs	r3, #0
 800f286:	f04f 32ff 	mov.w	r2, #4294967295
 800f28a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f28e:	f10a 0a01 	add.w	sl, sl, #1
 800f292:	9304      	str	r3, [sp, #16]
 800f294:	9307      	str	r3, [sp, #28]
 800f296:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f29a:	931a      	str	r3, [sp, #104]	@ 0x68
 800f29c:	4654      	mov	r4, sl
 800f29e:	2205      	movs	r2, #5
 800f2a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2a4:	484e      	ldr	r0, [pc, #312]	@ (800f3e0 <_svfiprintf_r+0x1e4>)
 800f2a6:	f7f0 ffb3 	bl	8000210 <memchr>
 800f2aa:	9a04      	ldr	r2, [sp, #16]
 800f2ac:	b9d8      	cbnz	r0, 800f2e6 <_svfiprintf_r+0xea>
 800f2ae:	06d0      	lsls	r0, r2, #27
 800f2b0:	bf44      	itt	mi
 800f2b2:	2320      	movmi	r3, #32
 800f2b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f2b8:	0711      	lsls	r1, r2, #28
 800f2ba:	bf44      	itt	mi
 800f2bc:	232b      	movmi	r3, #43	@ 0x2b
 800f2be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f2c2:	f89a 3000 	ldrb.w	r3, [sl]
 800f2c6:	2b2a      	cmp	r3, #42	@ 0x2a
 800f2c8:	d015      	beq.n	800f2f6 <_svfiprintf_r+0xfa>
 800f2ca:	9a07      	ldr	r2, [sp, #28]
 800f2cc:	4654      	mov	r4, sl
 800f2ce:	2000      	movs	r0, #0
 800f2d0:	f04f 0c0a 	mov.w	ip, #10
 800f2d4:	4621      	mov	r1, r4
 800f2d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f2da:	3b30      	subs	r3, #48	@ 0x30
 800f2dc:	2b09      	cmp	r3, #9
 800f2de:	d94b      	bls.n	800f378 <_svfiprintf_r+0x17c>
 800f2e0:	b1b0      	cbz	r0, 800f310 <_svfiprintf_r+0x114>
 800f2e2:	9207      	str	r2, [sp, #28]
 800f2e4:	e014      	b.n	800f310 <_svfiprintf_r+0x114>
 800f2e6:	eba0 0308 	sub.w	r3, r0, r8
 800f2ea:	fa09 f303 	lsl.w	r3, r9, r3
 800f2ee:	4313      	orrs	r3, r2
 800f2f0:	9304      	str	r3, [sp, #16]
 800f2f2:	46a2      	mov	sl, r4
 800f2f4:	e7d2      	b.n	800f29c <_svfiprintf_r+0xa0>
 800f2f6:	9b03      	ldr	r3, [sp, #12]
 800f2f8:	1d19      	adds	r1, r3, #4
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	9103      	str	r1, [sp, #12]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	bfbb      	ittet	lt
 800f302:	425b      	neglt	r3, r3
 800f304:	f042 0202 	orrlt.w	r2, r2, #2
 800f308:	9307      	strge	r3, [sp, #28]
 800f30a:	9307      	strlt	r3, [sp, #28]
 800f30c:	bfb8      	it	lt
 800f30e:	9204      	strlt	r2, [sp, #16]
 800f310:	7823      	ldrb	r3, [r4, #0]
 800f312:	2b2e      	cmp	r3, #46	@ 0x2e
 800f314:	d10a      	bne.n	800f32c <_svfiprintf_r+0x130>
 800f316:	7863      	ldrb	r3, [r4, #1]
 800f318:	2b2a      	cmp	r3, #42	@ 0x2a
 800f31a:	d132      	bne.n	800f382 <_svfiprintf_r+0x186>
 800f31c:	9b03      	ldr	r3, [sp, #12]
 800f31e:	1d1a      	adds	r2, r3, #4
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	9203      	str	r2, [sp, #12]
 800f324:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f328:	3402      	adds	r4, #2
 800f32a:	9305      	str	r3, [sp, #20]
 800f32c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f3f0 <_svfiprintf_r+0x1f4>
 800f330:	7821      	ldrb	r1, [r4, #0]
 800f332:	2203      	movs	r2, #3
 800f334:	4650      	mov	r0, sl
 800f336:	f7f0 ff6b 	bl	8000210 <memchr>
 800f33a:	b138      	cbz	r0, 800f34c <_svfiprintf_r+0x150>
 800f33c:	9b04      	ldr	r3, [sp, #16]
 800f33e:	eba0 000a 	sub.w	r0, r0, sl
 800f342:	2240      	movs	r2, #64	@ 0x40
 800f344:	4082      	lsls	r2, r0
 800f346:	4313      	orrs	r3, r2
 800f348:	3401      	adds	r4, #1
 800f34a:	9304      	str	r3, [sp, #16]
 800f34c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f350:	4824      	ldr	r0, [pc, #144]	@ (800f3e4 <_svfiprintf_r+0x1e8>)
 800f352:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f356:	2206      	movs	r2, #6
 800f358:	f7f0 ff5a 	bl	8000210 <memchr>
 800f35c:	2800      	cmp	r0, #0
 800f35e:	d036      	beq.n	800f3ce <_svfiprintf_r+0x1d2>
 800f360:	4b21      	ldr	r3, [pc, #132]	@ (800f3e8 <_svfiprintf_r+0x1ec>)
 800f362:	bb1b      	cbnz	r3, 800f3ac <_svfiprintf_r+0x1b0>
 800f364:	9b03      	ldr	r3, [sp, #12]
 800f366:	3307      	adds	r3, #7
 800f368:	f023 0307 	bic.w	r3, r3, #7
 800f36c:	3308      	adds	r3, #8
 800f36e:	9303      	str	r3, [sp, #12]
 800f370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f372:	4433      	add	r3, r6
 800f374:	9309      	str	r3, [sp, #36]	@ 0x24
 800f376:	e76a      	b.n	800f24e <_svfiprintf_r+0x52>
 800f378:	fb0c 3202 	mla	r2, ip, r2, r3
 800f37c:	460c      	mov	r4, r1
 800f37e:	2001      	movs	r0, #1
 800f380:	e7a8      	b.n	800f2d4 <_svfiprintf_r+0xd8>
 800f382:	2300      	movs	r3, #0
 800f384:	3401      	adds	r4, #1
 800f386:	9305      	str	r3, [sp, #20]
 800f388:	4619      	mov	r1, r3
 800f38a:	f04f 0c0a 	mov.w	ip, #10
 800f38e:	4620      	mov	r0, r4
 800f390:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f394:	3a30      	subs	r2, #48	@ 0x30
 800f396:	2a09      	cmp	r2, #9
 800f398:	d903      	bls.n	800f3a2 <_svfiprintf_r+0x1a6>
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d0c6      	beq.n	800f32c <_svfiprintf_r+0x130>
 800f39e:	9105      	str	r1, [sp, #20]
 800f3a0:	e7c4      	b.n	800f32c <_svfiprintf_r+0x130>
 800f3a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800f3a6:	4604      	mov	r4, r0
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	e7f0      	b.n	800f38e <_svfiprintf_r+0x192>
 800f3ac:	ab03      	add	r3, sp, #12
 800f3ae:	9300      	str	r3, [sp, #0]
 800f3b0:	462a      	mov	r2, r5
 800f3b2:	4b0e      	ldr	r3, [pc, #56]	@ (800f3ec <_svfiprintf_r+0x1f0>)
 800f3b4:	a904      	add	r1, sp, #16
 800f3b6:	4638      	mov	r0, r7
 800f3b8:	f7fc fd32 	bl	800be20 <_printf_float>
 800f3bc:	1c42      	adds	r2, r0, #1
 800f3be:	4606      	mov	r6, r0
 800f3c0:	d1d6      	bne.n	800f370 <_svfiprintf_r+0x174>
 800f3c2:	89ab      	ldrh	r3, [r5, #12]
 800f3c4:	065b      	lsls	r3, r3, #25
 800f3c6:	f53f af2d 	bmi.w	800f224 <_svfiprintf_r+0x28>
 800f3ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f3cc:	e72c      	b.n	800f228 <_svfiprintf_r+0x2c>
 800f3ce:	ab03      	add	r3, sp, #12
 800f3d0:	9300      	str	r3, [sp, #0]
 800f3d2:	462a      	mov	r2, r5
 800f3d4:	4b05      	ldr	r3, [pc, #20]	@ (800f3ec <_svfiprintf_r+0x1f0>)
 800f3d6:	a904      	add	r1, sp, #16
 800f3d8:	4638      	mov	r0, r7
 800f3da:	f7fc ffb9 	bl	800c350 <_printf_i>
 800f3de:	e7ed      	b.n	800f3bc <_svfiprintf_r+0x1c0>
 800f3e0:	08010fe8 	.word	0x08010fe8
 800f3e4:	08010ff2 	.word	0x08010ff2
 800f3e8:	0800be21 	.word	0x0800be21
 800f3ec:	0800f145 	.word	0x0800f145
 800f3f0:	08010fee 	.word	0x08010fee

0800f3f4 <__sflush_r>:
 800f3f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f3f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3fc:	0716      	lsls	r6, r2, #28
 800f3fe:	4605      	mov	r5, r0
 800f400:	460c      	mov	r4, r1
 800f402:	d454      	bmi.n	800f4ae <__sflush_r+0xba>
 800f404:	684b      	ldr	r3, [r1, #4]
 800f406:	2b00      	cmp	r3, #0
 800f408:	dc02      	bgt.n	800f410 <__sflush_r+0x1c>
 800f40a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	dd48      	ble.n	800f4a2 <__sflush_r+0xae>
 800f410:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f412:	2e00      	cmp	r6, #0
 800f414:	d045      	beq.n	800f4a2 <__sflush_r+0xae>
 800f416:	2300      	movs	r3, #0
 800f418:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f41c:	682f      	ldr	r7, [r5, #0]
 800f41e:	6a21      	ldr	r1, [r4, #32]
 800f420:	602b      	str	r3, [r5, #0]
 800f422:	d030      	beq.n	800f486 <__sflush_r+0x92>
 800f424:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f426:	89a3      	ldrh	r3, [r4, #12]
 800f428:	0759      	lsls	r1, r3, #29
 800f42a:	d505      	bpl.n	800f438 <__sflush_r+0x44>
 800f42c:	6863      	ldr	r3, [r4, #4]
 800f42e:	1ad2      	subs	r2, r2, r3
 800f430:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f432:	b10b      	cbz	r3, 800f438 <__sflush_r+0x44>
 800f434:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f436:	1ad2      	subs	r2, r2, r3
 800f438:	2300      	movs	r3, #0
 800f43a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f43c:	6a21      	ldr	r1, [r4, #32]
 800f43e:	4628      	mov	r0, r5
 800f440:	47b0      	blx	r6
 800f442:	1c43      	adds	r3, r0, #1
 800f444:	89a3      	ldrh	r3, [r4, #12]
 800f446:	d106      	bne.n	800f456 <__sflush_r+0x62>
 800f448:	6829      	ldr	r1, [r5, #0]
 800f44a:	291d      	cmp	r1, #29
 800f44c:	d82b      	bhi.n	800f4a6 <__sflush_r+0xb2>
 800f44e:	4a2a      	ldr	r2, [pc, #168]	@ (800f4f8 <__sflush_r+0x104>)
 800f450:	410a      	asrs	r2, r1
 800f452:	07d6      	lsls	r6, r2, #31
 800f454:	d427      	bmi.n	800f4a6 <__sflush_r+0xb2>
 800f456:	2200      	movs	r2, #0
 800f458:	6062      	str	r2, [r4, #4]
 800f45a:	04d9      	lsls	r1, r3, #19
 800f45c:	6922      	ldr	r2, [r4, #16]
 800f45e:	6022      	str	r2, [r4, #0]
 800f460:	d504      	bpl.n	800f46c <__sflush_r+0x78>
 800f462:	1c42      	adds	r2, r0, #1
 800f464:	d101      	bne.n	800f46a <__sflush_r+0x76>
 800f466:	682b      	ldr	r3, [r5, #0]
 800f468:	b903      	cbnz	r3, 800f46c <__sflush_r+0x78>
 800f46a:	6560      	str	r0, [r4, #84]	@ 0x54
 800f46c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f46e:	602f      	str	r7, [r5, #0]
 800f470:	b1b9      	cbz	r1, 800f4a2 <__sflush_r+0xae>
 800f472:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f476:	4299      	cmp	r1, r3
 800f478:	d002      	beq.n	800f480 <__sflush_r+0x8c>
 800f47a:	4628      	mov	r0, r5
 800f47c:	f7fe faa8 	bl	800d9d0 <_free_r>
 800f480:	2300      	movs	r3, #0
 800f482:	6363      	str	r3, [r4, #52]	@ 0x34
 800f484:	e00d      	b.n	800f4a2 <__sflush_r+0xae>
 800f486:	2301      	movs	r3, #1
 800f488:	4628      	mov	r0, r5
 800f48a:	47b0      	blx	r6
 800f48c:	4602      	mov	r2, r0
 800f48e:	1c50      	adds	r0, r2, #1
 800f490:	d1c9      	bne.n	800f426 <__sflush_r+0x32>
 800f492:	682b      	ldr	r3, [r5, #0]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d0c6      	beq.n	800f426 <__sflush_r+0x32>
 800f498:	2b1d      	cmp	r3, #29
 800f49a:	d001      	beq.n	800f4a0 <__sflush_r+0xac>
 800f49c:	2b16      	cmp	r3, #22
 800f49e:	d11e      	bne.n	800f4de <__sflush_r+0xea>
 800f4a0:	602f      	str	r7, [r5, #0]
 800f4a2:	2000      	movs	r0, #0
 800f4a4:	e022      	b.n	800f4ec <__sflush_r+0xf8>
 800f4a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4aa:	b21b      	sxth	r3, r3
 800f4ac:	e01b      	b.n	800f4e6 <__sflush_r+0xf2>
 800f4ae:	690f      	ldr	r7, [r1, #16]
 800f4b0:	2f00      	cmp	r7, #0
 800f4b2:	d0f6      	beq.n	800f4a2 <__sflush_r+0xae>
 800f4b4:	0793      	lsls	r3, r2, #30
 800f4b6:	680e      	ldr	r6, [r1, #0]
 800f4b8:	bf08      	it	eq
 800f4ba:	694b      	ldreq	r3, [r1, #20]
 800f4bc:	600f      	str	r7, [r1, #0]
 800f4be:	bf18      	it	ne
 800f4c0:	2300      	movne	r3, #0
 800f4c2:	eba6 0807 	sub.w	r8, r6, r7
 800f4c6:	608b      	str	r3, [r1, #8]
 800f4c8:	f1b8 0f00 	cmp.w	r8, #0
 800f4cc:	dde9      	ble.n	800f4a2 <__sflush_r+0xae>
 800f4ce:	6a21      	ldr	r1, [r4, #32]
 800f4d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f4d2:	4643      	mov	r3, r8
 800f4d4:	463a      	mov	r2, r7
 800f4d6:	4628      	mov	r0, r5
 800f4d8:	47b0      	blx	r6
 800f4da:	2800      	cmp	r0, #0
 800f4dc:	dc08      	bgt.n	800f4f0 <__sflush_r+0xfc>
 800f4de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4e6:	81a3      	strh	r3, [r4, #12]
 800f4e8:	f04f 30ff 	mov.w	r0, #4294967295
 800f4ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4f0:	4407      	add	r7, r0
 800f4f2:	eba8 0800 	sub.w	r8, r8, r0
 800f4f6:	e7e7      	b.n	800f4c8 <__sflush_r+0xd4>
 800f4f8:	dfbffffe 	.word	0xdfbffffe

0800f4fc <_fflush_r>:
 800f4fc:	b538      	push	{r3, r4, r5, lr}
 800f4fe:	690b      	ldr	r3, [r1, #16]
 800f500:	4605      	mov	r5, r0
 800f502:	460c      	mov	r4, r1
 800f504:	b913      	cbnz	r3, 800f50c <_fflush_r+0x10>
 800f506:	2500      	movs	r5, #0
 800f508:	4628      	mov	r0, r5
 800f50a:	bd38      	pop	{r3, r4, r5, pc}
 800f50c:	b118      	cbz	r0, 800f516 <_fflush_r+0x1a>
 800f50e:	6a03      	ldr	r3, [r0, #32]
 800f510:	b90b      	cbnz	r3, 800f516 <_fflush_r+0x1a>
 800f512:	f7fd fadd 	bl	800cad0 <__sinit>
 800f516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d0f3      	beq.n	800f506 <_fflush_r+0xa>
 800f51e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f520:	07d0      	lsls	r0, r2, #31
 800f522:	d404      	bmi.n	800f52e <_fflush_r+0x32>
 800f524:	0599      	lsls	r1, r3, #22
 800f526:	d402      	bmi.n	800f52e <_fflush_r+0x32>
 800f528:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f52a:	f7fd fbfa 	bl	800cd22 <__retarget_lock_acquire_recursive>
 800f52e:	4628      	mov	r0, r5
 800f530:	4621      	mov	r1, r4
 800f532:	f7ff ff5f 	bl	800f3f4 <__sflush_r>
 800f536:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f538:	07da      	lsls	r2, r3, #31
 800f53a:	4605      	mov	r5, r0
 800f53c:	d4e4      	bmi.n	800f508 <_fflush_r+0xc>
 800f53e:	89a3      	ldrh	r3, [r4, #12]
 800f540:	059b      	lsls	r3, r3, #22
 800f542:	d4e1      	bmi.n	800f508 <_fflush_r+0xc>
 800f544:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f546:	f7fd fbed 	bl	800cd24 <__retarget_lock_release_recursive>
 800f54a:	e7dd      	b.n	800f508 <_fflush_r+0xc>

0800f54c <memmove>:
 800f54c:	4288      	cmp	r0, r1
 800f54e:	b510      	push	{r4, lr}
 800f550:	eb01 0402 	add.w	r4, r1, r2
 800f554:	d902      	bls.n	800f55c <memmove+0x10>
 800f556:	4284      	cmp	r4, r0
 800f558:	4623      	mov	r3, r4
 800f55a:	d807      	bhi.n	800f56c <memmove+0x20>
 800f55c:	1e43      	subs	r3, r0, #1
 800f55e:	42a1      	cmp	r1, r4
 800f560:	d008      	beq.n	800f574 <memmove+0x28>
 800f562:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f566:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f56a:	e7f8      	b.n	800f55e <memmove+0x12>
 800f56c:	4402      	add	r2, r0
 800f56e:	4601      	mov	r1, r0
 800f570:	428a      	cmp	r2, r1
 800f572:	d100      	bne.n	800f576 <memmove+0x2a>
 800f574:	bd10      	pop	{r4, pc}
 800f576:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f57a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f57e:	e7f7      	b.n	800f570 <memmove+0x24>

0800f580 <strncmp>:
 800f580:	b510      	push	{r4, lr}
 800f582:	b16a      	cbz	r2, 800f5a0 <strncmp+0x20>
 800f584:	3901      	subs	r1, #1
 800f586:	1884      	adds	r4, r0, r2
 800f588:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f58c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f590:	429a      	cmp	r2, r3
 800f592:	d103      	bne.n	800f59c <strncmp+0x1c>
 800f594:	42a0      	cmp	r0, r4
 800f596:	d001      	beq.n	800f59c <strncmp+0x1c>
 800f598:	2a00      	cmp	r2, #0
 800f59a:	d1f5      	bne.n	800f588 <strncmp+0x8>
 800f59c:	1ad0      	subs	r0, r2, r3
 800f59e:	bd10      	pop	{r4, pc}
 800f5a0:	4610      	mov	r0, r2
 800f5a2:	e7fc      	b.n	800f59e <strncmp+0x1e>

0800f5a4 <_sbrk_r>:
 800f5a4:	b538      	push	{r3, r4, r5, lr}
 800f5a6:	4d06      	ldr	r5, [pc, #24]	@ (800f5c0 <_sbrk_r+0x1c>)
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	4604      	mov	r4, r0
 800f5ac:	4608      	mov	r0, r1
 800f5ae:	602b      	str	r3, [r5, #0]
 800f5b0:	f7f5 f836 	bl	8004620 <_sbrk>
 800f5b4:	1c43      	adds	r3, r0, #1
 800f5b6:	d102      	bne.n	800f5be <_sbrk_r+0x1a>
 800f5b8:	682b      	ldr	r3, [r5, #0]
 800f5ba:	b103      	cbz	r3, 800f5be <_sbrk_r+0x1a>
 800f5bc:	6023      	str	r3, [r4, #0]
 800f5be:	bd38      	pop	{r3, r4, r5, pc}
 800f5c0:	20000b7c 	.word	0x20000b7c

0800f5c4 <memcpy>:
 800f5c4:	440a      	add	r2, r1
 800f5c6:	4291      	cmp	r1, r2
 800f5c8:	f100 33ff 	add.w	r3, r0, #4294967295
 800f5cc:	d100      	bne.n	800f5d0 <memcpy+0xc>
 800f5ce:	4770      	bx	lr
 800f5d0:	b510      	push	{r4, lr}
 800f5d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f5d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f5da:	4291      	cmp	r1, r2
 800f5dc:	d1f9      	bne.n	800f5d2 <memcpy+0xe>
 800f5de:	bd10      	pop	{r4, pc}

0800f5e0 <nan>:
 800f5e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f5e8 <nan+0x8>
 800f5e4:	4770      	bx	lr
 800f5e6:	bf00      	nop
 800f5e8:	00000000 	.word	0x00000000
 800f5ec:	7ff80000 	.word	0x7ff80000

0800f5f0 <__assert_func>:
 800f5f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f5f2:	4614      	mov	r4, r2
 800f5f4:	461a      	mov	r2, r3
 800f5f6:	4b09      	ldr	r3, [pc, #36]	@ (800f61c <__assert_func+0x2c>)
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	4605      	mov	r5, r0
 800f5fc:	68d8      	ldr	r0, [r3, #12]
 800f5fe:	b954      	cbnz	r4, 800f616 <__assert_func+0x26>
 800f600:	4b07      	ldr	r3, [pc, #28]	@ (800f620 <__assert_func+0x30>)
 800f602:	461c      	mov	r4, r3
 800f604:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f608:	9100      	str	r1, [sp, #0]
 800f60a:	462b      	mov	r3, r5
 800f60c:	4905      	ldr	r1, [pc, #20]	@ (800f624 <__assert_func+0x34>)
 800f60e:	f000 fba7 	bl	800fd60 <fiprintf>
 800f612:	f000 fbb7 	bl	800fd84 <abort>
 800f616:	4b04      	ldr	r3, [pc, #16]	@ (800f628 <__assert_func+0x38>)
 800f618:	e7f4      	b.n	800f604 <__assert_func+0x14>
 800f61a:	bf00      	nop
 800f61c:	200000e8 	.word	0x200000e8
 800f620:	0801103c 	.word	0x0801103c
 800f624:	0801100e 	.word	0x0801100e
 800f628:	08011001 	.word	0x08011001

0800f62c <_calloc_r>:
 800f62c:	b570      	push	{r4, r5, r6, lr}
 800f62e:	fba1 5402 	umull	r5, r4, r1, r2
 800f632:	b93c      	cbnz	r4, 800f644 <_calloc_r+0x18>
 800f634:	4629      	mov	r1, r5
 800f636:	f7fe fa3f 	bl	800dab8 <_malloc_r>
 800f63a:	4606      	mov	r6, r0
 800f63c:	b928      	cbnz	r0, 800f64a <_calloc_r+0x1e>
 800f63e:	2600      	movs	r6, #0
 800f640:	4630      	mov	r0, r6
 800f642:	bd70      	pop	{r4, r5, r6, pc}
 800f644:	220c      	movs	r2, #12
 800f646:	6002      	str	r2, [r0, #0]
 800f648:	e7f9      	b.n	800f63e <_calloc_r+0x12>
 800f64a:	462a      	mov	r2, r5
 800f64c:	4621      	mov	r1, r4
 800f64e:	f7fd fad8 	bl	800cc02 <memset>
 800f652:	e7f5      	b.n	800f640 <_calloc_r+0x14>

0800f654 <rshift>:
 800f654:	6903      	ldr	r3, [r0, #16]
 800f656:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f65a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f65e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f662:	f100 0414 	add.w	r4, r0, #20
 800f666:	dd45      	ble.n	800f6f4 <rshift+0xa0>
 800f668:	f011 011f 	ands.w	r1, r1, #31
 800f66c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f670:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f674:	d10c      	bne.n	800f690 <rshift+0x3c>
 800f676:	f100 0710 	add.w	r7, r0, #16
 800f67a:	4629      	mov	r1, r5
 800f67c:	42b1      	cmp	r1, r6
 800f67e:	d334      	bcc.n	800f6ea <rshift+0x96>
 800f680:	1a9b      	subs	r3, r3, r2
 800f682:	009b      	lsls	r3, r3, #2
 800f684:	1eea      	subs	r2, r5, #3
 800f686:	4296      	cmp	r6, r2
 800f688:	bf38      	it	cc
 800f68a:	2300      	movcc	r3, #0
 800f68c:	4423      	add	r3, r4
 800f68e:	e015      	b.n	800f6bc <rshift+0x68>
 800f690:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f694:	f1c1 0820 	rsb	r8, r1, #32
 800f698:	40cf      	lsrs	r7, r1
 800f69a:	f105 0e04 	add.w	lr, r5, #4
 800f69e:	46a1      	mov	r9, r4
 800f6a0:	4576      	cmp	r6, lr
 800f6a2:	46f4      	mov	ip, lr
 800f6a4:	d815      	bhi.n	800f6d2 <rshift+0x7e>
 800f6a6:	1a9a      	subs	r2, r3, r2
 800f6a8:	0092      	lsls	r2, r2, #2
 800f6aa:	3a04      	subs	r2, #4
 800f6ac:	3501      	adds	r5, #1
 800f6ae:	42ae      	cmp	r6, r5
 800f6b0:	bf38      	it	cc
 800f6b2:	2200      	movcc	r2, #0
 800f6b4:	18a3      	adds	r3, r4, r2
 800f6b6:	50a7      	str	r7, [r4, r2]
 800f6b8:	b107      	cbz	r7, 800f6bc <rshift+0x68>
 800f6ba:	3304      	adds	r3, #4
 800f6bc:	1b1a      	subs	r2, r3, r4
 800f6be:	42a3      	cmp	r3, r4
 800f6c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f6c4:	bf08      	it	eq
 800f6c6:	2300      	moveq	r3, #0
 800f6c8:	6102      	str	r2, [r0, #16]
 800f6ca:	bf08      	it	eq
 800f6cc:	6143      	streq	r3, [r0, #20]
 800f6ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f6d2:	f8dc c000 	ldr.w	ip, [ip]
 800f6d6:	fa0c fc08 	lsl.w	ip, ip, r8
 800f6da:	ea4c 0707 	orr.w	r7, ip, r7
 800f6de:	f849 7b04 	str.w	r7, [r9], #4
 800f6e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f6e6:	40cf      	lsrs	r7, r1
 800f6e8:	e7da      	b.n	800f6a0 <rshift+0x4c>
 800f6ea:	f851 cb04 	ldr.w	ip, [r1], #4
 800f6ee:	f847 cf04 	str.w	ip, [r7, #4]!
 800f6f2:	e7c3      	b.n	800f67c <rshift+0x28>
 800f6f4:	4623      	mov	r3, r4
 800f6f6:	e7e1      	b.n	800f6bc <rshift+0x68>

0800f6f8 <__hexdig_fun>:
 800f6f8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f6fc:	2b09      	cmp	r3, #9
 800f6fe:	d802      	bhi.n	800f706 <__hexdig_fun+0xe>
 800f700:	3820      	subs	r0, #32
 800f702:	b2c0      	uxtb	r0, r0
 800f704:	4770      	bx	lr
 800f706:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f70a:	2b05      	cmp	r3, #5
 800f70c:	d801      	bhi.n	800f712 <__hexdig_fun+0x1a>
 800f70e:	3847      	subs	r0, #71	@ 0x47
 800f710:	e7f7      	b.n	800f702 <__hexdig_fun+0xa>
 800f712:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f716:	2b05      	cmp	r3, #5
 800f718:	d801      	bhi.n	800f71e <__hexdig_fun+0x26>
 800f71a:	3827      	subs	r0, #39	@ 0x27
 800f71c:	e7f1      	b.n	800f702 <__hexdig_fun+0xa>
 800f71e:	2000      	movs	r0, #0
 800f720:	4770      	bx	lr
	...

0800f724 <__gethex>:
 800f724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f728:	b085      	sub	sp, #20
 800f72a:	468a      	mov	sl, r1
 800f72c:	9302      	str	r3, [sp, #8]
 800f72e:	680b      	ldr	r3, [r1, #0]
 800f730:	9001      	str	r0, [sp, #4]
 800f732:	4690      	mov	r8, r2
 800f734:	1c9c      	adds	r4, r3, #2
 800f736:	46a1      	mov	r9, r4
 800f738:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f73c:	2830      	cmp	r0, #48	@ 0x30
 800f73e:	d0fa      	beq.n	800f736 <__gethex+0x12>
 800f740:	eba9 0303 	sub.w	r3, r9, r3
 800f744:	f1a3 0b02 	sub.w	fp, r3, #2
 800f748:	f7ff ffd6 	bl	800f6f8 <__hexdig_fun>
 800f74c:	4605      	mov	r5, r0
 800f74e:	2800      	cmp	r0, #0
 800f750:	d168      	bne.n	800f824 <__gethex+0x100>
 800f752:	49a0      	ldr	r1, [pc, #640]	@ (800f9d4 <__gethex+0x2b0>)
 800f754:	2201      	movs	r2, #1
 800f756:	4648      	mov	r0, r9
 800f758:	f7ff ff12 	bl	800f580 <strncmp>
 800f75c:	4607      	mov	r7, r0
 800f75e:	2800      	cmp	r0, #0
 800f760:	d167      	bne.n	800f832 <__gethex+0x10e>
 800f762:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f766:	4626      	mov	r6, r4
 800f768:	f7ff ffc6 	bl	800f6f8 <__hexdig_fun>
 800f76c:	2800      	cmp	r0, #0
 800f76e:	d062      	beq.n	800f836 <__gethex+0x112>
 800f770:	4623      	mov	r3, r4
 800f772:	7818      	ldrb	r0, [r3, #0]
 800f774:	2830      	cmp	r0, #48	@ 0x30
 800f776:	4699      	mov	r9, r3
 800f778:	f103 0301 	add.w	r3, r3, #1
 800f77c:	d0f9      	beq.n	800f772 <__gethex+0x4e>
 800f77e:	f7ff ffbb 	bl	800f6f8 <__hexdig_fun>
 800f782:	fab0 f580 	clz	r5, r0
 800f786:	096d      	lsrs	r5, r5, #5
 800f788:	f04f 0b01 	mov.w	fp, #1
 800f78c:	464a      	mov	r2, r9
 800f78e:	4616      	mov	r6, r2
 800f790:	3201      	adds	r2, #1
 800f792:	7830      	ldrb	r0, [r6, #0]
 800f794:	f7ff ffb0 	bl	800f6f8 <__hexdig_fun>
 800f798:	2800      	cmp	r0, #0
 800f79a:	d1f8      	bne.n	800f78e <__gethex+0x6a>
 800f79c:	498d      	ldr	r1, [pc, #564]	@ (800f9d4 <__gethex+0x2b0>)
 800f79e:	2201      	movs	r2, #1
 800f7a0:	4630      	mov	r0, r6
 800f7a2:	f7ff feed 	bl	800f580 <strncmp>
 800f7a6:	2800      	cmp	r0, #0
 800f7a8:	d13f      	bne.n	800f82a <__gethex+0x106>
 800f7aa:	b944      	cbnz	r4, 800f7be <__gethex+0x9a>
 800f7ac:	1c74      	adds	r4, r6, #1
 800f7ae:	4622      	mov	r2, r4
 800f7b0:	4616      	mov	r6, r2
 800f7b2:	3201      	adds	r2, #1
 800f7b4:	7830      	ldrb	r0, [r6, #0]
 800f7b6:	f7ff ff9f 	bl	800f6f8 <__hexdig_fun>
 800f7ba:	2800      	cmp	r0, #0
 800f7bc:	d1f8      	bne.n	800f7b0 <__gethex+0x8c>
 800f7be:	1ba4      	subs	r4, r4, r6
 800f7c0:	00a7      	lsls	r7, r4, #2
 800f7c2:	7833      	ldrb	r3, [r6, #0]
 800f7c4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f7c8:	2b50      	cmp	r3, #80	@ 0x50
 800f7ca:	d13e      	bne.n	800f84a <__gethex+0x126>
 800f7cc:	7873      	ldrb	r3, [r6, #1]
 800f7ce:	2b2b      	cmp	r3, #43	@ 0x2b
 800f7d0:	d033      	beq.n	800f83a <__gethex+0x116>
 800f7d2:	2b2d      	cmp	r3, #45	@ 0x2d
 800f7d4:	d034      	beq.n	800f840 <__gethex+0x11c>
 800f7d6:	1c71      	adds	r1, r6, #1
 800f7d8:	2400      	movs	r4, #0
 800f7da:	7808      	ldrb	r0, [r1, #0]
 800f7dc:	f7ff ff8c 	bl	800f6f8 <__hexdig_fun>
 800f7e0:	1e43      	subs	r3, r0, #1
 800f7e2:	b2db      	uxtb	r3, r3
 800f7e4:	2b18      	cmp	r3, #24
 800f7e6:	d830      	bhi.n	800f84a <__gethex+0x126>
 800f7e8:	f1a0 0210 	sub.w	r2, r0, #16
 800f7ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f7f0:	f7ff ff82 	bl	800f6f8 <__hexdig_fun>
 800f7f4:	f100 3cff 	add.w	ip, r0, #4294967295
 800f7f8:	fa5f fc8c 	uxtb.w	ip, ip
 800f7fc:	f1bc 0f18 	cmp.w	ip, #24
 800f800:	f04f 030a 	mov.w	r3, #10
 800f804:	d91e      	bls.n	800f844 <__gethex+0x120>
 800f806:	b104      	cbz	r4, 800f80a <__gethex+0xe6>
 800f808:	4252      	negs	r2, r2
 800f80a:	4417      	add	r7, r2
 800f80c:	f8ca 1000 	str.w	r1, [sl]
 800f810:	b1ed      	cbz	r5, 800f84e <__gethex+0x12a>
 800f812:	f1bb 0f00 	cmp.w	fp, #0
 800f816:	bf0c      	ite	eq
 800f818:	2506      	moveq	r5, #6
 800f81a:	2500      	movne	r5, #0
 800f81c:	4628      	mov	r0, r5
 800f81e:	b005      	add	sp, #20
 800f820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f824:	2500      	movs	r5, #0
 800f826:	462c      	mov	r4, r5
 800f828:	e7b0      	b.n	800f78c <__gethex+0x68>
 800f82a:	2c00      	cmp	r4, #0
 800f82c:	d1c7      	bne.n	800f7be <__gethex+0x9a>
 800f82e:	4627      	mov	r7, r4
 800f830:	e7c7      	b.n	800f7c2 <__gethex+0x9e>
 800f832:	464e      	mov	r6, r9
 800f834:	462f      	mov	r7, r5
 800f836:	2501      	movs	r5, #1
 800f838:	e7c3      	b.n	800f7c2 <__gethex+0x9e>
 800f83a:	2400      	movs	r4, #0
 800f83c:	1cb1      	adds	r1, r6, #2
 800f83e:	e7cc      	b.n	800f7da <__gethex+0xb6>
 800f840:	2401      	movs	r4, #1
 800f842:	e7fb      	b.n	800f83c <__gethex+0x118>
 800f844:	fb03 0002 	mla	r0, r3, r2, r0
 800f848:	e7ce      	b.n	800f7e8 <__gethex+0xc4>
 800f84a:	4631      	mov	r1, r6
 800f84c:	e7de      	b.n	800f80c <__gethex+0xe8>
 800f84e:	eba6 0309 	sub.w	r3, r6, r9
 800f852:	3b01      	subs	r3, #1
 800f854:	4629      	mov	r1, r5
 800f856:	2b07      	cmp	r3, #7
 800f858:	dc0a      	bgt.n	800f870 <__gethex+0x14c>
 800f85a:	9801      	ldr	r0, [sp, #4]
 800f85c:	f7fe f9b8 	bl	800dbd0 <_Balloc>
 800f860:	4604      	mov	r4, r0
 800f862:	b940      	cbnz	r0, 800f876 <__gethex+0x152>
 800f864:	4b5c      	ldr	r3, [pc, #368]	@ (800f9d8 <__gethex+0x2b4>)
 800f866:	4602      	mov	r2, r0
 800f868:	21e4      	movs	r1, #228	@ 0xe4
 800f86a:	485c      	ldr	r0, [pc, #368]	@ (800f9dc <__gethex+0x2b8>)
 800f86c:	f7ff fec0 	bl	800f5f0 <__assert_func>
 800f870:	3101      	adds	r1, #1
 800f872:	105b      	asrs	r3, r3, #1
 800f874:	e7ef      	b.n	800f856 <__gethex+0x132>
 800f876:	f100 0a14 	add.w	sl, r0, #20
 800f87a:	2300      	movs	r3, #0
 800f87c:	4655      	mov	r5, sl
 800f87e:	469b      	mov	fp, r3
 800f880:	45b1      	cmp	r9, r6
 800f882:	d337      	bcc.n	800f8f4 <__gethex+0x1d0>
 800f884:	f845 bb04 	str.w	fp, [r5], #4
 800f888:	eba5 050a 	sub.w	r5, r5, sl
 800f88c:	10ad      	asrs	r5, r5, #2
 800f88e:	6125      	str	r5, [r4, #16]
 800f890:	4658      	mov	r0, fp
 800f892:	f7fe fa8f 	bl	800ddb4 <__hi0bits>
 800f896:	016d      	lsls	r5, r5, #5
 800f898:	f8d8 6000 	ldr.w	r6, [r8]
 800f89c:	1a2d      	subs	r5, r5, r0
 800f89e:	42b5      	cmp	r5, r6
 800f8a0:	dd54      	ble.n	800f94c <__gethex+0x228>
 800f8a2:	1bad      	subs	r5, r5, r6
 800f8a4:	4629      	mov	r1, r5
 800f8a6:	4620      	mov	r0, r4
 800f8a8:	f7fe fe23 	bl	800e4f2 <__any_on>
 800f8ac:	4681      	mov	r9, r0
 800f8ae:	b178      	cbz	r0, 800f8d0 <__gethex+0x1ac>
 800f8b0:	1e6b      	subs	r3, r5, #1
 800f8b2:	1159      	asrs	r1, r3, #5
 800f8b4:	f003 021f 	and.w	r2, r3, #31
 800f8b8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f8bc:	f04f 0901 	mov.w	r9, #1
 800f8c0:	fa09 f202 	lsl.w	r2, r9, r2
 800f8c4:	420a      	tst	r2, r1
 800f8c6:	d003      	beq.n	800f8d0 <__gethex+0x1ac>
 800f8c8:	454b      	cmp	r3, r9
 800f8ca:	dc36      	bgt.n	800f93a <__gethex+0x216>
 800f8cc:	f04f 0902 	mov.w	r9, #2
 800f8d0:	4629      	mov	r1, r5
 800f8d2:	4620      	mov	r0, r4
 800f8d4:	f7ff febe 	bl	800f654 <rshift>
 800f8d8:	442f      	add	r7, r5
 800f8da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f8de:	42bb      	cmp	r3, r7
 800f8e0:	da42      	bge.n	800f968 <__gethex+0x244>
 800f8e2:	9801      	ldr	r0, [sp, #4]
 800f8e4:	4621      	mov	r1, r4
 800f8e6:	f7fe f9b3 	bl	800dc50 <_Bfree>
 800f8ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f8ec:	2300      	movs	r3, #0
 800f8ee:	6013      	str	r3, [r2, #0]
 800f8f0:	25a3      	movs	r5, #163	@ 0xa3
 800f8f2:	e793      	b.n	800f81c <__gethex+0xf8>
 800f8f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f8f8:	2a2e      	cmp	r2, #46	@ 0x2e
 800f8fa:	d012      	beq.n	800f922 <__gethex+0x1fe>
 800f8fc:	2b20      	cmp	r3, #32
 800f8fe:	d104      	bne.n	800f90a <__gethex+0x1e6>
 800f900:	f845 bb04 	str.w	fp, [r5], #4
 800f904:	f04f 0b00 	mov.w	fp, #0
 800f908:	465b      	mov	r3, fp
 800f90a:	7830      	ldrb	r0, [r6, #0]
 800f90c:	9303      	str	r3, [sp, #12]
 800f90e:	f7ff fef3 	bl	800f6f8 <__hexdig_fun>
 800f912:	9b03      	ldr	r3, [sp, #12]
 800f914:	f000 000f 	and.w	r0, r0, #15
 800f918:	4098      	lsls	r0, r3
 800f91a:	ea4b 0b00 	orr.w	fp, fp, r0
 800f91e:	3304      	adds	r3, #4
 800f920:	e7ae      	b.n	800f880 <__gethex+0x15c>
 800f922:	45b1      	cmp	r9, r6
 800f924:	d8ea      	bhi.n	800f8fc <__gethex+0x1d8>
 800f926:	492b      	ldr	r1, [pc, #172]	@ (800f9d4 <__gethex+0x2b0>)
 800f928:	9303      	str	r3, [sp, #12]
 800f92a:	2201      	movs	r2, #1
 800f92c:	4630      	mov	r0, r6
 800f92e:	f7ff fe27 	bl	800f580 <strncmp>
 800f932:	9b03      	ldr	r3, [sp, #12]
 800f934:	2800      	cmp	r0, #0
 800f936:	d1e1      	bne.n	800f8fc <__gethex+0x1d8>
 800f938:	e7a2      	b.n	800f880 <__gethex+0x15c>
 800f93a:	1ea9      	subs	r1, r5, #2
 800f93c:	4620      	mov	r0, r4
 800f93e:	f7fe fdd8 	bl	800e4f2 <__any_on>
 800f942:	2800      	cmp	r0, #0
 800f944:	d0c2      	beq.n	800f8cc <__gethex+0x1a8>
 800f946:	f04f 0903 	mov.w	r9, #3
 800f94a:	e7c1      	b.n	800f8d0 <__gethex+0x1ac>
 800f94c:	da09      	bge.n	800f962 <__gethex+0x23e>
 800f94e:	1b75      	subs	r5, r6, r5
 800f950:	4621      	mov	r1, r4
 800f952:	9801      	ldr	r0, [sp, #4]
 800f954:	462a      	mov	r2, r5
 800f956:	f7fe fb93 	bl	800e080 <__lshift>
 800f95a:	1b7f      	subs	r7, r7, r5
 800f95c:	4604      	mov	r4, r0
 800f95e:	f100 0a14 	add.w	sl, r0, #20
 800f962:	f04f 0900 	mov.w	r9, #0
 800f966:	e7b8      	b.n	800f8da <__gethex+0x1b6>
 800f968:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f96c:	42bd      	cmp	r5, r7
 800f96e:	dd6f      	ble.n	800fa50 <__gethex+0x32c>
 800f970:	1bed      	subs	r5, r5, r7
 800f972:	42ae      	cmp	r6, r5
 800f974:	dc34      	bgt.n	800f9e0 <__gethex+0x2bc>
 800f976:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f97a:	2b02      	cmp	r3, #2
 800f97c:	d022      	beq.n	800f9c4 <__gethex+0x2a0>
 800f97e:	2b03      	cmp	r3, #3
 800f980:	d024      	beq.n	800f9cc <__gethex+0x2a8>
 800f982:	2b01      	cmp	r3, #1
 800f984:	d115      	bne.n	800f9b2 <__gethex+0x28e>
 800f986:	42ae      	cmp	r6, r5
 800f988:	d113      	bne.n	800f9b2 <__gethex+0x28e>
 800f98a:	2e01      	cmp	r6, #1
 800f98c:	d10b      	bne.n	800f9a6 <__gethex+0x282>
 800f98e:	9a02      	ldr	r2, [sp, #8]
 800f990:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f994:	6013      	str	r3, [r2, #0]
 800f996:	2301      	movs	r3, #1
 800f998:	6123      	str	r3, [r4, #16]
 800f99a:	f8ca 3000 	str.w	r3, [sl]
 800f99e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f9a0:	2562      	movs	r5, #98	@ 0x62
 800f9a2:	601c      	str	r4, [r3, #0]
 800f9a4:	e73a      	b.n	800f81c <__gethex+0xf8>
 800f9a6:	1e71      	subs	r1, r6, #1
 800f9a8:	4620      	mov	r0, r4
 800f9aa:	f7fe fda2 	bl	800e4f2 <__any_on>
 800f9ae:	2800      	cmp	r0, #0
 800f9b0:	d1ed      	bne.n	800f98e <__gethex+0x26a>
 800f9b2:	9801      	ldr	r0, [sp, #4]
 800f9b4:	4621      	mov	r1, r4
 800f9b6:	f7fe f94b 	bl	800dc50 <_Bfree>
 800f9ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f9bc:	2300      	movs	r3, #0
 800f9be:	6013      	str	r3, [r2, #0]
 800f9c0:	2550      	movs	r5, #80	@ 0x50
 800f9c2:	e72b      	b.n	800f81c <__gethex+0xf8>
 800f9c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d1f3      	bne.n	800f9b2 <__gethex+0x28e>
 800f9ca:	e7e0      	b.n	800f98e <__gethex+0x26a>
 800f9cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d1dd      	bne.n	800f98e <__gethex+0x26a>
 800f9d2:	e7ee      	b.n	800f9b2 <__gethex+0x28e>
 800f9d4:	08010f90 	.word	0x08010f90
 800f9d8:	08010e2a 	.word	0x08010e2a
 800f9dc:	0801103d 	.word	0x0801103d
 800f9e0:	1e6f      	subs	r7, r5, #1
 800f9e2:	f1b9 0f00 	cmp.w	r9, #0
 800f9e6:	d130      	bne.n	800fa4a <__gethex+0x326>
 800f9e8:	b127      	cbz	r7, 800f9f4 <__gethex+0x2d0>
 800f9ea:	4639      	mov	r1, r7
 800f9ec:	4620      	mov	r0, r4
 800f9ee:	f7fe fd80 	bl	800e4f2 <__any_on>
 800f9f2:	4681      	mov	r9, r0
 800f9f4:	117a      	asrs	r2, r7, #5
 800f9f6:	2301      	movs	r3, #1
 800f9f8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f9fc:	f007 071f 	and.w	r7, r7, #31
 800fa00:	40bb      	lsls	r3, r7
 800fa02:	4213      	tst	r3, r2
 800fa04:	4629      	mov	r1, r5
 800fa06:	4620      	mov	r0, r4
 800fa08:	bf18      	it	ne
 800fa0a:	f049 0902 	orrne.w	r9, r9, #2
 800fa0e:	f7ff fe21 	bl	800f654 <rshift>
 800fa12:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fa16:	1b76      	subs	r6, r6, r5
 800fa18:	2502      	movs	r5, #2
 800fa1a:	f1b9 0f00 	cmp.w	r9, #0
 800fa1e:	d047      	beq.n	800fab0 <__gethex+0x38c>
 800fa20:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fa24:	2b02      	cmp	r3, #2
 800fa26:	d015      	beq.n	800fa54 <__gethex+0x330>
 800fa28:	2b03      	cmp	r3, #3
 800fa2a:	d017      	beq.n	800fa5c <__gethex+0x338>
 800fa2c:	2b01      	cmp	r3, #1
 800fa2e:	d109      	bne.n	800fa44 <__gethex+0x320>
 800fa30:	f019 0f02 	tst.w	r9, #2
 800fa34:	d006      	beq.n	800fa44 <__gethex+0x320>
 800fa36:	f8da 3000 	ldr.w	r3, [sl]
 800fa3a:	ea49 0903 	orr.w	r9, r9, r3
 800fa3e:	f019 0f01 	tst.w	r9, #1
 800fa42:	d10e      	bne.n	800fa62 <__gethex+0x33e>
 800fa44:	f045 0510 	orr.w	r5, r5, #16
 800fa48:	e032      	b.n	800fab0 <__gethex+0x38c>
 800fa4a:	f04f 0901 	mov.w	r9, #1
 800fa4e:	e7d1      	b.n	800f9f4 <__gethex+0x2d0>
 800fa50:	2501      	movs	r5, #1
 800fa52:	e7e2      	b.n	800fa1a <__gethex+0x2f6>
 800fa54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa56:	f1c3 0301 	rsb	r3, r3, #1
 800fa5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fa5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d0f0      	beq.n	800fa44 <__gethex+0x320>
 800fa62:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fa66:	f104 0314 	add.w	r3, r4, #20
 800fa6a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fa6e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fa72:	f04f 0c00 	mov.w	ip, #0
 800fa76:	4618      	mov	r0, r3
 800fa78:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa7c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fa80:	d01b      	beq.n	800faba <__gethex+0x396>
 800fa82:	3201      	adds	r2, #1
 800fa84:	6002      	str	r2, [r0, #0]
 800fa86:	2d02      	cmp	r5, #2
 800fa88:	f104 0314 	add.w	r3, r4, #20
 800fa8c:	d13c      	bne.n	800fb08 <__gethex+0x3e4>
 800fa8e:	f8d8 2000 	ldr.w	r2, [r8]
 800fa92:	3a01      	subs	r2, #1
 800fa94:	42b2      	cmp	r2, r6
 800fa96:	d109      	bne.n	800faac <__gethex+0x388>
 800fa98:	1171      	asrs	r1, r6, #5
 800fa9a:	2201      	movs	r2, #1
 800fa9c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800faa0:	f006 061f 	and.w	r6, r6, #31
 800faa4:	fa02 f606 	lsl.w	r6, r2, r6
 800faa8:	421e      	tst	r6, r3
 800faaa:	d13a      	bne.n	800fb22 <__gethex+0x3fe>
 800faac:	f045 0520 	orr.w	r5, r5, #32
 800fab0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fab2:	601c      	str	r4, [r3, #0]
 800fab4:	9b02      	ldr	r3, [sp, #8]
 800fab6:	601f      	str	r7, [r3, #0]
 800fab8:	e6b0      	b.n	800f81c <__gethex+0xf8>
 800faba:	4299      	cmp	r1, r3
 800fabc:	f843 cc04 	str.w	ip, [r3, #-4]
 800fac0:	d8d9      	bhi.n	800fa76 <__gethex+0x352>
 800fac2:	68a3      	ldr	r3, [r4, #8]
 800fac4:	459b      	cmp	fp, r3
 800fac6:	db17      	blt.n	800faf8 <__gethex+0x3d4>
 800fac8:	6861      	ldr	r1, [r4, #4]
 800faca:	9801      	ldr	r0, [sp, #4]
 800facc:	3101      	adds	r1, #1
 800face:	f7fe f87f 	bl	800dbd0 <_Balloc>
 800fad2:	4681      	mov	r9, r0
 800fad4:	b918      	cbnz	r0, 800fade <__gethex+0x3ba>
 800fad6:	4b1a      	ldr	r3, [pc, #104]	@ (800fb40 <__gethex+0x41c>)
 800fad8:	4602      	mov	r2, r0
 800fada:	2184      	movs	r1, #132	@ 0x84
 800fadc:	e6c5      	b.n	800f86a <__gethex+0x146>
 800fade:	6922      	ldr	r2, [r4, #16]
 800fae0:	3202      	adds	r2, #2
 800fae2:	f104 010c 	add.w	r1, r4, #12
 800fae6:	0092      	lsls	r2, r2, #2
 800fae8:	300c      	adds	r0, #12
 800faea:	f7ff fd6b 	bl	800f5c4 <memcpy>
 800faee:	4621      	mov	r1, r4
 800faf0:	9801      	ldr	r0, [sp, #4]
 800faf2:	f7fe f8ad 	bl	800dc50 <_Bfree>
 800faf6:	464c      	mov	r4, r9
 800faf8:	6923      	ldr	r3, [r4, #16]
 800fafa:	1c5a      	adds	r2, r3, #1
 800fafc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fb00:	6122      	str	r2, [r4, #16]
 800fb02:	2201      	movs	r2, #1
 800fb04:	615a      	str	r2, [r3, #20]
 800fb06:	e7be      	b.n	800fa86 <__gethex+0x362>
 800fb08:	6922      	ldr	r2, [r4, #16]
 800fb0a:	455a      	cmp	r2, fp
 800fb0c:	dd0b      	ble.n	800fb26 <__gethex+0x402>
 800fb0e:	2101      	movs	r1, #1
 800fb10:	4620      	mov	r0, r4
 800fb12:	f7ff fd9f 	bl	800f654 <rshift>
 800fb16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fb1a:	3701      	adds	r7, #1
 800fb1c:	42bb      	cmp	r3, r7
 800fb1e:	f6ff aee0 	blt.w	800f8e2 <__gethex+0x1be>
 800fb22:	2501      	movs	r5, #1
 800fb24:	e7c2      	b.n	800faac <__gethex+0x388>
 800fb26:	f016 061f 	ands.w	r6, r6, #31
 800fb2a:	d0fa      	beq.n	800fb22 <__gethex+0x3fe>
 800fb2c:	4453      	add	r3, sl
 800fb2e:	f1c6 0620 	rsb	r6, r6, #32
 800fb32:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fb36:	f7fe f93d 	bl	800ddb4 <__hi0bits>
 800fb3a:	42b0      	cmp	r0, r6
 800fb3c:	dbe7      	blt.n	800fb0e <__gethex+0x3ea>
 800fb3e:	e7f0      	b.n	800fb22 <__gethex+0x3fe>
 800fb40:	08010e2a 	.word	0x08010e2a

0800fb44 <L_shift>:
 800fb44:	f1c2 0208 	rsb	r2, r2, #8
 800fb48:	0092      	lsls	r2, r2, #2
 800fb4a:	b570      	push	{r4, r5, r6, lr}
 800fb4c:	f1c2 0620 	rsb	r6, r2, #32
 800fb50:	6843      	ldr	r3, [r0, #4]
 800fb52:	6804      	ldr	r4, [r0, #0]
 800fb54:	fa03 f506 	lsl.w	r5, r3, r6
 800fb58:	432c      	orrs	r4, r5
 800fb5a:	40d3      	lsrs	r3, r2
 800fb5c:	6004      	str	r4, [r0, #0]
 800fb5e:	f840 3f04 	str.w	r3, [r0, #4]!
 800fb62:	4288      	cmp	r0, r1
 800fb64:	d3f4      	bcc.n	800fb50 <L_shift+0xc>
 800fb66:	bd70      	pop	{r4, r5, r6, pc}

0800fb68 <__match>:
 800fb68:	b530      	push	{r4, r5, lr}
 800fb6a:	6803      	ldr	r3, [r0, #0]
 800fb6c:	3301      	adds	r3, #1
 800fb6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fb72:	b914      	cbnz	r4, 800fb7a <__match+0x12>
 800fb74:	6003      	str	r3, [r0, #0]
 800fb76:	2001      	movs	r0, #1
 800fb78:	bd30      	pop	{r4, r5, pc}
 800fb7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fb7e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fb82:	2d19      	cmp	r5, #25
 800fb84:	bf98      	it	ls
 800fb86:	3220      	addls	r2, #32
 800fb88:	42a2      	cmp	r2, r4
 800fb8a:	d0f0      	beq.n	800fb6e <__match+0x6>
 800fb8c:	2000      	movs	r0, #0
 800fb8e:	e7f3      	b.n	800fb78 <__match+0x10>

0800fb90 <__hexnan>:
 800fb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb94:	680b      	ldr	r3, [r1, #0]
 800fb96:	6801      	ldr	r1, [r0, #0]
 800fb98:	115e      	asrs	r6, r3, #5
 800fb9a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fb9e:	f013 031f 	ands.w	r3, r3, #31
 800fba2:	b087      	sub	sp, #28
 800fba4:	bf18      	it	ne
 800fba6:	3604      	addne	r6, #4
 800fba8:	2500      	movs	r5, #0
 800fbaa:	1f37      	subs	r7, r6, #4
 800fbac:	4682      	mov	sl, r0
 800fbae:	4690      	mov	r8, r2
 800fbb0:	9301      	str	r3, [sp, #4]
 800fbb2:	f846 5c04 	str.w	r5, [r6, #-4]
 800fbb6:	46b9      	mov	r9, r7
 800fbb8:	463c      	mov	r4, r7
 800fbba:	9502      	str	r5, [sp, #8]
 800fbbc:	46ab      	mov	fp, r5
 800fbbe:	784a      	ldrb	r2, [r1, #1]
 800fbc0:	1c4b      	adds	r3, r1, #1
 800fbc2:	9303      	str	r3, [sp, #12]
 800fbc4:	b342      	cbz	r2, 800fc18 <__hexnan+0x88>
 800fbc6:	4610      	mov	r0, r2
 800fbc8:	9105      	str	r1, [sp, #20]
 800fbca:	9204      	str	r2, [sp, #16]
 800fbcc:	f7ff fd94 	bl	800f6f8 <__hexdig_fun>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	d151      	bne.n	800fc78 <__hexnan+0xe8>
 800fbd4:	9a04      	ldr	r2, [sp, #16]
 800fbd6:	9905      	ldr	r1, [sp, #20]
 800fbd8:	2a20      	cmp	r2, #32
 800fbda:	d818      	bhi.n	800fc0e <__hexnan+0x7e>
 800fbdc:	9b02      	ldr	r3, [sp, #8]
 800fbde:	459b      	cmp	fp, r3
 800fbe0:	dd13      	ble.n	800fc0a <__hexnan+0x7a>
 800fbe2:	454c      	cmp	r4, r9
 800fbe4:	d206      	bcs.n	800fbf4 <__hexnan+0x64>
 800fbe6:	2d07      	cmp	r5, #7
 800fbe8:	dc04      	bgt.n	800fbf4 <__hexnan+0x64>
 800fbea:	462a      	mov	r2, r5
 800fbec:	4649      	mov	r1, r9
 800fbee:	4620      	mov	r0, r4
 800fbf0:	f7ff ffa8 	bl	800fb44 <L_shift>
 800fbf4:	4544      	cmp	r4, r8
 800fbf6:	d952      	bls.n	800fc9e <__hexnan+0x10e>
 800fbf8:	2300      	movs	r3, #0
 800fbfa:	f1a4 0904 	sub.w	r9, r4, #4
 800fbfe:	f844 3c04 	str.w	r3, [r4, #-4]
 800fc02:	f8cd b008 	str.w	fp, [sp, #8]
 800fc06:	464c      	mov	r4, r9
 800fc08:	461d      	mov	r5, r3
 800fc0a:	9903      	ldr	r1, [sp, #12]
 800fc0c:	e7d7      	b.n	800fbbe <__hexnan+0x2e>
 800fc0e:	2a29      	cmp	r2, #41	@ 0x29
 800fc10:	d157      	bne.n	800fcc2 <__hexnan+0x132>
 800fc12:	3102      	adds	r1, #2
 800fc14:	f8ca 1000 	str.w	r1, [sl]
 800fc18:	f1bb 0f00 	cmp.w	fp, #0
 800fc1c:	d051      	beq.n	800fcc2 <__hexnan+0x132>
 800fc1e:	454c      	cmp	r4, r9
 800fc20:	d206      	bcs.n	800fc30 <__hexnan+0xa0>
 800fc22:	2d07      	cmp	r5, #7
 800fc24:	dc04      	bgt.n	800fc30 <__hexnan+0xa0>
 800fc26:	462a      	mov	r2, r5
 800fc28:	4649      	mov	r1, r9
 800fc2a:	4620      	mov	r0, r4
 800fc2c:	f7ff ff8a 	bl	800fb44 <L_shift>
 800fc30:	4544      	cmp	r4, r8
 800fc32:	d936      	bls.n	800fca2 <__hexnan+0x112>
 800fc34:	f1a8 0204 	sub.w	r2, r8, #4
 800fc38:	4623      	mov	r3, r4
 800fc3a:	f853 1b04 	ldr.w	r1, [r3], #4
 800fc3e:	f842 1f04 	str.w	r1, [r2, #4]!
 800fc42:	429f      	cmp	r7, r3
 800fc44:	d2f9      	bcs.n	800fc3a <__hexnan+0xaa>
 800fc46:	1b3b      	subs	r3, r7, r4
 800fc48:	f023 0303 	bic.w	r3, r3, #3
 800fc4c:	3304      	adds	r3, #4
 800fc4e:	3401      	adds	r4, #1
 800fc50:	3e03      	subs	r6, #3
 800fc52:	42b4      	cmp	r4, r6
 800fc54:	bf88      	it	hi
 800fc56:	2304      	movhi	r3, #4
 800fc58:	4443      	add	r3, r8
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	f843 2b04 	str.w	r2, [r3], #4
 800fc60:	429f      	cmp	r7, r3
 800fc62:	d2fb      	bcs.n	800fc5c <__hexnan+0xcc>
 800fc64:	683b      	ldr	r3, [r7, #0]
 800fc66:	b91b      	cbnz	r3, 800fc70 <__hexnan+0xe0>
 800fc68:	4547      	cmp	r7, r8
 800fc6a:	d128      	bne.n	800fcbe <__hexnan+0x12e>
 800fc6c:	2301      	movs	r3, #1
 800fc6e:	603b      	str	r3, [r7, #0]
 800fc70:	2005      	movs	r0, #5
 800fc72:	b007      	add	sp, #28
 800fc74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc78:	3501      	adds	r5, #1
 800fc7a:	2d08      	cmp	r5, #8
 800fc7c:	f10b 0b01 	add.w	fp, fp, #1
 800fc80:	dd06      	ble.n	800fc90 <__hexnan+0x100>
 800fc82:	4544      	cmp	r4, r8
 800fc84:	d9c1      	bls.n	800fc0a <__hexnan+0x7a>
 800fc86:	2300      	movs	r3, #0
 800fc88:	f844 3c04 	str.w	r3, [r4, #-4]
 800fc8c:	2501      	movs	r5, #1
 800fc8e:	3c04      	subs	r4, #4
 800fc90:	6822      	ldr	r2, [r4, #0]
 800fc92:	f000 000f 	and.w	r0, r0, #15
 800fc96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fc9a:	6020      	str	r0, [r4, #0]
 800fc9c:	e7b5      	b.n	800fc0a <__hexnan+0x7a>
 800fc9e:	2508      	movs	r5, #8
 800fca0:	e7b3      	b.n	800fc0a <__hexnan+0x7a>
 800fca2:	9b01      	ldr	r3, [sp, #4]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d0dd      	beq.n	800fc64 <__hexnan+0xd4>
 800fca8:	f1c3 0320 	rsb	r3, r3, #32
 800fcac:	f04f 32ff 	mov.w	r2, #4294967295
 800fcb0:	40da      	lsrs	r2, r3
 800fcb2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800fcb6:	4013      	ands	r3, r2
 800fcb8:	f846 3c04 	str.w	r3, [r6, #-4]
 800fcbc:	e7d2      	b.n	800fc64 <__hexnan+0xd4>
 800fcbe:	3f04      	subs	r7, #4
 800fcc0:	e7d0      	b.n	800fc64 <__hexnan+0xd4>
 800fcc2:	2004      	movs	r0, #4
 800fcc4:	e7d5      	b.n	800fc72 <__hexnan+0xe2>

0800fcc6 <__ascii_mbtowc>:
 800fcc6:	b082      	sub	sp, #8
 800fcc8:	b901      	cbnz	r1, 800fccc <__ascii_mbtowc+0x6>
 800fcca:	a901      	add	r1, sp, #4
 800fccc:	b142      	cbz	r2, 800fce0 <__ascii_mbtowc+0x1a>
 800fcce:	b14b      	cbz	r3, 800fce4 <__ascii_mbtowc+0x1e>
 800fcd0:	7813      	ldrb	r3, [r2, #0]
 800fcd2:	600b      	str	r3, [r1, #0]
 800fcd4:	7812      	ldrb	r2, [r2, #0]
 800fcd6:	1e10      	subs	r0, r2, #0
 800fcd8:	bf18      	it	ne
 800fcda:	2001      	movne	r0, #1
 800fcdc:	b002      	add	sp, #8
 800fcde:	4770      	bx	lr
 800fce0:	4610      	mov	r0, r2
 800fce2:	e7fb      	b.n	800fcdc <__ascii_mbtowc+0x16>
 800fce4:	f06f 0001 	mvn.w	r0, #1
 800fce8:	e7f8      	b.n	800fcdc <__ascii_mbtowc+0x16>

0800fcea <_realloc_r>:
 800fcea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcee:	4680      	mov	r8, r0
 800fcf0:	4615      	mov	r5, r2
 800fcf2:	460c      	mov	r4, r1
 800fcf4:	b921      	cbnz	r1, 800fd00 <_realloc_r+0x16>
 800fcf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fcfa:	4611      	mov	r1, r2
 800fcfc:	f7fd bedc 	b.w	800dab8 <_malloc_r>
 800fd00:	b92a      	cbnz	r2, 800fd0e <_realloc_r+0x24>
 800fd02:	f7fd fe65 	bl	800d9d0 <_free_r>
 800fd06:	2400      	movs	r4, #0
 800fd08:	4620      	mov	r0, r4
 800fd0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd0e:	f000 f840 	bl	800fd92 <_malloc_usable_size_r>
 800fd12:	4285      	cmp	r5, r0
 800fd14:	4606      	mov	r6, r0
 800fd16:	d802      	bhi.n	800fd1e <_realloc_r+0x34>
 800fd18:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800fd1c:	d8f4      	bhi.n	800fd08 <_realloc_r+0x1e>
 800fd1e:	4629      	mov	r1, r5
 800fd20:	4640      	mov	r0, r8
 800fd22:	f7fd fec9 	bl	800dab8 <_malloc_r>
 800fd26:	4607      	mov	r7, r0
 800fd28:	2800      	cmp	r0, #0
 800fd2a:	d0ec      	beq.n	800fd06 <_realloc_r+0x1c>
 800fd2c:	42b5      	cmp	r5, r6
 800fd2e:	462a      	mov	r2, r5
 800fd30:	4621      	mov	r1, r4
 800fd32:	bf28      	it	cs
 800fd34:	4632      	movcs	r2, r6
 800fd36:	f7ff fc45 	bl	800f5c4 <memcpy>
 800fd3a:	4621      	mov	r1, r4
 800fd3c:	4640      	mov	r0, r8
 800fd3e:	f7fd fe47 	bl	800d9d0 <_free_r>
 800fd42:	463c      	mov	r4, r7
 800fd44:	e7e0      	b.n	800fd08 <_realloc_r+0x1e>

0800fd46 <__ascii_wctomb>:
 800fd46:	4603      	mov	r3, r0
 800fd48:	4608      	mov	r0, r1
 800fd4a:	b141      	cbz	r1, 800fd5e <__ascii_wctomb+0x18>
 800fd4c:	2aff      	cmp	r2, #255	@ 0xff
 800fd4e:	d904      	bls.n	800fd5a <__ascii_wctomb+0x14>
 800fd50:	228a      	movs	r2, #138	@ 0x8a
 800fd52:	601a      	str	r2, [r3, #0]
 800fd54:	f04f 30ff 	mov.w	r0, #4294967295
 800fd58:	4770      	bx	lr
 800fd5a:	700a      	strb	r2, [r1, #0]
 800fd5c:	2001      	movs	r0, #1
 800fd5e:	4770      	bx	lr

0800fd60 <fiprintf>:
 800fd60:	b40e      	push	{r1, r2, r3}
 800fd62:	b503      	push	{r0, r1, lr}
 800fd64:	4601      	mov	r1, r0
 800fd66:	ab03      	add	r3, sp, #12
 800fd68:	4805      	ldr	r0, [pc, #20]	@ (800fd80 <fiprintf+0x20>)
 800fd6a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd6e:	6800      	ldr	r0, [r0, #0]
 800fd70:	9301      	str	r3, [sp, #4]
 800fd72:	f000 f83f 	bl	800fdf4 <_vfiprintf_r>
 800fd76:	b002      	add	sp, #8
 800fd78:	f85d eb04 	ldr.w	lr, [sp], #4
 800fd7c:	b003      	add	sp, #12
 800fd7e:	4770      	bx	lr
 800fd80:	200000e8 	.word	0x200000e8

0800fd84 <abort>:
 800fd84:	b508      	push	{r3, lr}
 800fd86:	2006      	movs	r0, #6
 800fd88:	f000 fa08 	bl	801019c <raise>
 800fd8c:	2001      	movs	r0, #1
 800fd8e:	f7f4 fbcf 	bl	8004530 <_exit>

0800fd92 <_malloc_usable_size_r>:
 800fd92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fd96:	1f18      	subs	r0, r3, #4
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	bfbc      	itt	lt
 800fd9c:	580b      	ldrlt	r3, [r1, r0]
 800fd9e:	18c0      	addlt	r0, r0, r3
 800fda0:	4770      	bx	lr

0800fda2 <__sfputc_r>:
 800fda2:	6893      	ldr	r3, [r2, #8]
 800fda4:	3b01      	subs	r3, #1
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	b410      	push	{r4}
 800fdaa:	6093      	str	r3, [r2, #8]
 800fdac:	da08      	bge.n	800fdc0 <__sfputc_r+0x1e>
 800fdae:	6994      	ldr	r4, [r2, #24]
 800fdb0:	42a3      	cmp	r3, r4
 800fdb2:	db01      	blt.n	800fdb8 <__sfputc_r+0x16>
 800fdb4:	290a      	cmp	r1, #10
 800fdb6:	d103      	bne.n	800fdc0 <__sfputc_r+0x1e>
 800fdb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fdbc:	f000 b932 	b.w	8010024 <__swbuf_r>
 800fdc0:	6813      	ldr	r3, [r2, #0]
 800fdc2:	1c58      	adds	r0, r3, #1
 800fdc4:	6010      	str	r0, [r2, #0]
 800fdc6:	7019      	strb	r1, [r3, #0]
 800fdc8:	4608      	mov	r0, r1
 800fdca:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fdce:	4770      	bx	lr

0800fdd0 <__sfputs_r>:
 800fdd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdd2:	4606      	mov	r6, r0
 800fdd4:	460f      	mov	r7, r1
 800fdd6:	4614      	mov	r4, r2
 800fdd8:	18d5      	adds	r5, r2, r3
 800fdda:	42ac      	cmp	r4, r5
 800fddc:	d101      	bne.n	800fde2 <__sfputs_r+0x12>
 800fdde:	2000      	movs	r0, #0
 800fde0:	e007      	b.n	800fdf2 <__sfputs_r+0x22>
 800fde2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fde6:	463a      	mov	r2, r7
 800fde8:	4630      	mov	r0, r6
 800fdea:	f7ff ffda 	bl	800fda2 <__sfputc_r>
 800fdee:	1c43      	adds	r3, r0, #1
 800fdf0:	d1f3      	bne.n	800fdda <__sfputs_r+0xa>
 800fdf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fdf4 <_vfiprintf_r>:
 800fdf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdf8:	460d      	mov	r5, r1
 800fdfa:	b09d      	sub	sp, #116	@ 0x74
 800fdfc:	4614      	mov	r4, r2
 800fdfe:	4698      	mov	r8, r3
 800fe00:	4606      	mov	r6, r0
 800fe02:	b118      	cbz	r0, 800fe0c <_vfiprintf_r+0x18>
 800fe04:	6a03      	ldr	r3, [r0, #32]
 800fe06:	b90b      	cbnz	r3, 800fe0c <_vfiprintf_r+0x18>
 800fe08:	f7fc fe62 	bl	800cad0 <__sinit>
 800fe0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe0e:	07d9      	lsls	r1, r3, #31
 800fe10:	d405      	bmi.n	800fe1e <_vfiprintf_r+0x2a>
 800fe12:	89ab      	ldrh	r3, [r5, #12]
 800fe14:	059a      	lsls	r2, r3, #22
 800fe16:	d402      	bmi.n	800fe1e <_vfiprintf_r+0x2a>
 800fe18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fe1a:	f7fc ff82 	bl	800cd22 <__retarget_lock_acquire_recursive>
 800fe1e:	89ab      	ldrh	r3, [r5, #12]
 800fe20:	071b      	lsls	r3, r3, #28
 800fe22:	d501      	bpl.n	800fe28 <_vfiprintf_r+0x34>
 800fe24:	692b      	ldr	r3, [r5, #16]
 800fe26:	b99b      	cbnz	r3, 800fe50 <_vfiprintf_r+0x5c>
 800fe28:	4629      	mov	r1, r5
 800fe2a:	4630      	mov	r0, r6
 800fe2c:	f000 f938 	bl	80100a0 <__swsetup_r>
 800fe30:	b170      	cbz	r0, 800fe50 <_vfiprintf_r+0x5c>
 800fe32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe34:	07dc      	lsls	r4, r3, #31
 800fe36:	d504      	bpl.n	800fe42 <_vfiprintf_r+0x4e>
 800fe38:	f04f 30ff 	mov.w	r0, #4294967295
 800fe3c:	b01d      	add	sp, #116	@ 0x74
 800fe3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe42:	89ab      	ldrh	r3, [r5, #12]
 800fe44:	0598      	lsls	r0, r3, #22
 800fe46:	d4f7      	bmi.n	800fe38 <_vfiprintf_r+0x44>
 800fe48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fe4a:	f7fc ff6b 	bl	800cd24 <__retarget_lock_release_recursive>
 800fe4e:	e7f3      	b.n	800fe38 <_vfiprintf_r+0x44>
 800fe50:	2300      	movs	r3, #0
 800fe52:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe54:	2320      	movs	r3, #32
 800fe56:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fe5a:	f8cd 800c 	str.w	r8, [sp, #12]
 800fe5e:	2330      	movs	r3, #48	@ 0x30
 800fe60:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010010 <_vfiprintf_r+0x21c>
 800fe64:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fe68:	f04f 0901 	mov.w	r9, #1
 800fe6c:	4623      	mov	r3, r4
 800fe6e:	469a      	mov	sl, r3
 800fe70:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fe74:	b10a      	cbz	r2, 800fe7a <_vfiprintf_r+0x86>
 800fe76:	2a25      	cmp	r2, #37	@ 0x25
 800fe78:	d1f9      	bne.n	800fe6e <_vfiprintf_r+0x7a>
 800fe7a:	ebba 0b04 	subs.w	fp, sl, r4
 800fe7e:	d00b      	beq.n	800fe98 <_vfiprintf_r+0xa4>
 800fe80:	465b      	mov	r3, fp
 800fe82:	4622      	mov	r2, r4
 800fe84:	4629      	mov	r1, r5
 800fe86:	4630      	mov	r0, r6
 800fe88:	f7ff ffa2 	bl	800fdd0 <__sfputs_r>
 800fe8c:	3001      	adds	r0, #1
 800fe8e:	f000 80a7 	beq.w	800ffe0 <_vfiprintf_r+0x1ec>
 800fe92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fe94:	445a      	add	r2, fp
 800fe96:	9209      	str	r2, [sp, #36]	@ 0x24
 800fe98:	f89a 3000 	ldrb.w	r3, [sl]
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	f000 809f 	beq.w	800ffe0 <_vfiprintf_r+0x1ec>
 800fea2:	2300      	movs	r3, #0
 800fea4:	f04f 32ff 	mov.w	r2, #4294967295
 800fea8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800feac:	f10a 0a01 	add.w	sl, sl, #1
 800feb0:	9304      	str	r3, [sp, #16]
 800feb2:	9307      	str	r3, [sp, #28]
 800feb4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800feb8:	931a      	str	r3, [sp, #104]	@ 0x68
 800feba:	4654      	mov	r4, sl
 800febc:	2205      	movs	r2, #5
 800febe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fec2:	4853      	ldr	r0, [pc, #332]	@ (8010010 <_vfiprintf_r+0x21c>)
 800fec4:	f7f0 f9a4 	bl	8000210 <memchr>
 800fec8:	9a04      	ldr	r2, [sp, #16]
 800feca:	b9d8      	cbnz	r0, 800ff04 <_vfiprintf_r+0x110>
 800fecc:	06d1      	lsls	r1, r2, #27
 800fece:	bf44      	itt	mi
 800fed0:	2320      	movmi	r3, #32
 800fed2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fed6:	0713      	lsls	r3, r2, #28
 800fed8:	bf44      	itt	mi
 800feda:	232b      	movmi	r3, #43	@ 0x2b
 800fedc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fee0:	f89a 3000 	ldrb.w	r3, [sl]
 800fee4:	2b2a      	cmp	r3, #42	@ 0x2a
 800fee6:	d015      	beq.n	800ff14 <_vfiprintf_r+0x120>
 800fee8:	9a07      	ldr	r2, [sp, #28]
 800feea:	4654      	mov	r4, sl
 800feec:	2000      	movs	r0, #0
 800feee:	f04f 0c0a 	mov.w	ip, #10
 800fef2:	4621      	mov	r1, r4
 800fef4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fef8:	3b30      	subs	r3, #48	@ 0x30
 800fefa:	2b09      	cmp	r3, #9
 800fefc:	d94b      	bls.n	800ff96 <_vfiprintf_r+0x1a2>
 800fefe:	b1b0      	cbz	r0, 800ff2e <_vfiprintf_r+0x13a>
 800ff00:	9207      	str	r2, [sp, #28]
 800ff02:	e014      	b.n	800ff2e <_vfiprintf_r+0x13a>
 800ff04:	eba0 0308 	sub.w	r3, r0, r8
 800ff08:	fa09 f303 	lsl.w	r3, r9, r3
 800ff0c:	4313      	orrs	r3, r2
 800ff0e:	9304      	str	r3, [sp, #16]
 800ff10:	46a2      	mov	sl, r4
 800ff12:	e7d2      	b.n	800feba <_vfiprintf_r+0xc6>
 800ff14:	9b03      	ldr	r3, [sp, #12]
 800ff16:	1d19      	adds	r1, r3, #4
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	9103      	str	r1, [sp, #12]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	bfbb      	ittet	lt
 800ff20:	425b      	neglt	r3, r3
 800ff22:	f042 0202 	orrlt.w	r2, r2, #2
 800ff26:	9307      	strge	r3, [sp, #28]
 800ff28:	9307      	strlt	r3, [sp, #28]
 800ff2a:	bfb8      	it	lt
 800ff2c:	9204      	strlt	r2, [sp, #16]
 800ff2e:	7823      	ldrb	r3, [r4, #0]
 800ff30:	2b2e      	cmp	r3, #46	@ 0x2e
 800ff32:	d10a      	bne.n	800ff4a <_vfiprintf_r+0x156>
 800ff34:	7863      	ldrb	r3, [r4, #1]
 800ff36:	2b2a      	cmp	r3, #42	@ 0x2a
 800ff38:	d132      	bne.n	800ffa0 <_vfiprintf_r+0x1ac>
 800ff3a:	9b03      	ldr	r3, [sp, #12]
 800ff3c:	1d1a      	adds	r2, r3, #4
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	9203      	str	r2, [sp, #12]
 800ff42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ff46:	3402      	adds	r4, #2
 800ff48:	9305      	str	r3, [sp, #20]
 800ff4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010020 <_vfiprintf_r+0x22c>
 800ff4e:	7821      	ldrb	r1, [r4, #0]
 800ff50:	2203      	movs	r2, #3
 800ff52:	4650      	mov	r0, sl
 800ff54:	f7f0 f95c 	bl	8000210 <memchr>
 800ff58:	b138      	cbz	r0, 800ff6a <_vfiprintf_r+0x176>
 800ff5a:	9b04      	ldr	r3, [sp, #16]
 800ff5c:	eba0 000a 	sub.w	r0, r0, sl
 800ff60:	2240      	movs	r2, #64	@ 0x40
 800ff62:	4082      	lsls	r2, r0
 800ff64:	4313      	orrs	r3, r2
 800ff66:	3401      	adds	r4, #1
 800ff68:	9304      	str	r3, [sp, #16]
 800ff6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff6e:	4829      	ldr	r0, [pc, #164]	@ (8010014 <_vfiprintf_r+0x220>)
 800ff70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ff74:	2206      	movs	r2, #6
 800ff76:	f7f0 f94b 	bl	8000210 <memchr>
 800ff7a:	2800      	cmp	r0, #0
 800ff7c:	d03f      	beq.n	800fffe <_vfiprintf_r+0x20a>
 800ff7e:	4b26      	ldr	r3, [pc, #152]	@ (8010018 <_vfiprintf_r+0x224>)
 800ff80:	bb1b      	cbnz	r3, 800ffca <_vfiprintf_r+0x1d6>
 800ff82:	9b03      	ldr	r3, [sp, #12]
 800ff84:	3307      	adds	r3, #7
 800ff86:	f023 0307 	bic.w	r3, r3, #7
 800ff8a:	3308      	adds	r3, #8
 800ff8c:	9303      	str	r3, [sp, #12]
 800ff8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff90:	443b      	add	r3, r7
 800ff92:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff94:	e76a      	b.n	800fe6c <_vfiprintf_r+0x78>
 800ff96:	fb0c 3202 	mla	r2, ip, r2, r3
 800ff9a:	460c      	mov	r4, r1
 800ff9c:	2001      	movs	r0, #1
 800ff9e:	e7a8      	b.n	800fef2 <_vfiprintf_r+0xfe>
 800ffa0:	2300      	movs	r3, #0
 800ffa2:	3401      	adds	r4, #1
 800ffa4:	9305      	str	r3, [sp, #20]
 800ffa6:	4619      	mov	r1, r3
 800ffa8:	f04f 0c0a 	mov.w	ip, #10
 800ffac:	4620      	mov	r0, r4
 800ffae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ffb2:	3a30      	subs	r2, #48	@ 0x30
 800ffb4:	2a09      	cmp	r2, #9
 800ffb6:	d903      	bls.n	800ffc0 <_vfiprintf_r+0x1cc>
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d0c6      	beq.n	800ff4a <_vfiprintf_r+0x156>
 800ffbc:	9105      	str	r1, [sp, #20]
 800ffbe:	e7c4      	b.n	800ff4a <_vfiprintf_r+0x156>
 800ffc0:	fb0c 2101 	mla	r1, ip, r1, r2
 800ffc4:	4604      	mov	r4, r0
 800ffc6:	2301      	movs	r3, #1
 800ffc8:	e7f0      	b.n	800ffac <_vfiprintf_r+0x1b8>
 800ffca:	ab03      	add	r3, sp, #12
 800ffcc:	9300      	str	r3, [sp, #0]
 800ffce:	462a      	mov	r2, r5
 800ffd0:	4b12      	ldr	r3, [pc, #72]	@ (801001c <_vfiprintf_r+0x228>)
 800ffd2:	a904      	add	r1, sp, #16
 800ffd4:	4630      	mov	r0, r6
 800ffd6:	f7fb ff23 	bl	800be20 <_printf_float>
 800ffda:	4607      	mov	r7, r0
 800ffdc:	1c78      	adds	r0, r7, #1
 800ffde:	d1d6      	bne.n	800ff8e <_vfiprintf_r+0x19a>
 800ffe0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ffe2:	07d9      	lsls	r1, r3, #31
 800ffe4:	d405      	bmi.n	800fff2 <_vfiprintf_r+0x1fe>
 800ffe6:	89ab      	ldrh	r3, [r5, #12]
 800ffe8:	059a      	lsls	r2, r3, #22
 800ffea:	d402      	bmi.n	800fff2 <_vfiprintf_r+0x1fe>
 800ffec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ffee:	f7fc fe99 	bl	800cd24 <__retarget_lock_release_recursive>
 800fff2:	89ab      	ldrh	r3, [r5, #12]
 800fff4:	065b      	lsls	r3, r3, #25
 800fff6:	f53f af1f 	bmi.w	800fe38 <_vfiprintf_r+0x44>
 800fffa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fffc:	e71e      	b.n	800fe3c <_vfiprintf_r+0x48>
 800fffe:	ab03      	add	r3, sp, #12
 8010000:	9300      	str	r3, [sp, #0]
 8010002:	462a      	mov	r2, r5
 8010004:	4b05      	ldr	r3, [pc, #20]	@ (801001c <_vfiprintf_r+0x228>)
 8010006:	a904      	add	r1, sp, #16
 8010008:	4630      	mov	r0, r6
 801000a:	f7fc f9a1 	bl	800c350 <_printf_i>
 801000e:	e7e4      	b.n	800ffda <_vfiprintf_r+0x1e6>
 8010010:	08010fe8 	.word	0x08010fe8
 8010014:	08010ff2 	.word	0x08010ff2
 8010018:	0800be21 	.word	0x0800be21
 801001c:	0800fdd1 	.word	0x0800fdd1
 8010020:	08010fee 	.word	0x08010fee

08010024 <__swbuf_r>:
 8010024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010026:	460e      	mov	r6, r1
 8010028:	4614      	mov	r4, r2
 801002a:	4605      	mov	r5, r0
 801002c:	b118      	cbz	r0, 8010036 <__swbuf_r+0x12>
 801002e:	6a03      	ldr	r3, [r0, #32]
 8010030:	b90b      	cbnz	r3, 8010036 <__swbuf_r+0x12>
 8010032:	f7fc fd4d 	bl	800cad0 <__sinit>
 8010036:	69a3      	ldr	r3, [r4, #24]
 8010038:	60a3      	str	r3, [r4, #8]
 801003a:	89a3      	ldrh	r3, [r4, #12]
 801003c:	071a      	lsls	r2, r3, #28
 801003e:	d501      	bpl.n	8010044 <__swbuf_r+0x20>
 8010040:	6923      	ldr	r3, [r4, #16]
 8010042:	b943      	cbnz	r3, 8010056 <__swbuf_r+0x32>
 8010044:	4621      	mov	r1, r4
 8010046:	4628      	mov	r0, r5
 8010048:	f000 f82a 	bl	80100a0 <__swsetup_r>
 801004c:	b118      	cbz	r0, 8010056 <__swbuf_r+0x32>
 801004e:	f04f 37ff 	mov.w	r7, #4294967295
 8010052:	4638      	mov	r0, r7
 8010054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010056:	6823      	ldr	r3, [r4, #0]
 8010058:	6922      	ldr	r2, [r4, #16]
 801005a:	1a98      	subs	r0, r3, r2
 801005c:	6963      	ldr	r3, [r4, #20]
 801005e:	b2f6      	uxtb	r6, r6
 8010060:	4283      	cmp	r3, r0
 8010062:	4637      	mov	r7, r6
 8010064:	dc05      	bgt.n	8010072 <__swbuf_r+0x4e>
 8010066:	4621      	mov	r1, r4
 8010068:	4628      	mov	r0, r5
 801006a:	f7ff fa47 	bl	800f4fc <_fflush_r>
 801006e:	2800      	cmp	r0, #0
 8010070:	d1ed      	bne.n	801004e <__swbuf_r+0x2a>
 8010072:	68a3      	ldr	r3, [r4, #8]
 8010074:	3b01      	subs	r3, #1
 8010076:	60a3      	str	r3, [r4, #8]
 8010078:	6823      	ldr	r3, [r4, #0]
 801007a:	1c5a      	adds	r2, r3, #1
 801007c:	6022      	str	r2, [r4, #0]
 801007e:	701e      	strb	r6, [r3, #0]
 8010080:	6962      	ldr	r2, [r4, #20]
 8010082:	1c43      	adds	r3, r0, #1
 8010084:	429a      	cmp	r2, r3
 8010086:	d004      	beq.n	8010092 <__swbuf_r+0x6e>
 8010088:	89a3      	ldrh	r3, [r4, #12]
 801008a:	07db      	lsls	r3, r3, #31
 801008c:	d5e1      	bpl.n	8010052 <__swbuf_r+0x2e>
 801008e:	2e0a      	cmp	r6, #10
 8010090:	d1df      	bne.n	8010052 <__swbuf_r+0x2e>
 8010092:	4621      	mov	r1, r4
 8010094:	4628      	mov	r0, r5
 8010096:	f7ff fa31 	bl	800f4fc <_fflush_r>
 801009a:	2800      	cmp	r0, #0
 801009c:	d0d9      	beq.n	8010052 <__swbuf_r+0x2e>
 801009e:	e7d6      	b.n	801004e <__swbuf_r+0x2a>

080100a0 <__swsetup_r>:
 80100a0:	b538      	push	{r3, r4, r5, lr}
 80100a2:	4b29      	ldr	r3, [pc, #164]	@ (8010148 <__swsetup_r+0xa8>)
 80100a4:	4605      	mov	r5, r0
 80100a6:	6818      	ldr	r0, [r3, #0]
 80100a8:	460c      	mov	r4, r1
 80100aa:	b118      	cbz	r0, 80100b4 <__swsetup_r+0x14>
 80100ac:	6a03      	ldr	r3, [r0, #32]
 80100ae:	b90b      	cbnz	r3, 80100b4 <__swsetup_r+0x14>
 80100b0:	f7fc fd0e 	bl	800cad0 <__sinit>
 80100b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100b8:	0719      	lsls	r1, r3, #28
 80100ba:	d422      	bmi.n	8010102 <__swsetup_r+0x62>
 80100bc:	06da      	lsls	r2, r3, #27
 80100be:	d407      	bmi.n	80100d0 <__swsetup_r+0x30>
 80100c0:	2209      	movs	r2, #9
 80100c2:	602a      	str	r2, [r5, #0]
 80100c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80100c8:	81a3      	strh	r3, [r4, #12]
 80100ca:	f04f 30ff 	mov.w	r0, #4294967295
 80100ce:	e033      	b.n	8010138 <__swsetup_r+0x98>
 80100d0:	0758      	lsls	r0, r3, #29
 80100d2:	d512      	bpl.n	80100fa <__swsetup_r+0x5a>
 80100d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80100d6:	b141      	cbz	r1, 80100ea <__swsetup_r+0x4a>
 80100d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80100dc:	4299      	cmp	r1, r3
 80100de:	d002      	beq.n	80100e6 <__swsetup_r+0x46>
 80100e0:	4628      	mov	r0, r5
 80100e2:	f7fd fc75 	bl	800d9d0 <_free_r>
 80100e6:	2300      	movs	r3, #0
 80100e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80100ea:	89a3      	ldrh	r3, [r4, #12]
 80100ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80100f0:	81a3      	strh	r3, [r4, #12]
 80100f2:	2300      	movs	r3, #0
 80100f4:	6063      	str	r3, [r4, #4]
 80100f6:	6923      	ldr	r3, [r4, #16]
 80100f8:	6023      	str	r3, [r4, #0]
 80100fa:	89a3      	ldrh	r3, [r4, #12]
 80100fc:	f043 0308 	orr.w	r3, r3, #8
 8010100:	81a3      	strh	r3, [r4, #12]
 8010102:	6923      	ldr	r3, [r4, #16]
 8010104:	b94b      	cbnz	r3, 801011a <__swsetup_r+0x7a>
 8010106:	89a3      	ldrh	r3, [r4, #12]
 8010108:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801010c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010110:	d003      	beq.n	801011a <__swsetup_r+0x7a>
 8010112:	4621      	mov	r1, r4
 8010114:	4628      	mov	r0, r5
 8010116:	f000 f883 	bl	8010220 <__smakebuf_r>
 801011a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801011e:	f013 0201 	ands.w	r2, r3, #1
 8010122:	d00a      	beq.n	801013a <__swsetup_r+0x9a>
 8010124:	2200      	movs	r2, #0
 8010126:	60a2      	str	r2, [r4, #8]
 8010128:	6962      	ldr	r2, [r4, #20]
 801012a:	4252      	negs	r2, r2
 801012c:	61a2      	str	r2, [r4, #24]
 801012e:	6922      	ldr	r2, [r4, #16]
 8010130:	b942      	cbnz	r2, 8010144 <__swsetup_r+0xa4>
 8010132:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010136:	d1c5      	bne.n	80100c4 <__swsetup_r+0x24>
 8010138:	bd38      	pop	{r3, r4, r5, pc}
 801013a:	0799      	lsls	r1, r3, #30
 801013c:	bf58      	it	pl
 801013e:	6962      	ldrpl	r2, [r4, #20]
 8010140:	60a2      	str	r2, [r4, #8]
 8010142:	e7f4      	b.n	801012e <__swsetup_r+0x8e>
 8010144:	2000      	movs	r0, #0
 8010146:	e7f7      	b.n	8010138 <__swsetup_r+0x98>
 8010148:	200000e8 	.word	0x200000e8

0801014c <_raise_r>:
 801014c:	291f      	cmp	r1, #31
 801014e:	b538      	push	{r3, r4, r5, lr}
 8010150:	4605      	mov	r5, r0
 8010152:	460c      	mov	r4, r1
 8010154:	d904      	bls.n	8010160 <_raise_r+0x14>
 8010156:	2316      	movs	r3, #22
 8010158:	6003      	str	r3, [r0, #0]
 801015a:	f04f 30ff 	mov.w	r0, #4294967295
 801015e:	bd38      	pop	{r3, r4, r5, pc}
 8010160:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010162:	b112      	cbz	r2, 801016a <_raise_r+0x1e>
 8010164:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010168:	b94b      	cbnz	r3, 801017e <_raise_r+0x32>
 801016a:	4628      	mov	r0, r5
 801016c:	f000 f830 	bl	80101d0 <_getpid_r>
 8010170:	4622      	mov	r2, r4
 8010172:	4601      	mov	r1, r0
 8010174:	4628      	mov	r0, r5
 8010176:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801017a:	f000 b817 	b.w	80101ac <_kill_r>
 801017e:	2b01      	cmp	r3, #1
 8010180:	d00a      	beq.n	8010198 <_raise_r+0x4c>
 8010182:	1c59      	adds	r1, r3, #1
 8010184:	d103      	bne.n	801018e <_raise_r+0x42>
 8010186:	2316      	movs	r3, #22
 8010188:	6003      	str	r3, [r0, #0]
 801018a:	2001      	movs	r0, #1
 801018c:	e7e7      	b.n	801015e <_raise_r+0x12>
 801018e:	2100      	movs	r1, #0
 8010190:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010194:	4620      	mov	r0, r4
 8010196:	4798      	blx	r3
 8010198:	2000      	movs	r0, #0
 801019a:	e7e0      	b.n	801015e <_raise_r+0x12>

0801019c <raise>:
 801019c:	4b02      	ldr	r3, [pc, #8]	@ (80101a8 <raise+0xc>)
 801019e:	4601      	mov	r1, r0
 80101a0:	6818      	ldr	r0, [r3, #0]
 80101a2:	f7ff bfd3 	b.w	801014c <_raise_r>
 80101a6:	bf00      	nop
 80101a8:	200000e8 	.word	0x200000e8

080101ac <_kill_r>:
 80101ac:	b538      	push	{r3, r4, r5, lr}
 80101ae:	4d07      	ldr	r5, [pc, #28]	@ (80101cc <_kill_r+0x20>)
 80101b0:	2300      	movs	r3, #0
 80101b2:	4604      	mov	r4, r0
 80101b4:	4608      	mov	r0, r1
 80101b6:	4611      	mov	r1, r2
 80101b8:	602b      	str	r3, [r5, #0]
 80101ba:	f7f4 f9a9 	bl	8004510 <_kill>
 80101be:	1c43      	adds	r3, r0, #1
 80101c0:	d102      	bne.n	80101c8 <_kill_r+0x1c>
 80101c2:	682b      	ldr	r3, [r5, #0]
 80101c4:	b103      	cbz	r3, 80101c8 <_kill_r+0x1c>
 80101c6:	6023      	str	r3, [r4, #0]
 80101c8:	bd38      	pop	{r3, r4, r5, pc}
 80101ca:	bf00      	nop
 80101cc:	20000b7c 	.word	0x20000b7c

080101d0 <_getpid_r>:
 80101d0:	f7f4 b996 	b.w	8004500 <_getpid>

080101d4 <__swhatbuf_r>:
 80101d4:	b570      	push	{r4, r5, r6, lr}
 80101d6:	460c      	mov	r4, r1
 80101d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80101dc:	2900      	cmp	r1, #0
 80101de:	b096      	sub	sp, #88	@ 0x58
 80101e0:	4615      	mov	r5, r2
 80101e2:	461e      	mov	r6, r3
 80101e4:	da0d      	bge.n	8010202 <__swhatbuf_r+0x2e>
 80101e6:	89a3      	ldrh	r3, [r4, #12]
 80101e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80101ec:	f04f 0100 	mov.w	r1, #0
 80101f0:	bf14      	ite	ne
 80101f2:	2340      	movne	r3, #64	@ 0x40
 80101f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80101f8:	2000      	movs	r0, #0
 80101fa:	6031      	str	r1, [r6, #0]
 80101fc:	602b      	str	r3, [r5, #0]
 80101fe:	b016      	add	sp, #88	@ 0x58
 8010200:	bd70      	pop	{r4, r5, r6, pc}
 8010202:	466a      	mov	r2, sp
 8010204:	f000 f848 	bl	8010298 <_fstat_r>
 8010208:	2800      	cmp	r0, #0
 801020a:	dbec      	blt.n	80101e6 <__swhatbuf_r+0x12>
 801020c:	9901      	ldr	r1, [sp, #4]
 801020e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010212:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010216:	4259      	negs	r1, r3
 8010218:	4159      	adcs	r1, r3
 801021a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801021e:	e7eb      	b.n	80101f8 <__swhatbuf_r+0x24>

08010220 <__smakebuf_r>:
 8010220:	898b      	ldrh	r3, [r1, #12]
 8010222:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010224:	079d      	lsls	r5, r3, #30
 8010226:	4606      	mov	r6, r0
 8010228:	460c      	mov	r4, r1
 801022a:	d507      	bpl.n	801023c <__smakebuf_r+0x1c>
 801022c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010230:	6023      	str	r3, [r4, #0]
 8010232:	6123      	str	r3, [r4, #16]
 8010234:	2301      	movs	r3, #1
 8010236:	6163      	str	r3, [r4, #20]
 8010238:	b003      	add	sp, #12
 801023a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801023c:	ab01      	add	r3, sp, #4
 801023e:	466a      	mov	r2, sp
 8010240:	f7ff ffc8 	bl	80101d4 <__swhatbuf_r>
 8010244:	9f00      	ldr	r7, [sp, #0]
 8010246:	4605      	mov	r5, r0
 8010248:	4639      	mov	r1, r7
 801024a:	4630      	mov	r0, r6
 801024c:	f7fd fc34 	bl	800dab8 <_malloc_r>
 8010250:	b948      	cbnz	r0, 8010266 <__smakebuf_r+0x46>
 8010252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010256:	059a      	lsls	r2, r3, #22
 8010258:	d4ee      	bmi.n	8010238 <__smakebuf_r+0x18>
 801025a:	f023 0303 	bic.w	r3, r3, #3
 801025e:	f043 0302 	orr.w	r3, r3, #2
 8010262:	81a3      	strh	r3, [r4, #12]
 8010264:	e7e2      	b.n	801022c <__smakebuf_r+0xc>
 8010266:	89a3      	ldrh	r3, [r4, #12]
 8010268:	6020      	str	r0, [r4, #0]
 801026a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801026e:	81a3      	strh	r3, [r4, #12]
 8010270:	9b01      	ldr	r3, [sp, #4]
 8010272:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010276:	b15b      	cbz	r3, 8010290 <__smakebuf_r+0x70>
 8010278:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801027c:	4630      	mov	r0, r6
 801027e:	f000 f81d 	bl	80102bc <_isatty_r>
 8010282:	b128      	cbz	r0, 8010290 <__smakebuf_r+0x70>
 8010284:	89a3      	ldrh	r3, [r4, #12]
 8010286:	f023 0303 	bic.w	r3, r3, #3
 801028a:	f043 0301 	orr.w	r3, r3, #1
 801028e:	81a3      	strh	r3, [r4, #12]
 8010290:	89a3      	ldrh	r3, [r4, #12]
 8010292:	431d      	orrs	r5, r3
 8010294:	81a5      	strh	r5, [r4, #12]
 8010296:	e7cf      	b.n	8010238 <__smakebuf_r+0x18>

08010298 <_fstat_r>:
 8010298:	b538      	push	{r3, r4, r5, lr}
 801029a:	4d07      	ldr	r5, [pc, #28]	@ (80102b8 <_fstat_r+0x20>)
 801029c:	2300      	movs	r3, #0
 801029e:	4604      	mov	r4, r0
 80102a0:	4608      	mov	r0, r1
 80102a2:	4611      	mov	r1, r2
 80102a4:	602b      	str	r3, [r5, #0]
 80102a6:	f7f4 f993 	bl	80045d0 <_fstat>
 80102aa:	1c43      	adds	r3, r0, #1
 80102ac:	d102      	bne.n	80102b4 <_fstat_r+0x1c>
 80102ae:	682b      	ldr	r3, [r5, #0]
 80102b0:	b103      	cbz	r3, 80102b4 <_fstat_r+0x1c>
 80102b2:	6023      	str	r3, [r4, #0]
 80102b4:	bd38      	pop	{r3, r4, r5, pc}
 80102b6:	bf00      	nop
 80102b8:	20000b7c 	.word	0x20000b7c

080102bc <_isatty_r>:
 80102bc:	b538      	push	{r3, r4, r5, lr}
 80102be:	4d06      	ldr	r5, [pc, #24]	@ (80102d8 <_isatty_r+0x1c>)
 80102c0:	2300      	movs	r3, #0
 80102c2:	4604      	mov	r4, r0
 80102c4:	4608      	mov	r0, r1
 80102c6:	602b      	str	r3, [r5, #0]
 80102c8:	f7f4 f992 	bl	80045f0 <_isatty>
 80102cc:	1c43      	adds	r3, r0, #1
 80102ce:	d102      	bne.n	80102d6 <_isatty_r+0x1a>
 80102d0:	682b      	ldr	r3, [r5, #0]
 80102d2:	b103      	cbz	r3, 80102d6 <_isatty_r+0x1a>
 80102d4:	6023      	str	r3, [r4, #0]
 80102d6:	bd38      	pop	{r3, r4, r5, pc}
 80102d8:	20000b7c 	.word	0x20000b7c

080102dc <atan2>:
 80102dc:	f000 baa8 	b.w	8010830 <__ieee754_atan2>

080102e0 <sqrt>:
 80102e0:	b538      	push	{r3, r4, r5, lr}
 80102e2:	ed2d 8b02 	vpush	{d8}
 80102e6:	ec55 4b10 	vmov	r4, r5, d0
 80102ea:	f000 f9c5 	bl	8010678 <__ieee754_sqrt>
 80102ee:	4622      	mov	r2, r4
 80102f0:	462b      	mov	r3, r5
 80102f2:	4620      	mov	r0, r4
 80102f4:	4629      	mov	r1, r5
 80102f6:	eeb0 8a40 	vmov.f32	s16, s0
 80102fa:	eef0 8a60 	vmov.f32	s17, s1
 80102fe:	f7f0 fc35 	bl	8000b6c <__aeabi_dcmpun>
 8010302:	b990      	cbnz	r0, 801032a <sqrt+0x4a>
 8010304:	2200      	movs	r2, #0
 8010306:	2300      	movs	r3, #0
 8010308:	4620      	mov	r0, r4
 801030a:	4629      	mov	r1, r5
 801030c:	f7f0 fc06 	bl	8000b1c <__aeabi_dcmplt>
 8010310:	b158      	cbz	r0, 801032a <sqrt+0x4a>
 8010312:	f7fc fcdb 	bl	800cccc <__errno>
 8010316:	2321      	movs	r3, #33	@ 0x21
 8010318:	6003      	str	r3, [r0, #0]
 801031a:	2200      	movs	r2, #0
 801031c:	2300      	movs	r3, #0
 801031e:	4610      	mov	r0, r2
 8010320:	4619      	mov	r1, r3
 8010322:	f7f0 fab3 	bl	800088c <__aeabi_ddiv>
 8010326:	ec41 0b18 	vmov	d8, r0, r1
 801032a:	eeb0 0a48 	vmov.f32	s0, s16
 801032e:	eef0 0a68 	vmov.f32	s1, s17
 8010332:	ecbd 8b02 	vpop	{d8}
 8010336:	bd38      	pop	{r3, r4, r5, pc}

08010338 <atan>:
 8010338:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801033c:	ec55 4b10 	vmov	r4, r5, d0
 8010340:	4bbf      	ldr	r3, [pc, #764]	@ (8010640 <atan+0x308>)
 8010342:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8010346:	429e      	cmp	r6, r3
 8010348:	46ab      	mov	fp, r5
 801034a:	d918      	bls.n	801037e <atan+0x46>
 801034c:	4bbd      	ldr	r3, [pc, #756]	@ (8010644 <atan+0x30c>)
 801034e:	429e      	cmp	r6, r3
 8010350:	d801      	bhi.n	8010356 <atan+0x1e>
 8010352:	d109      	bne.n	8010368 <atan+0x30>
 8010354:	b144      	cbz	r4, 8010368 <atan+0x30>
 8010356:	4622      	mov	r2, r4
 8010358:	462b      	mov	r3, r5
 801035a:	4620      	mov	r0, r4
 801035c:	4629      	mov	r1, r5
 801035e:	f7ef ffb5 	bl	80002cc <__adddf3>
 8010362:	4604      	mov	r4, r0
 8010364:	460d      	mov	r5, r1
 8010366:	e006      	b.n	8010376 <atan+0x3e>
 8010368:	f1bb 0f00 	cmp.w	fp, #0
 801036c:	f340 812b 	ble.w	80105c6 <atan+0x28e>
 8010370:	a597      	add	r5, pc, #604	@ (adr r5, 80105d0 <atan+0x298>)
 8010372:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010376:	ec45 4b10 	vmov	d0, r4, r5
 801037a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801037e:	4bb2      	ldr	r3, [pc, #712]	@ (8010648 <atan+0x310>)
 8010380:	429e      	cmp	r6, r3
 8010382:	d813      	bhi.n	80103ac <atan+0x74>
 8010384:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8010388:	429e      	cmp	r6, r3
 801038a:	d80c      	bhi.n	80103a6 <atan+0x6e>
 801038c:	a392      	add	r3, pc, #584	@ (adr r3, 80105d8 <atan+0x2a0>)
 801038e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010392:	4620      	mov	r0, r4
 8010394:	4629      	mov	r1, r5
 8010396:	f7ef ff99 	bl	80002cc <__adddf3>
 801039a:	4bac      	ldr	r3, [pc, #688]	@ (801064c <atan+0x314>)
 801039c:	2200      	movs	r2, #0
 801039e:	f7f0 fbdb 	bl	8000b58 <__aeabi_dcmpgt>
 80103a2:	2800      	cmp	r0, #0
 80103a4:	d1e7      	bne.n	8010376 <atan+0x3e>
 80103a6:	f04f 3aff 	mov.w	sl, #4294967295
 80103aa:	e029      	b.n	8010400 <atan+0xc8>
 80103ac:	f000 f95c 	bl	8010668 <fabs>
 80103b0:	4ba7      	ldr	r3, [pc, #668]	@ (8010650 <atan+0x318>)
 80103b2:	429e      	cmp	r6, r3
 80103b4:	ec55 4b10 	vmov	r4, r5, d0
 80103b8:	f200 80bc 	bhi.w	8010534 <atan+0x1fc>
 80103bc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 80103c0:	429e      	cmp	r6, r3
 80103c2:	f200 809e 	bhi.w	8010502 <atan+0x1ca>
 80103c6:	4622      	mov	r2, r4
 80103c8:	462b      	mov	r3, r5
 80103ca:	4620      	mov	r0, r4
 80103cc:	4629      	mov	r1, r5
 80103ce:	f7ef ff7d 	bl	80002cc <__adddf3>
 80103d2:	4b9e      	ldr	r3, [pc, #632]	@ (801064c <atan+0x314>)
 80103d4:	2200      	movs	r2, #0
 80103d6:	f7ef ff77 	bl	80002c8 <__aeabi_dsub>
 80103da:	2200      	movs	r2, #0
 80103dc:	4606      	mov	r6, r0
 80103de:	460f      	mov	r7, r1
 80103e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80103e4:	4620      	mov	r0, r4
 80103e6:	4629      	mov	r1, r5
 80103e8:	f7ef ff70 	bl	80002cc <__adddf3>
 80103ec:	4602      	mov	r2, r0
 80103ee:	460b      	mov	r3, r1
 80103f0:	4630      	mov	r0, r6
 80103f2:	4639      	mov	r1, r7
 80103f4:	f7f0 fa4a 	bl	800088c <__aeabi_ddiv>
 80103f8:	f04f 0a00 	mov.w	sl, #0
 80103fc:	4604      	mov	r4, r0
 80103fe:	460d      	mov	r5, r1
 8010400:	4622      	mov	r2, r4
 8010402:	462b      	mov	r3, r5
 8010404:	4620      	mov	r0, r4
 8010406:	4629      	mov	r1, r5
 8010408:	f7f0 f916 	bl	8000638 <__aeabi_dmul>
 801040c:	4602      	mov	r2, r0
 801040e:	460b      	mov	r3, r1
 8010410:	4680      	mov	r8, r0
 8010412:	4689      	mov	r9, r1
 8010414:	f7f0 f910 	bl	8000638 <__aeabi_dmul>
 8010418:	a371      	add	r3, pc, #452	@ (adr r3, 80105e0 <atan+0x2a8>)
 801041a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801041e:	4606      	mov	r6, r0
 8010420:	460f      	mov	r7, r1
 8010422:	f7f0 f909 	bl	8000638 <__aeabi_dmul>
 8010426:	a370      	add	r3, pc, #448	@ (adr r3, 80105e8 <atan+0x2b0>)
 8010428:	e9d3 2300 	ldrd	r2, r3, [r3]
 801042c:	f7ef ff4e 	bl	80002cc <__adddf3>
 8010430:	4632      	mov	r2, r6
 8010432:	463b      	mov	r3, r7
 8010434:	f7f0 f900 	bl	8000638 <__aeabi_dmul>
 8010438:	a36d      	add	r3, pc, #436	@ (adr r3, 80105f0 <atan+0x2b8>)
 801043a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801043e:	f7ef ff45 	bl	80002cc <__adddf3>
 8010442:	4632      	mov	r2, r6
 8010444:	463b      	mov	r3, r7
 8010446:	f7f0 f8f7 	bl	8000638 <__aeabi_dmul>
 801044a:	a36b      	add	r3, pc, #428	@ (adr r3, 80105f8 <atan+0x2c0>)
 801044c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010450:	f7ef ff3c 	bl	80002cc <__adddf3>
 8010454:	4632      	mov	r2, r6
 8010456:	463b      	mov	r3, r7
 8010458:	f7f0 f8ee 	bl	8000638 <__aeabi_dmul>
 801045c:	a368      	add	r3, pc, #416	@ (adr r3, 8010600 <atan+0x2c8>)
 801045e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010462:	f7ef ff33 	bl	80002cc <__adddf3>
 8010466:	4632      	mov	r2, r6
 8010468:	463b      	mov	r3, r7
 801046a:	f7f0 f8e5 	bl	8000638 <__aeabi_dmul>
 801046e:	a366      	add	r3, pc, #408	@ (adr r3, 8010608 <atan+0x2d0>)
 8010470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010474:	f7ef ff2a 	bl	80002cc <__adddf3>
 8010478:	4642      	mov	r2, r8
 801047a:	464b      	mov	r3, r9
 801047c:	f7f0 f8dc 	bl	8000638 <__aeabi_dmul>
 8010480:	a363      	add	r3, pc, #396	@ (adr r3, 8010610 <atan+0x2d8>)
 8010482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010486:	4680      	mov	r8, r0
 8010488:	4689      	mov	r9, r1
 801048a:	4630      	mov	r0, r6
 801048c:	4639      	mov	r1, r7
 801048e:	f7f0 f8d3 	bl	8000638 <__aeabi_dmul>
 8010492:	a361      	add	r3, pc, #388	@ (adr r3, 8010618 <atan+0x2e0>)
 8010494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010498:	f7ef ff16 	bl	80002c8 <__aeabi_dsub>
 801049c:	4632      	mov	r2, r6
 801049e:	463b      	mov	r3, r7
 80104a0:	f7f0 f8ca 	bl	8000638 <__aeabi_dmul>
 80104a4:	a35e      	add	r3, pc, #376	@ (adr r3, 8010620 <atan+0x2e8>)
 80104a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104aa:	f7ef ff0d 	bl	80002c8 <__aeabi_dsub>
 80104ae:	4632      	mov	r2, r6
 80104b0:	463b      	mov	r3, r7
 80104b2:	f7f0 f8c1 	bl	8000638 <__aeabi_dmul>
 80104b6:	a35c      	add	r3, pc, #368	@ (adr r3, 8010628 <atan+0x2f0>)
 80104b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104bc:	f7ef ff04 	bl	80002c8 <__aeabi_dsub>
 80104c0:	4632      	mov	r2, r6
 80104c2:	463b      	mov	r3, r7
 80104c4:	f7f0 f8b8 	bl	8000638 <__aeabi_dmul>
 80104c8:	a359      	add	r3, pc, #356	@ (adr r3, 8010630 <atan+0x2f8>)
 80104ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ce:	f7ef fefb 	bl	80002c8 <__aeabi_dsub>
 80104d2:	4632      	mov	r2, r6
 80104d4:	463b      	mov	r3, r7
 80104d6:	f7f0 f8af 	bl	8000638 <__aeabi_dmul>
 80104da:	4602      	mov	r2, r0
 80104dc:	460b      	mov	r3, r1
 80104de:	4640      	mov	r0, r8
 80104e0:	4649      	mov	r1, r9
 80104e2:	f7ef fef3 	bl	80002cc <__adddf3>
 80104e6:	4622      	mov	r2, r4
 80104e8:	462b      	mov	r3, r5
 80104ea:	f7f0 f8a5 	bl	8000638 <__aeabi_dmul>
 80104ee:	f1ba 3fff 	cmp.w	sl, #4294967295
 80104f2:	4602      	mov	r2, r0
 80104f4:	460b      	mov	r3, r1
 80104f6:	d148      	bne.n	801058a <atan+0x252>
 80104f8:	4620      	mov	r0, r4
 80104fa:	4629      	mov	r1, r5
 80104fc:	f7ef fee4 	bl	80002c8 <__aeabi_dsub>
 8010500:	e72f      	b.n	8010362 <atan+0x2a>
 8010502:	4b52      	ldr	r3, [pc, #328]	@ (801064c <atan+0x314>)
 8010504:	2200      	movs	r2, #0
 8010506:	4620      	mov	r0, r4
 8010508:	4629      	mov	r1, r5
 801050a:	f7ef fedd 	bl	80002c8 <__aeabi_dsub>
 801050e:	4b4f      	ldr	r3, [pc, #316]	@ (801064c <atan+0x314>)
 8010510:	4606      	mov	r6, r0
 8010512:	460f      	mov	r7, r1
 8010514:	2200      	movs	r2, #0
 8010516:	4620      	mov	r0, r4
 8010518:	4629      	mov	r1, r5
 801051a:	f7ef fed7 	bl	80002cc <__adddf3>
 801051e:	4602      	mov	r2, r0
 8010520:	460b      	mov	r3, r1
 8010522:	4630      	mov	r0, r6
 8010524:	4639      	mov	r1, r7
 8010526:	f7f0 f9b1 	bl	800088c <__aeabi_ddiv>
 801052a:	f04f 0a01 	mov.w	sl, #1
 801052e:	4604      	mov	r4, r0
 8010530:	460d      	mov	r5, r1
 8010532:	e765      	b.n	8010400 <atan+0xc8>
 8010534:	4b47      	ldr	r3, [pc, #284]	@ (8010654 <atan+0x31c>)
 8010536:	429e      	cmp	r6, r3
 8010538:	d21c      	bcs.n	8010574 <atan+0x23c>
 801053a:	4b47      	ldr	r3, [pc, #284]	@ (8010658 <atan+0x320>)
 801053c:	2200      	movs	r2, #0
 801053e:	4620      	mov	r0, r4
 8010540:	4629      	mov	r1, r5
 8010542:	f7ef fec1 	bl	80002c8 <__aeabi_dsub>
 8010546:	4b44      	ldr	r3, [pc, #272]	@ (8010658 <atan+0x320>)
 8010548:	4606      	mov	r6, r0
 801054a:	460f      	mov	r7, r1
 801054c:	2200      	movs	r2, #0
 801054e:	4620      	mov	r0, r4
 8010550:	4629      	mov	r1, r5
 8010552:	f7f0 f871 	bl	8000638 <__aeabi_dmul>
 8010556:	4b3d      	ldr	r3, [pc, #244]	@ (801064c <atan+0x314>)
 8010558:	2200      	movs	r2, #0
 801055a:	f7ef feb7 	bl	80002cc <__adddf3>
 801055e:	4602      	mov	r2, r0
 8010560:	460b      	mov	r3, r1
 8010562:	4630      	mov	r0, r6
 8010564:	4639      	mov	r1, r7
 8010566:	f7f0 f991 	bl	800088c <__aeabi_ddiv>
 801056a:	f04f 0a02 	mov.w	sl, #2
 801056e:	4604      	mov	r4, r0
 8010570:	460d      	mov	r5, r1
 8010572:	e745      	b.n	8010400 <atan+0xc8>
 8010574:	4622      	mov	r2, r4
 8010576:	462b      	mov	r3, r5
 8010578:	4938      	ldr	r1, [pc, #224]	@ (801065c <atan+0x324>)
 801057a:	2000      	movs	r0, #0
 801057c:	f7f0 f986 	bl	800088c <__aeabi_ddiv>
 8010580:	f04f 0a03 	mov.w	sl, #3
 8010584:	4604      	mov	r4, r0
 8010586:	460d      	mov	r5, r1
 8010588:	e73a      	b.n	8010400 <atan+0xc8>
 801058a:	4b35      	ldr	r3, [pc, #212]	@ (8010660 <atan+0x328>)
 801058c:	4e35      	ldr	r6, [pc, #212]	@ (8010664 <atan+0x32c>)
 801058e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010596:	f7ef fe97 	bl	80002c8 <__aeabi_dsub>
 801059a:	4622      	mov	r2, r4
 801059c:	462b      	mov	r3, r5
 801059e:	f7ef fe93 	bl	80002c8 <__aeabi_dsub>
 80105a2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80105a6:	4602      	mov	r2, r0
 80105a8:	460b      	mov	r3, r1
 80105aa:	e9d6 0100 	ldrd	r0, r1, [r6]
 80105ae:	f7ef fe8b 	bl	80002c8 <__aeabi_dsub>
 80105b2:	f1bb 0f00 	cmp.w	fp, #0
 80105b6:	4604      	mov	r4, r0
 80105b8:	460d      	mov	r5, r1
 80105ba:	f6bf aedc 	bge.w	8010376 <atan+0x3e>
 80105be:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80105c2:	461d      	mov	r5, r3
 80105c4:	e6d7      	b.n	8010376 <atan+0x3e>
 80105c6:	a51c      	add	r5, pc, #112	@ (adr r5, 8010638 <atan+0x300>)
 80105c8:	e9d5 4500 	ldrd	r4, r5, [r5]
 80105cc:	e6d3      	b.n	8010376 <atan+0x3e>
 80105ce:	bf00      	nop
 80105d0:	54442d18 	.word	0x54442d18
 80105d4:	3ff921fb 	.word	0x3ff921fb
 80105d8:	8800759c 	.word	0x8800759c
 80105dc:	7e37e43c 	.word	0x7e37e43c
 80105e0:	e322da11 	.word	0xe322da11
 80105e4:	3f90ad3a 	.word	0x3f90ad3a
 80105e8:	24760deb 	.word	0x24760deb
 80105ec:	3fa97b4b 	.word	0x3fa97b4b
 80105f0:	a0d03d51 	.word	0xa0d03d51
 80105f4:	3fb10d66 	.word	0x3fb10d66
 80105f8:	c54c206e 	.word	0xc54c206e
 80105fc:	3fb745cd 	.word	0x3fb745cd
 8010600:	920083ff 	.word	0x920083ff
 8010604:	3fc24924 	.word	0x3fc24924
 8010608:	5555550d 	.word	0x5555550d
 801060c:	3fd55555 	.word	0x3fd55555
 8010610:	2c6a6c2f 	.word	0x2c6a6c2f
 8010614:	bfa2b444 	.word	0xbfa2b444
 8010618:	52defd9a 	.word	0x52defd9a
 801061c:	3fadde2d 	.word	0x3fadde2d
 8010620:	af749a6d 	.word	0xaf749a6d
 8010624:	3fb3b0f2 	.word	0x3fb3b0f2
 8010628:	fe231671 	.word	0xfe231671
 801062c:	3fbc71c6 	.word	0x3fbc71c6
 8010630:	9998ebc4 	.word	0x9998ebc4
 8010634:	3fc99999 	.word	0x3fc99999
 8010638:	54442d18 	.word	0x54442d18
 801063c:	bff921fb 	.word	0xbff921fb
 8010640:	440fffff 	.word	0x440fffff
 8010644:	7ff00000 	.word	0x7ff00000
 8010648:	3fdbffff 	.word	0x3fdbffff
 801064c:	3ff00000 	.word	0x3ff00000
 8010650:	3ff2ffff 	.word	0x3ff2ffff
 8010654:	40038000 	.word	0x40038000
 8010658:	3ff80000 	.word	0x3ff80000
 801065c:	bff00000 	.word	0xbff00000
 8010660:	080110a0 	.word	0x080110a0
 8010664:	080110c0 	.word	0x080110c0

08010668 <fabs>:
 8010668:	ec51 0b10 	vmov	r0, r1, d0
 801066c:	4602      	mov	r2, r0
 801066e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010672:	ec43 2b10 	vmov	d0, r2, r3
 8010676:	4770      	bx	lr

08010678 <__ieee754_sqrt>:
 8010678:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801067c:	4a68      	ldr	r2, [pc, #416]	@ (8010820 <__ieee754_sqrt+0x1a8>)
 801067e:	ec55 4b10 	vmov	r4, r5, d0
 8010682:	43aa      	bics	r2, r5
 8010684:	462b      	mov	r3, r5
 8010686:	4621      	mov	r1, r4
 8010688:	d110      	bne.n	80106ac <__ieee754_sqrt+0x34>
 801068a:	4622      	mov	r2, r4
 801068c:	4620      	mov	r0, r4
 801068e:	4629      	mov	r1, r5
 8010690:	f7ef ffd2 	bl	8000638 <__aeabi_dmul>
 8010694:	4602      	mov	r2, r0
 8010696:	460b      	mov	r3, r1
 8010698:	4620      	mov	r0, r4
 801069a:	4629      	mov	r1, r5
 801069c:	f7ef fe16 	bl	80002cc <__adddf3>
 80106a0:	4604      	mov	r4, r0
 80106a2:	460d      	mov	r5, r1
 80106a4:	ec45 4b10 	vmov	d0, r4, r5
 80106a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106ac:	2d00      	cmp	r5, #0
 80106ae:	dc0e      	bgt.n	80106ce <__ieee754_sqrt+0x56>
 80106b0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80106b4:	4322      	orrs	r2, r4
 80106b6:	d0f5      	beq.n	80106a4 <__ieee754_sqrt+0x2c>
 80106b8:	b19d      	cbz	r5, 80106e2 <__ieee754_sqrt+0x6a>
 80106ba:	4622      	mov	r2, r4
 80106bc:	4620      	mov	r0, r4
 80106be:	4629      	mov	r1, r5
 80106c0:	f7ef fe02 	bl	80002c8 <__aeabi_dsub>
 80106c4:	4602      	mov	r2, r0
 80106c6:	460b      	mov	r3, r1
 80106c8:	f7f0 f8e0 	bl	800088c <__aeabi_ddiv>
 80106cc:	e7e8      	b.n	80106a0 <__ieee754_sqrt+0x28>
 80106ce:	152a      	asrs	r2, r5, #20
 80106d0:	d115      	bne.n	80106fe <__ieee754_sqrt+0x86>
 80106d2:	2000      	movs	r0, #0
 80106d4:	e009      	b.n	80106ea <__ieee754_sqrt+0x72>
 80106d6:	0acb      	lsrs	r3, r1, #11
 80106d8:	3a15      	subs	r2, #21
 80106da:	0549      	lsls	r1, r1, #21
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d0fa      	beq.n	80106d6 <__ieee754_sqrt+0x5e>
 80106e0:	e7f7      	b.n	80106d2 <__ieee754_sqrt+0x5a>
 80106e2:	462a      	mov	r2, r5
 80106e4:	e7fa      	b.n	80106dc <__ieee754_sqrt+0x64>
 80106e6:	005b      	lsls	r3, r3, #1
 80106e8:	3001      	adds	r0, #1
 80106ea:	02dc      	lsls	r4, r3, #11
 80106ec:	d5fb      	bpl.n	80106e6 <__ieee754_sqrt+0x6e>
 80106ee:	1e44      	subs	r4, r0, #1
 80106f0:	1b12      	subs	r2, r2, r4
 80106f2:	f1c0 0420 	rsb	r4, r0, #32
 80106f6:	fa21 f404 	lsr.w	r4, r1, r4
 80106fa:	4323      	orrs	r3, r4
 80106fc:	4081      	lsls	r1, r0
 80106fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010702:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8010706:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801070a:	07d2      	lsls	r2, r2, #31
 801070c:	bf5c      	itt	pl
 801070e:	005b      	lslpl	r3, r3, #1
 8010710:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8010714:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010718:	bf58      	it	pl
 801071a:	0049      	lslpl	r1, r1, #1
 801071c:	2600      	movs	r6, #0
 801071e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8010722:	106d      	asrs	r5, r5, #1
 8010724:	0049      	lsls	r1, r1, #1
 8010726:	2016      	movs	r0, #22
 8010728:	4632      	mov	r2, r6
 801072a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801072e:	1917      	adds	r7, r2, r4
 8010730:	429f      	cmp	r7, r3
 8010732:	bfde      	ittt	le
 8010734:	193a      	addle	r2, r7, r4
 8010736:	1bdb      	suble	r3, r3, r7
 8010738:	1936      	addle	r6, r6, r4
 801073a:	0fcf      	lsrs	r7, r1, #31
 801073c:	3801      	subs	r0, #1
 801073e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8010742:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010746:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801074a:	d1f0      	bne.n	801072e <__ieee754_sqrt+0xb6>
 801074c:	4604      	mov	r4, r0
 801074e:	2720      	movs	r7, #32
 8010750:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8010754:	429a      	cmp	r2, r3
 8010756:	eb00 0e0c 	add.w	lr, r0, ip
 801075a:	db02      	blt.n	8010762 <__ieee754_sqrt+0xea>
 801075c:	d113      	bne.n	8010786 <__ieee754_sqrt+0x10e>
 801075e:	458e      	cmp	lr, r1
 8010760:	d811      	bhi.n	8010786 <__ieee754_sqrt+0x10e>
 8010762:	f1be 0f00 	cmp.w	lr, #0
 8010766:	eb0e 000c 	add.w	r0, lr, ip
 801076a:	da42      	bge.n	80107f2 <__ieee754_sqrt+0x17a>
 801076c:	2800      	cmp	r0, #0
 801076e:	db40      	blt.n	80107f2 <__ieee754_sqrt+0x17a>
 8010770:	f102 0801 	add.w	r8, r2, #1
 8010774:	1a9b      	subs	r3, r3, r2
 8010776:	458e      	cmp	lr, r1
 8010778:	bf88      	it	hi
 801077a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801077e:	eba1 010e 	sub.w	r1, r1, lr
 8010782:	4464      	add	r4, ip
 8010784:	4642      	mov	r2, r8
 8010786:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801078a:	3f01      	subs	r7, #1
 801078c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8010790:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010794:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8010798:	d1dc      	bne.n	8010754 <__ieee754_sqrt+0xdc>
 801079a:	4319      	orrs	r1, r3
 801079c:	d01b      	beq.n	80107d6 <__ieee754_sqrt+0x15e>
 801079e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8010824 <__ieee754_sqrt+0x1ac>
 80107a2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8010828 <__ieee754_sqrt+0x1b0>
 80107a6:	e9da 0100 	ldrd	r0, r1, [sl]
 80107aa:	e9db 2300 	ldrd	r2, r3, [fp]
 80107ae:	f7ef fd8b 	bl	80002c8 <__aeabi_dsub>
 80107b2:	e9da 8900 	ldrd	r8, r9, [sl]
 80107b6:	4602      	mov	r2, r0
 80107b8:	460b      	mov	r3, r1
 80107ba:	4640      	mov	r0, r8
 80107bc:	4649      	mov	r1, r9
 80107be:	f7f0 f9b7 	bl	8000b30 <__aeabi_dcmple>
 80107c2:	b140      	cbz	r0, 80107d6 <__ieee754_sqrt+0x15e>
 80107c4:	f1b4 3fff 	cmp.w	r4, #4294967295
 80107c8:	e9da 0100 	ldrd	r0, r1, [sl]
 80107cc:	e9db 2300 	ldrd	r2, r3, [fp]
 80107d0:	d111      	bne.n	80107f6 <__ieee754_sqrt+0x17e>
 80107d2:	3601      	adds	r6, #1
 80107d4:	463c      	mov	r4, r7
 80107d6:	1072      	asrs	r2, r6, #1
 80107d8:	0863      	lsrs	r3, r4, #1
 80107da:	07f1      	lsls	r1, r6, #31
 80107dc:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80107e0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80107e4:	bf48      	it	mi
 80107e6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80107ea:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80107ee:	4618      	mov	r0, r3
 80107f0:	e756      	b.n	80106a0 <__ieee754_sqrt+0x28>
 80107f2:	4690      	mov	r8, r2
 80107f4:	e7be      	b.n	8010774 <__ieee754_sqrt+0xfc>
 80107f6:	f7ef fd69 	bl	80002cc <__adddf3>
 80107fa:	e9da 8900 	ldrd	r8, r9, [sl]
 80107fe:	4602      	mov	r2, r0
 8010800:	460b      	mov	r3, r1
 8010802:	4640      	mov	r0, r8
 8010804:	4649      	mov	r1, r9
 8010806:	f7f0 f989 	bl	8000b1c <__aeabi_dcmplt>
 801080a:	b120      	cbz	r0, 8010816 <__ieee754_sqrt+0x19e>
 801080c:	1ca0      	adds	r0, r4, #2
 801080e:	bf08      	it	eq
 8010810:	3601      	addeq	r6, #1
 8010812:	3402      	adds	r4, #2
 8010814:	e7df      	b.n	80107d6 <__ieee754_sqrt+0x15e>
 8010816:	1c63      	adds	r3, r4, #1
 8010818:	f023 0401 	bic.w	r4, r3, #1
 801081c:	e7db      	b.n	80107d6 <__ieee754_sqrt+0x15e>
 801081e:	bf00      	nop
 8010820:	7ff00000 	.word	0x7ff00000
 8010824:	200002b0 	.word	0x200002b0
 8010828:	200002a8 	.word	0x200002a8
 801082c:	00000000 	.word	0x00000000

08010830 <__ieee754_atan2>:
 8010830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010834:	ec57 6b11 	vmov	r6, r7, d1
 8010838:	4273      	negs	r3, r6
 801083a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 80109b8 <__ieee754_atan2+0x188>
 801083e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 8010842:	4333      	orrs	r3, r6
 8010844:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8010848:	4543      	cmp	r3, r8
 801084a:	ec51 0b10 	vmov	r0, r1, d0
 801084e:	4635      	mov	r5, r6
 8010850:	d809      	bhi.n	8010866 <__ieee754_atan2+0x36>
 8010852:	4244      	negs	r4, r0
 8010854:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010858:	4304      	orrs	r4, r0
 801085a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801085e:	4544      	cmp	r4, r8
 8010860:	468e      	mov	lr, r1
 8010862:	4681      	mov	r9, r0
 8010864:	d907      	bls.n	8010876 <__ieee754_atan2+0x46>
 8010866:	4632      	mov	r2, r6
 8010868:	463b      	mov	r3, r7
 801086a:	f7ef fd2f 	bl	80002cc <__adddf3>
 801086e:	ec41 0b10 	vmov	d0, r0, r1
 8010872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010876:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801087a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801087e:	4334      	orrs	r4, r6
 8010880:	d103      	bne.n	801088a <__ieee754_atan2+0x5a>
 8010882:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010886:	f7ff bd57 	b.w	8010338 <atan>
 801088a:	17bc      	asrs	r4, r7, #30
 801088c:	f004 0402 	and.w	r4, r4, #2
 8010890:	ea53 0909 	orrs.w	r9, r3, r9
 8010894:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8010898:	d107      	bne.n	80108aa <__ieee754_atan2+0x7a>
 801089a:	2c02      	cmp	r4, #2
 801089c:	d05f      	beq.n	801095e <__ieee754_atan2+0x12e>
 801089e:	2c03      	cmp	r4, #3
 80108a0:	d1e5      	bne.n	801086e <__ieee754_atan2+0x3e>
 80108a2:	a141      	add	r1, pc, #260	@ (adr r1, 80109a8 <__ieee754_atan2+0x178>)
 80108a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80108a8:	e7e1      	b.n	801086e <__ieee754_atan2+0x3e>
 80108aa:	4315      	orrs	r5, r2
 80108ac:	d106      	bne.n	80108bc <__ieee754_atan2+0x8c>
 80108ae:	f1be 0f00 	cmp.w	lr, #0
 80108b2:	da5f      	bge.n	8010974 <__ieee754_atan2+0x144>
 80108b4:	a13e      	add	r1, pc, #248	@ (adr r1, 80109b0 <__ieee754_atan2+0x180>)
 80108b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80108ba:	e7d8      	b.n	801086e <__ieee754_atan2+0x3e>
 80108bc:	4542      	cmp	r2, r8
 80108be:	d10f      	bne.n	80108e0 <__ieee754_atan2+0xb0>
 80108c0:	4293      	cmp	r3, r2
 80108c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80108c6:	d107      	bne.n	80108d8 <__ieee754_atan2+0xa8>
 80108c8:	2c02      	cmp	r4, #2
 80108ca:	d84c      	bhi.n	8010966 <__ieee754_atan2+0x136>
 80108cc:	4b34      	ldr	r3, [pc, #208]	@ (80109a0 <__ieee754_atan2+0x170>)
 80108ce:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80108d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80108d6:	e7ca      	b.n	801086e <__ieee754_atan2+0x3e>
 80108d8:	2c02      	cmp	r4, #2
 80108da:	d848      	bhi.n	801096e <__ieee754_atan2+0x13e>
 80108dc:	4b31      	ldr	r3, [pc, #196]	@ (80109a4 <__ieee754_atan2+0x174>)
 80108de:	e7f6      	b.n	80108ce <__ieee754_atan2+0x9e>
 80108e0:	4543      	cmp	r3, r8
 80108e2:	d0e4      	beq.n	80108ae <__ieee754_atan2+0x7e>
 80108e4:	1a9b      	subs	r3, r3, r2
 80108e6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80108ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 80108ee:	da1e      	bge.n	801092e <__ieee754_atan2+0xfe>
 80108f0:	2f00      	cmp	r7, #0
 80108f2:	da01      	bge.n	80108f8 <__ieee754_atan2+0xc8>
 80108f4:	323c      	adds	r2, #60	@ 0x3c
 80108f6:	db1e      	blt.n	8010936 <__ieee754_atan2+0x106>
 80108f8:	4632      	mov	r2, r6
 80108fa:	463b      	mov	r3, r7
 80108fc:	f7ef ffc6 	bl	800088c <__aeabi_ddiv>
 8010900:	ec41 0b10 	vmov	d0, r0, r1
 8010904:	f7ff feb0 	bl	8010668 <fabs>
 8010908:	f7ff fd16 	bl	8010338 <atan>
 801090c:	ec51 0b10 	vmov	r0, r1, d0
 8010910:	2c01      	cmp	r4, #1
 8010912:	d013      	beq.n	801093c <__ieee754_atan2+0x10c>
 8010914:	2c02      	cmp	r4, #2
 8010916:	d015      	beq.n	8010944 <__ieee754_atan2+0x114>
 8010918:	2c00      	cmp	r4, #0
 801091a:	d0a8      	beq.n	801086e <__ieee754_atan2+0x3e>
 801091c:	a318      	add	r3, pc, #96	@ (adr r3, 8010980 <__ieee754_atan2+0x150>)
 801091e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010922:	f7ef fcd1 	bl	80002c8 <__aeabi_dsub>
 8010926:	a318      	add	r3, pc, #96	@ (adr r3, 8010988 <__ieee754_atan2+0x158>)
 8010928:	e9d3 2300 	ldrd	r2, r3, [r3]
 801092c:	e014      	b.n	8010958 <__ieee754_atan2+0x128>
 801092e:	a118      	add	r1, pc, #96	@ (adr r1, 8010990 <__ieee754_atan2+0x160>)
 8010930:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010934:	e7ec      	b.n	8010910 <__ieee754_atan2+0xe0>
 8010936:	2000      	movs	r0, #0
 8010938:	2100      	movs	r1, #0
 801093a:	e7e9      	b.n	8010910 <__ieee754_atan2+0xe0>
 801093c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010940:	4619      	mov	r1, r3
 8010942:	e794      	b.n	801086e <__ieee754_atan2+0x3e>
 8010944:	a30e      	add	r3, pc, #56	@ (adr r3, 8010980 <__ieee754_atan2+0x150>)
 8010946:	e9d3 2300 	ldrd	r2, r3, [r3]
 801094a:	f7ef fcbd 	bl	80002c8 <__aeabi_dsub>
 801094e:	4602      	mov	r2, r0
 8010950:	460b      	mov	r3, r1
 8010952:	a10d      	add	r1, pc, #52	@ (adr r1, 8010988 <__ieee754_atan2+0x158>)
 8010954:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010958:	f7ef fcb6 	bl	80002c8 <__aeabi_dsub>
 801095c:	e787      	b.n	801086e <__ieee754_atan2+0x3e>
 801095e:	a10a      	add	r1, pc, #40	@ (adr r1, 8010988 <__ieee754_atan2+0x158>)
 8010960:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010964:	e783      	b.n	801086e <__ieee754_atan2+0x3e>
 8010966:	a10c      	add	r1, pc, #48	@ (adr r1, 8010998 <__ieee754_atan2+0x168>)
 8010968:	e9d1 0100 	ldrd	r0, r1, [r1]
 801096c:	e77f      	b.n	801086e <__ieee754_atan2+0x3e>
 801096e:	2000      	movs	r0, #0
 8010970:	2100      	movs	r1, #0
 8010972:	e77c      	b.n	801086e <__ieee754_atan2+0x3e>
 8010974:	a106      	add	r1, pc, #24	@ (adr r1, 8010990 <__ieee754_atan2+0x160>)
 8010976:	e9d1 0100 	ldrd	r0, r1, [r1]
 801097a:	e778      	b.n	801086e <__ieee754_atan2+0x3e>
 801097c:	f3af 8000 	nop.w
 8010980:	33145c07 	.word	0x33145c07
 8010984:	3ca1a626 	.word	0x3ca1a626
 8010988:	54442d18 	.word	0x54442d18
 801098c:	400921fb 	.word	0x400921fb
 8010990:	54442d18 	.word	0x54442d18
 8010994:	3ff921fb 	.word	0x3ff921fb
 8010998:	54442d18 	.word	0x54442d18
 801099c:	3fe921fb 	.word	0x3fe921fb
 80109a0:	080110f8 	.word	0x080110f8
 80109a4:	080110e0 	.word	0x080110e0
 80109a8:	54442d18 	.word	0x54442d18
 80109ac:	c00921fb 	.word	0xc00921fb
 80109b0:	54442d18 	.word	0x54442d18
 80109b4:	bff921fb 	.word	0xbff921fb
 80109b8:	7ff00000 	.word	0x7ff00000

080109bc <_init>:
 80109bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109be:	bf00      	nop
 80109c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109c2:	bc08      	pop	{r3}
 80109c4:	469e      	mov	lr, r3
 80109c6:	4770      	bx	lr

080109c8 <_fini>:
 80109c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109ca:	bf00      	nop
 80109cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109ce:	bc08      	pop	{r3}
 80109d0:	469e      	mov	lr, r3
 80109d2:	4770      	bx	lr
