
AVRASM ver. 2.1.30  D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm Wed Jul 29 12:40:20 2015

D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1059): warning: Register r5 already defined by the .DEF directive
D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1060): warning: Register r4 already defined by the .DEF directive
D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1061): warning: Register r7 already defined by the .DEF directive
D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1062): warning: Register r6 already defined by the .DEF directive
D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1063): warning: Register r9 already defined by the .DEF directive
D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1064): warning: Register r8 already defined by the .DEF directive
D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1065): warning: Register r11 already defined by the .DEF directive
D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1066): warning: Register r10 already defined by the .DEF directive
D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1067): warning: Register r13 already defined by the .DEF directive
D:\Проекты от студии\mnsauV3 (07.07.15)\mega16ADC\List\mega16ADC.asm(1068): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega16
                 ;Program type             : Application
                 ;Clock frequency          : 16,000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 256 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1119
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index=R5
                 	.DEF _rx_rd_index=R4
                 	.DEF _rx_counter=R7
                 	.DEF _tx_wr_index=R6
                 	.DEF _tx_rd_index=R9
                 	.DEF _tx_counter=R8
                 	.DEF _adc_temp=R11
                 	.DEF _adc_rd_input=R10
                 	.DEF _adc_wr_input=R13
                 	.DEF _adc_wr_index=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0038 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 00cb 	JMP  _timer2_ovf_isr
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 00df 	JMP  _timer0_ovf_isr
000014 940c 0000 	JMP  0x00
000016 940c 0068 	JMP  _usart_rx_isr
000018 940c 0000 	JMP  0x00
00001a 940c 009a 	JMP  _usart_tx_isr
00001c 940c 00e6 	JMP  _adc_isr
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 
                 __GLOBAL_INI_TBL:
000034 0001      	.DW  0x01
000035 0002      	.DW  0x02
000036 0066      	.DW  __REG_BIT_VARS*2
                 
                 _0xFFFFFFFF:
000037 0000      	.DW  0
                 
                 __RESET:
000038 94f8      	CLI
000039 27ee      	CLR  R30
00003a bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00003b e0f1      	LDI  R31,1
00003c bffb      	OUT  GICR,R31
00003d bfeb      	OUT  GICR,R30
00003e bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
00003f e1f8      	LDI  R31,0x18
000040 bdf1      	OUT  WDTCR,R31
000041 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000042 e08d      	LDI  R24,(14-2)+1
000043 e0a2      	LDI  R26,2
000044 27bb      	CLR  R27
                 __CLEAR_REG:
000045 93ed      	ST   X+,R30
000046 958a      	DEC  R24
000047 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000048 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000049 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00004a e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00004b 93ed      	ST   X+,R30
00004c 9701      	SBIW R24,1
00004d f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00004e e6e8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004f e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000050 9185      	LPM  R24,Z+
000051 9195      	LPM  R25,Z+
000052 9700      	SBIW R24,0
000053 f061      	BREQ __GLOBAL_INI_END
000054 91a5      	LPM  R26,Z+
000055 91b5      	LPM  R27,Z+
000056 9005      	LPM  R0,Z+
000057 9015      	LPM  R1,Z+
000058 01bf      	MOVW R22,R30
000059 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00005a 9005      	LPM  R0,Z+
00005b 920d      	ST   X+,R0
00005c 9701      	SBIW R24,1
00005d f7e1      	BRNE __GLOBAL_INI_LOOP
00005e 01fb      	MOVW R30,R22
00005f cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000060 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000061 bfed      	OUT  SPL,R30
000062 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000063 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000064 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000065 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000066 940c 0268 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 28.07.2015
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;#ifndef RXB8
                 ;#define RXB8 1
                 ;#endif
                 ;
                 ;#ifndef TXB8
                 ;#define TXB8 0
                 ;#endif
                 ;
                 ;#ifndef UPE
                 ;#define UPE 2
                 ;#endif
                 ;
                 ;#ifndef DOR
                 ;#define DOR 3
                 ;#endif
                 ;
                 ;#ifndef FE
                 ;#define FE 4
                 ;#endif
                 ;
                 ;#ifndef UDRE
                 ;#define UDRE 5
                 ;#endif
                 ;
                 ;#ifndef RXC
                 ;#define RXC 7
                 ;#endif
                 ;
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index,rx_rd_index,rx_counter;
                 ;#else
                 ;unsigned int rx_wr_index,rx_rd_index,rx_counter;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 004D {
                 
                 	.CSEG
                 _usart_rx_isr:
000068 93ea      	ST   -Y,R30
000069 93fa      	ST   -Y,R31
00006a b7ef      	IN   R30,SREG
00006b 93ea      	ST   -Y,R30
                 ; 0000 004E char status,data;
                 ; 0000 004F status=UCSRA;
00006c 931a      	ST   -Y,R17
00006d 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
00006e b11b      	IN   R17,11
                 ; 0000 0050 data=UDR;
00006f b10c      	IN   R16,12
                 ; 0000 0051 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000070 2fe1      	MOV  R30,R17
000071 71ec      	ANDI R30,LOW(0x1C)
000072 f489      	BRNE _0x3
                 ; 0000 0052    {
                 ; 0000 0053    rx_buffer[rx_wr_index++]=data;
000073 2de5      	MOV  R30,R5
000074 9453      	INC  R5
000075 e0f0      	LDI  R31,0
000076 5ae0      	SUBI R30,LOW(-_rx_buffer)
000077 4ffe      	SBCI R31,HIGH(-_rx_buffer)
000078 8300      	ST   Z,R16
                 ; 0000 0054 #if RX_BUFFER_SIZE == 256
                 ; 0000 0055    // special case for receiver buffer size=256
                 ; 0000 0056    if (++rx_counter == 0)
                 ; 0000 0057       {
                 ; 0000 0058 #else
                 ; 0000 0059    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
000079 e0e8      	LDI  R30,LOW(8)
00007a 15e5      	CP   R30,R5
00007b f409      	BRNE _0x4
00007c 2455      	CLR  R5
                 ; 0000 005A    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
00007d 9473      	INC  R7
00007e e0e8      	LDI  R30,LOW(8)
00007f 15e7      	CP   R30,R7
000080 f419      	BRNE _0x5
                 ; 0000 005B       {
                 ; 0000 005C       rx_counter=0;
000081 2477      	CLR  R7
                 ; 0000 005D #endif
                 ; 0000 005E       rx_buffer_overflow=1;
000082 9468      	SET
000083 f820      	BLD  R2,0
                 ; 0000 005F       }
                 ; 0000 0060    }
                 _0x5:
                 ; 0000 0061 }
                 _0x3:
000084 9109      	LD   R16,Y+
000085 9119      	LD   R17,Y+
000086 c025      	RJMP _0x4A
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0068 {
                 _getchar:
                 ; 0000 0069 char data;
                 ; 0000 006A while (rx_counter==0);
000087 931a      	ST   -Y,R17
                 ;	data -> R17
                 _0x6:
000088 2077      	TST  R7
000089 f3f1      	BREQ _0x6
                 ; 0000 006B data=rx_buffer[rx_rd_index++];
00008a 2de4      	MOV  R30,R4
00008b 9443      	INC  R4
00008c e0f0      	LDI  R31,0
00008d 5ae0      	SUBI R30,LOW(-_rx_buffer)
00008e 4ffe      	SBCI R31,HIGH(-_rx_buffer)
00008f 8110      	LD   R17,Z
                 ; 0000 006C #if RX_BUFFER_SIZE != 256
                 ; 0000 006D if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
000090 e0e8      	LDI  R30,LOW(8)
000091 15e4      	CP   R30,R4
000092 f409      	BRNE _0x9
000093 2444      	CLR  R4
                 ; 0000 006E #endif
                 ; 0000 006F #asm("cli")
                 _0x9:
000094 94f8      	cli
                 ; 0000 0070 --rx_counter;
000095 947a      	DEC  R7
                 ; 0000 0071 #asm("sei")
000096 9478      	sei
                 ; 0000 0072 return data;
000097 2fe1      	MOV  R30,R17
000098 9119      	LD   R17,Y+
000099 9508      	RET
                 ; 0000 0073 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 128
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index,tx_rd_index,tx_counter;
                 ;#else
                 ;unsigned int tx_wr_index,tx_rd_index,tx_counter;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 0083 {
                 _usart_tx_isr:
00009a 93ea      	ST   -Y,R30
00009b 93fa      	ST   -Y,R31
00009c b7ef      	IN   R30,SREG
00009d 93ea      	ST   -Y,R30
                 ; 0000 0084 if (tx_counter)
00009e 2088      	TST  R8
00009f f061      	BREQ _0xA
                 ; 0000 0085    {
                 ; 0000 0086    --tx_counter;
0000a0 948a      	DEC  R8
                 ; 0000 0087    UDR=tx_buffer[tx_rd_index++];
0000a1 2de9      	MOV  R30,R9
0000a2 9493      	INC  R9
0000a3 e0f0      	LDI  R31,0
0000a4 59e8      	SUBI R30,LOW(-_tx_buffer)
0000a5 4ffe      	SBCI R31,HIGH(-_tx_buffer)
0000a6 81e0      	LD   R30,Z
0000a7 b9ec      	OUT  0xC,R30
                 ; 0000 0088 #if TX_BUFFER_SIZE != 256
                 ; 0000 0089    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
0000a8 e8e0      	LDI  R30,LOW(128)
0000a9 15e9      	CP   R30,R9
0000aa f409      	BRNE _0xB
0000ab 2499      	CLR  R9
                 ; 0000 008A #endif
                 ; 0000 008B    }
                 _0xB:
                 ; 0000 008C }
                 _0xA:
                 _0x4A:
0000ac 91e9      	LD   R30,Y+
0000ad bfef      	OUT  SREG,R30
0000ae 91f9      	LD   R31,Y+
0000af 91e9      	LD   R30,Y+
0000b0 9518      	RETI
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0093 {
                 _putchar:
                 ; 0000 0094 while (tx_counter == TX_BUFFER_SIZE);
                 ;	c -> Y+0
                 _0xC:
0000b1 e8e0      	LDI  R30,LOW(128)
0000b2 15e8      	CP   R30,R8
0000b3 f3e9      	BREQ _0xC
                 ; 0000 0095 #asm("cli")
0000b4 94f8      	cli
                 ; 0000 0096 if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
0000b5 2088      	TST  R8
0000b6 f411      	BRNE _0x10
0000b7 995d      	SBIC 0xB,5
0000b8 c00d      	RJMP _0xF
                 _0x10:
                 ; 0000 0097    {
                 ; 0000 0098    tx_buffer[tx_wr_index++]=c;
0000b9 2de6      	MOV  R30,R6
0000ba 9463      	INC  R6
0000bb e0f0      	LDI  R31,0
0000bc 59e8      	SUBI R30,LOW(-_tx_buffer)
0000bd 4ffe      	SBCI R31,HIGH(-_tx_buffer)
0000be 81a8      	LD   R26,Y
0000bf 83a0      	STD  Z+0,R26
                 ; 0000 0099 #if TX_BUFFER_SIZE != 256
                 ; 0000 009A    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
0000c0 e8e0      	LDI  R30,LOW(128)
0000c1 15e6      	CP   R30,R6
0000c2 f409      	BRNE _0x12
0000c3 2466      	CLR  R6
                 ; 0000 009B #endif
                 ; 0000 009C    ++tx_counter;
                 _0x12:
0000c4 9483      	INC  R8
                 ; 0000 009D    }
                 ; 0000 009E else
0000c5 c002      	RJMP _0x13
                 _0xF:
                 ; 0000 009F    UDR=c;
0000c6 81e8      	LD   R30,Y
0000c7 b9ec      	OUT  0xC,R30
                 ; 0000 00A0 #asm("sei")
                 _0x13:
0000c8 9478      	sei
                 ; 0000 00A1 }
0000c9 9621      	ADIW R28,1
0000ca 9508      	RET
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;#define MIGMIG PORTB.5
                 ;// Timer2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 00AB {
                 _timer2_ovf_isr:
0000cb 93aa      	ST   -Y,R26
0000cc 93ea      	ST   -Y,R30
0000cd b7ef      	IN   R30,SREG
0000ce 93ea      	ST   -Y,R30
                 ; 0000 00AC // Reinitialize Timer2 value
                 ; 0000 00AD TCNT2=0x06;
0000cf e0e6      	LDI  R30,LOW(6)
0000d0 bde4      	OUT  0x24,R30
                 ; 0000 00AE // Place your code here
                 ; 0000 00AF MIGMIG ^= 1;
0000d1 e0a0      	LDI  R26,0
0000d2 99c5      	SBIC 0x18,5
0000d3 e0a1      	LDI  R26,1
0000d4 e0e1      	LDI  R30,LOW(1)
0000d5 27ea      	EOR  R30,R26
0000d6 f411      	BRNE _0x14
0000d7 98c5      	CBI  0x18,5
0000d8 c001      	RJMP _0x15
                 _0x14:
0000d9 9ac5      	SBI  0x18,5
                 _0x15:
                 ; 0000 00B0 }
0000da 91e9      	LD   R30,Y+
0000db bfef      	OUT  SREG,R30
0000dc 91e9      	LD   R30,Y+
0000dd 91a9      	LD   R26,Y+
0000de 9518      	RETI
                 ;
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 00B5 {
                 _timer0_ovf_isr:
0000df 93ea      	ST   -Y,R30
                 ; 0000 00B6 // Reinitialize Timer 0 value
                 ; 0000 00B7 TCNT0=0x5F;
0000e0 e5ef      	LDI  R30,LOW(95)
0000e1 bfe2      	OUT  0x32,R30
                 ; 0000 00B8 TCCR0=0x00;
0000e2 e0e0      	LDI  R30,LOW(0)
0000e3 bfe3      	OUT  0x33,R30
                 ; 0000 00B9 }
0000e4 91e9      	LD   R30,Y+
0000e5 9518      	RETI
                 ;
                 ;#define FIRST_U_ADC_INPUT 5
                 ;#define FIRST_I_ADC_INPUT 1
                 ;#define ZU_ADC_INPUT 4
                 ;#define ZI_ADC_INPUT 0
                 ;#define FREQUENCY_ADC_INPUT 6
                 ;#define ADC_BUF_SIZE 40
                 ;#define ADC_VREF_TYPE 0x00
                 ;
                 ;unsigned char adc_data[8][ADC_BUF_SIZE];
                 ;unsigned long adc_current[8], adc_real[8];
                 ;unsigned char adc_count[8], s_val[8];
                 ;unsigned char adc_temp;
                 ;unsigned char adc_rd_input, adc_wr_input, adc_wr_index, adc_rd_index;
                 ;unsigned char isRising[8] = {0,0,0,0,0,0,0,0}, isUpdate[8] = {0,0,0,0,0,0,0,0};
                 ;unsigned int last_time = 0;
                 ;
                 ;// ADC interrupt service routine
                 ;// with auto input scanning
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 00CE {
                 _adc_isr:
0000e6 920a      	ST   -Y,R0
0000e7 921a      	ST   -Y,R1
0000e8 936a      	ST   -Y,R22
0000e9 937a      	ST   -Y,R23
0000ea 938a      	ST   -Y,R24
0000eb 939a      	ST   -Y,R25
0000ec 93aa      	ST   -Y,R26
0000ed 93ba      	ST   -Y,R27
0000ee 93ea      	ST   -Y,R30
0000ef 93fa      	ST   -Y,R31
0000f0 b7ef      	IN   R30,SREG
0000f1 93ea      	ST   -Y,R30
                 ; 0000 00CF // Read the AD conversion result
                 ; 0000 00D0     adc_temp = ADCW>>2;
0000f2 b1e4      	IN   R30,0x4
0000f3 b1f5      	IN   R31,0x4+1
0000f4 940e 02fb 	CALL __LSRW2
0000f6 2ebe      	MOV  R11,R30
                 ; 0000 00D1 // Select next ADC input
                 ; 0000 00D2     adc_rd_input = adc_wr_input + 1;
0000f7 2ded      	MOV  R30,R13
0000f8 5fef      	SUBI R30,-LOW(1)
0000f9 2eae      	MOV  R10,R30
                 ; 0000 00D3     if(adc_rd_input > 7) adc_rd_input = 0;
0000fa e0e7      	LDI  R30,LOW(7)
0000fb 15ea      	CP   R30,R10
0000fc f408      	BRSH _0x16
0000fd 24aa      	CLR  R10
                 ; 0000 00D4     ADMUX=(ADC_VREF_TYPE & 0xff) | adc_rd_input;
                 _0x16:
0000fe 2dea      	MOV  R30,R10
0000ff b9e7      	OUT  0x7,R30
                 ; 0000 00D5 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00D6     TCNT0=0x5F;
000100 e5ef      	LDI  R30,LOW(95)
000101 bfe2      	OUT  0x32,R30
                 ; 0000 00D7     TCCR0=0x01;
000102 e0e1      	LDI  R30,LOW(1)
000103 bfe3      	OUT  0x33,R30
                 ; 0000 00D8 
                 ; 0000 00D9 adc_data[adc_wr_input][adc_wr_index] = adc_temp;
000104 2ded      	MOV  R30,R13
000105 e2a8      	LDI  R26,LOW(40)
000106 9fea      	MUL  R30,R26
000107 01f0      	MOVW R30,R0
000108 51e8      	SUBI R30,LOW(-_adc_data)
000109 4ffe      	SBCI R31,HIGH(-_adc_data)
00010a 01df      	MOVW R26,R30
00010b 2dec      	MOV  R30,R12
00010c e0f0      	LDI  R31,0
00010d 0fea      	ADD  R30,R26
00010e 1ffb      	ADC  R31,R27
00010f 82b0      	ST   Z,R11
                 ; 0000 00DA 
                 ; 0000 00DB if(adc_temp & 0x80)
000110 feb7      	SBRS R11,7
000111 c037      	RJMP _0x17
                 ; 0000 00DC {
                 ; 0000 00DD   if(!isRising[adc_wr_input])// && 0)  //0000000000
000112 940e 02b5 	CALL SUBOPT_0x0
000114 81e0      	LD   R30,Z
000115 30e0      	CPI  R30,0
000116 f589      	BRNE _0x18
                 ; 0000 00DE   {
                 ; 0000 00DF     //Нарастающий
                 ; 0000 00E0     if(adc_wr_input == FREQUENCY_ADC_INPUT)
000117 e0e6      	LDI  R30,LOW(6)
000118 15ed      	CP   R30,R13
000119 f449      	BRNE _0x19
                 ; 0000 00E1     {
                 ; 0000 00E2         last_time = TCNT1;
00011a b5ec      	IN   R30,0x2C
00011b b5fd      	IN   R31,0x2C+1
00011c 93e0 0389 	STS  _last_time,R30
00011e 93f0 038a 	STS  _last_time+1,R31
                 ; 0000 00E3         TCNT1H=0x00;
000120 e0e0      	LDI  R30,LOW(0)
000121 bded      	OUT  0x2D,R30
                 ; 0000 00E4         TCNT1L=0x00;
000122 bdec      	OUT  0x2C,R30
                 ; 0000 00E5     }
                 ; 0000 00E6     adc_real[adc_wr_input] =  adc_current[adc_wr_input];
                 _0x19:
000123 2ded      	MOV  R30,R13
000124 940e 02ba 	CALL SUBOPT_0x1
000126 0fea      	ADD  R30,R26
000127 1ffb      	ADC  R31,R27
000128 010f      	MOVW R0,R30
000129 940e 02c0 	CALL SUBOPT_0x2
00012b 940e 0345 	CALL __GETD1P
00012d 01d0      	MOVW R26,R0
00012e 940e 034b 	CALL __PUTDP1
                 ; 0000 00E7     adc_current[adc_wr_input] = 0;
000130 940e 02c0 	CALL SUBOPT_0x2
                +
000132 e0e0     +LDI R30 , LOW ( 0x0 )
000133 e0f0     +LDI R31 , HIGH ( 0x0 )
000134 e060     +LDI R22 , BYTE3 ( 0x0 )
000135 e070     +LDI R23 , BYTE4 ( 0x0 )
                 	__GETD1N 0x0
000136 940e 034b 	CALL __PUTDP1
                 ; 0000 00E8     isRising[adc_wr_input] = 1;
000138 940e 02b5 	CALL SUBOPT_0x0
00013a e0a1      	LDI  R26,LOW(1)
00013b 83a0      	STD  Z+0,R26
                 ; 0000 00E9     isUpdate[adc_wr_input] = adc_count[adc_wr_input];
00013c 2dad      	MOV  R26,R13
00013d e0b0      	LDI  R27,0
00013e 57af      	SUBI R26,LOW(-_isUpdate)
00013f 4fbc      	SBCI R27,HIGH(-_isUpdate)
000140 940e 02c9 	CALL SUBOPT_0x3
000142 81e0      	LD   R30,Z
000143 93ec      	ST   X,R30
                 ; 0000 00EA     adc_count[adc_wr_input] = 0;
000144 940e 02c9 	CALL SUBOPT_0x3
000146 e0a0      	LDI  R26,LOW(0)
000147 83a0      	STD  Z+0,R26
                 ; 0000 00EB   }
                 ; 0000 00EC }
                 _0x18:
                 ; 0000 00ED else
000148 c010      	RJMP _0x1A
                 _0x17:
                 ; 0000 00EE {
                 ; 0000 00EF   if(adc_temp < 120) isRising[adc_wr_input] = 0;
000149 e7e8      	LDI  R30,LOW(120)
00014a 16be      	CP   R11,R30
00014b f420      	BRSH _0x1B
00014c 940e 02b5 	CALL SUBOPT_0x0
00014e e0a0      	LDI  R26,LOW(0)
00014f 83a0      	STD  Z+0,R26
                 ; 0000 00F0   adc_temp = 127 - adc_temp;
                 _0x1B:
000150 2deb      	MOV  R30,R11
000151 e0f0      	LDI  R31,0
000152 e7af      	LDI  R26,LOW(127)
000153 e0b0      	LDI  R27,HIGH(127)
000154 940e 0350 	CALL __SWAPW12
000156 1bea      	SUB  R30,R26
000157 0bfb      	SBC  R31,R27
000158 2ebe      	MOV  R11,R30
                 ; 0000 00F1 }
                 _0x1A:
                 ; 0000 00F2 
                 ; 0000 00F3 adc_temp &= 0x7F;
000159 e7ef      	LDI  R30,LOW(127)
00015a 22be      	AND  R11,R30
                 ; 0000 00F4 adc_current[adc_wr_input] += adc_temp * adc_temp;
00015b 2ded      	MOV  R30,R13
00015c e2a8      	LDI  R26,LOW(_adc_current)
00015d e0b3      	LDI  R27,HIGH(_adc_current)
00015e e0f0      	LDI  R31,0
00015f 940e 02f6 	CALL __LSLW2
000161 0fea      	ADD  R30,R26
000162 1ffb      	ADC  R31,R27
000163 93ff      	PUSH R31
000164 93ef      	PUSH R30
000165 01df      	MOVW R26,R30
000166 940e 0345 	CALL __GETD1P
000168 937f      	PUSH R23
000169 936f      	PUSH R22
00016a 93ff      	PUSH R31
00016b 93ef      	PUSH R30
00016c 2dab      	MOV  R26,R11
00016d 27bb      	CLR  R27
00016e 2deb      	MOV  R30,R11
00016f e0f0      	LDI  R31,0
000170 940e 030d 	CALL __MULW12
000172 91af      	POP  R26
000173 91bf      	POP  R27
000174 918f      	POP  R24
000175 919f      	POP  R25
000176 940e 0300 	CALL __CWD1
000178 940e 02ed 	CALL __ADDD12
00017a 91af      	POP  R26
00017b 91bf      	POP  R27
00017c 940e 034b 	CALL __PUTDP1
                 ; 0000 00F5 adc_count[adc_wr_input]++;
00017e 2dad      	MOV  R26,R13
00017f e0b0      	LDI  R27,0
000180 59a8      	SUBI R26,LOW(-_adc_count)
000181 4fbc      	SBCI R27,HIGH(-_adc_count)
000182 91ec      	LD   R30,X
000183 5fef      	SUBI R30,-LOW(1)
000184 93ec      	ST   X,R30
                 ; 0000 00F6 
                 ; 0000 00F7 // Select next ADC input
                 ; 0000 00F8 if (++adc_wr_input > 7)
000185 94d3      	INC  R13
000186 e0e7      	LDI  R30,LOW(7)
000187 15ed      	CP   R30,R13
000188 f480      	BRSH _0x1C
                 ; 0000 00F9 {
                 ; 0000 00FA     adc_wr_input = 0;
000189 24dd      	CLR  R13
                 ; 0000 00FB     if(++adc_wr_index >= ADC_BUF_SIZE) adc_wr_index = 0;
00018a 94c3      	INC  R12
00018b e2e8      	LDI  R30,LOW(40)
00018c 16ce      	CP   R12,R30
00018d f008      	BRLO _0x1D
00018e 24cc      	CLR  R12
                 ; 0000 00FC 	if(adc_wr_index == adc_rd_index)
                 _0x1D:
00018f 91e0 0378 	LDS  R30,_adc_rd_index
000191 15ec      	CP   R30,R12
000192 f431      	BRNE _0x1E
                 ; 0000 00FD 	{
                 ; 0000 00FE 		if(++adc_rd_index >= ADC_BUF_SIZE) adc_rd_index = 0;
000193 940e 02ce 	CALL SUBOPT_0x4
000195 f018      	BRLO _0x1F
000196 e0e0      	LDI  R30,LOW(0)
000197 93e0 0378 	STS  _adc_rd_index,R30
                 ; 0000 00FF 	}
                 _0x1F:
                 ; 0000 0100 }
                 _0x1E:
                 ; 0000 0101 }
                 _0x1C:
000199 91e9      	LD   R30,Y+
00019a bfef      	OUT  SREG,R30
00019b 91f9      	LD   R31,Y+
00019c 91e9      	LD   R30,Y+
00019d 91b9      	LD   R27,Y+
00019e 91a9      	LD   R26,Y+
00019f 9199      	LD   R25,Y+
0001a0 9189      	LD   R24,Y+
0001a1 9179      	LD   R23,Y+
0001a2 9169      	LD   R22,Y+
0001a3 9019      	LD   R1,Y+
0001a4 9009      	LD   R0,Y+
0001a5 9518      	RETI
                 ;
                 ;unsigned char isqrt( unsigned int from)
                 ; 0000 0104 {
                 _isqrt:
                 ; 0000 0105      unsigned int mask = 0x4000, sqr = 0, temp;
                 ; 0000 0106      do
0001a6 940e 0357 	CALL __SAVELOCR6
                 ;	from -> Y+6
                 ;	mask -> R16,R17
                 ;	sqr -> R18,R19
                 ;	temp -> R20,R21
                +
0001a8 e000     +LDI R16 , LOW ( 16384 )
0001a9 e410     +LDI R17 , HIGH ( 16384 )
                 	__GETWRN 16,17,16384
                +
0001aa e020     +LDI R18 , LOW ( 0 )
0001ab e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                 _0x21:
                 ; 0000 0107      {
                 ; 0000 0108          temp = sqr | mask;
0001ac 01f8      	MOVW R30,R16
0001ad 2be2      	OR   R30,R18
0001ae 2bf3      	OR   R31,R19
0001af 01af      	MOVW R20,R30
                 ; 0000 0109          sqr >>= 1;
0001b0 9536      	LSR  R19
0001b1 9527      	ROR  R18
                 ; 0000 010A          if( temp <= from ) {
0001b2 81ee      	LDD  R30,Y+6
0001b3 81ff      	LDD  R31,Y+6+1
0001b4 17e4      	CP   R30,R20
0001b5 07f5      	CPC  R31,R21
0001b6 f030      	BRLO _0x23
                 ; 0000 010B              sqr |= mask;
                +
0001b7 2b20     +OR R18 , R16
0001b8 2b31     +OR R19 , R17
                 	__ORWRR 18,19,16,17
                 ; 0000 010C              from -= temp;
0001b9 1be4      	SUB  R30,R20
0001ba 0bf5      	SBC  R31,R21
0001bb 83ee      	STD  Y+6,R30
0001bc 83ff      	STD  Y+6+1,R31
                 ; 0000 010D          }
                 ; 0000 010E      } while( mask >>= 2 );
                 _0x23:
0001bd 01f8      	MOVW R30,R16
0001be 940e 02fb 	CALL __LSRW2
0001c0 018f      	MOVW R16,R30
0001c1 9730      	SBIW R30,0
0001c2 f749      	BRNE _0x21
                 ; 0000 010F      //округление
                 ; 0000 0110      if( sqr < from ) ++sqr;
0001c3 81ee      	LDD  R30,Y+6
0001c4 81ff      	LDD  R31,Y+6+1
0001c5 172e      	CP   R18,R30
0001c6 073f      	CPC  R19,R31
0001c7 f410      	BRSH _0x24
                +
0001c8 5f2f     +SUBI R18 , LOW ( - 1 )
0001c9 4f3f     +SBCI R19 , HIGH ( - 1 )
                 	__ADDWRN 18,19,1
                 ; 0000 0111      return (unsigned char)sqr;
                 _0x24:
0001ca 2fe2      	MOV  R30,R18
0001cb 940e 035e 	CALL __LOADLOCR6
0001cd 9628      	ADIW R28,8
0001ce 9508      	RET
                 ; 0000 0112 }
                 ;
                 ;inline void main_loop()
                 ; 0000 0115 {
                 _main_loop:
                 ; 0000 0116     char i, j;
                 ; 0000 0117     unsigned int s_tval;
                 ; 0000 0118     for(i=0; i<8; i++)
0001cf 940e 0359 	CALL __SAVELOCR4
                 ;	i -> R17
                 ;	j -> R16
                 ;	s_tval -> R18,R19
0001d1 e010      	LDI  R17,LOW(0)
                 _0x26:
0001d2 3018      	CPI  R17,8
0001d3 f548      	BRSH _0x27
                 ; 0000 0119     {
                 ; 0000 011A         if(isUpdate[i])
0001d4 940e 02d5 	CALL SUBOPT_0x5
0001d6 30e0      	CPI  R30,0
0001d7 f119      	BREQ _0x28
                 ; 0000 011B         {
                 ; 0000 011C             s_tval = adc_real[i]/isUpdate[i];
0001d8 2fe1      	MOV  R30,R17
0001d9 940e 02ba 	CALL SUBOPT_0x1
0001db 0fae      	ADD  R26,R30
0001dc 1fbf      	ADC  R27,R31
0001dd 940e 0345 	CALL __GETD1P
0001df 01df      	MOVW R26,R30
0001e0 01cb      	MOVW R24,R22
0001e1 940e 02d5 	CALL SUBOPT_0x5
0001e3 e0f0      	LDI  R31,0
0001e4 940e 0300 	CALL __CWD1
0001e6 940e 0312 	CALL __DIVD21U
0001e8 019f      	MOVW R18,R30
                 ; 0000 011D             isUpdate[i] = 0;
0001e9 940e 02db 	CALL SUBOPT_0x6
0001eb 57ef      	SUBI R30,LOW(-_isUpdate)
0001ec 4ffc      	SBCI R31,HIGH(-_isUpdate)
0001ed e0a0      	LDI  R26,LOW(0)
0001ee 83a0      	STD  Z+0,R26
                 ; 0000 011E             s_val[i] = isqrt(s_tval);
0001ef 940e 02db 	CALL SUBOPT_0x6
0001f1 59e0      	SUBI R30,LOW(-_s_val)
0001f2 4ffc      	SBCI R31,HIGH(-_s_val)
0001f3 93ff      	PUSH R31
0001f4 93ef      	PUSH R30
0001f5 933a      	ST   -Y,R19
0001f6 932a      	ST   -Y,R18
0001f7 dfae      	RCALL _isqrt
0001f8 91af      	POP  R26
0001f9 91bf      	POP  R27
0001fa 93ec      	ST   X,R30
                 ; 0000 011F         }
                 ; 0000 0120     }
                 _0x28:
0001fb 5f1f      	SUBI R17,-1
0001fc cfd5      	RJMP _0x26
                 _0x27:
                 ; 0000 0121 
                 ; 0000 0122     if(rx_counter)
0001fd 2077      	TST  R7
0001fe f411      	BRNE PC+3
0001ff 940c 0264 	JMP _0x29
                 ; 0000 0123     {
                 ; 0000 0124         switch(getchar())
000201 de85      	RCALL _getchar
                 ; 0000 0125         {
                 ; 0000 0126             case 'U':
000202 35e5      	CPI  R30,LOW(0x55)
000203 f4a1      	BRNE _0x2D
                 ; 0000 0127                 j = FIRST_U_ADC_INPUT + 3;
000204 e008      	LDI  R16,LOW(8)
                 ; 0000 0128                 while(adc_rd_index != adc_wr_index)
                 _0x2E:
000205 91a0 0378 	LDS  R26,_adc_rd_index
000207 16ca      	CP   R12,R26
000208 f071      	BREQ _0x30
                 ; 0000 0129                 {
                 ; 0000 012A                         for(i=FIRST_U_ADC_INPUT; i<j; i++)
000209 e015      	LDI  R17,LOW(5)
                 _0x32:
00020a 1710      	CP   R17,R16
00020b f420      	BRSH _0x33
                 ; 0000 012B                         {
                 ; 0000 012C                             putchar(adc_data[i][adc_rd_index]);
00020c 940e 02de 	CALL SUBOPT_0x7
                 ; 0000 012D                         }
00020e 5f1f      	SUBI R17,-1
00020f cffa      	RJMP _0x32
                 _0x33:
                 ; 0000 012E                     if(++adc_rd_index >= ADC_BUF_SIZE) adc_rd_index = 0;
000210 940e 02ce 	CALL SUBOPT_0x4
000212 f018      	BRLO _0x34
000213 e0e0      	LDI  R30,LOW(0)
000214 93e0 0378 	STS  _adc_rd_index,R30
                 ; 0000 012F                 }
                 _0x34:
000216 cfee      	RJMP _0x2E
                 _0x30:
                 ; 0000 0130             break;
000217 c04c      	RJMP _0x2C
                 ; 0000 0131             case 'I':
                 _0x2D:
000218 34e9      	CPI  R30,LOW(0x49)
000219 f4a1      	BRNE _0x35
                 ; 0000 0132                 j = FIRST_I_ADC_INPUT + 3;
00021a e004      	LDI  R16,LOW(4)
                 ; 0000 0133                 while(adc_rd_index != adc_wr_index)
                 _0x36:
00021b 91a0 0378 	LDS  R26,_adc_rd_index
00021d 16ca      	CP   R12,R26
00021e f071      	BREQ _0x38
                 ; 0000 0134                 {
                 ; 0000 0135                         for(i=FIRST_I_ADC_INPUT; i<j; i++)
00021f e011      	LDI  R17,LOW(1)
                 _0x3A:
000220 1710      	CP   R17,R16
000221 f420      	BRSH _0x3B
                 ; 0000 0136                         {
                 ; 0000 0137                             putchar(adc_data[i][adc_rd_index]);
000222 940e 02de 	CALL SUBOPT_0x7
                 ; 0000 0138                         }
000224 5f1f      	SUBI R17,-1
000225 cffa      	RJMP _0x3A
                 _0x3B:
                 ; 0000 0139                     if(++adc_rd_index >= ADC_BUF_SIZE) adc_rd_index = 0;
000226 940e 02ce 	CALL SUBOPT_0x4
000228 f018      	BRLO _0x3C
000229 e0e0      	LDI  R30,LOW(0)
00022a 93e0 0378 	STS  _adc_rd_index,R30
                 ; 0000 013A                 }
                 _0x3C:
00022c cfee      	RJMP _0x36
                 _0x38:
                 ; 0000 013B             break;
00022d c036      	RJMP _0x2C
                 ; 0000 013C             case 'Z':
                 _0x35:
00022e 35ea      	CPI  R30,LOW(0x5A)
00022f f4f1      	BRNE _0x3D
                 ; 0000 013D                 while(adc_rd_index != adc_wr_index)
                 _0x3E:
000230 91a0 0378 	LDS  R26,_adc_rd_index
000232 16ca      	CP   R12,R26
000233 f0c9      	BREQ _0x40
                 ; 0000 013E                 {
                 ; 0000 013F                     putchar(adc_data[ZU_ADC_INPUT][adc_rd_index]);
                +
000234 e8a8     +LDI R26 , LOW ( _adc_data + ( 160 ) )
000235 e0b2     +LDI R27 , HIGH ( _adc_data + ( 160 ) )
                 	__POINTW2MN _adc_data,160
000236 91e0 0378 	LDS  R30,_adc_rd_index
000238 e0f0      	LDI  R31,0
000239 0fae      	ADD  R26,R30
00023a 1fbf      	ADC  R27,R31
00023b 91ec      	LD   R30,X
00023c 93ea      	ST   -Y,R30
00023d de73      	RCALL _putchar
                 ; 0000 0140                     putchar(adc_data[ZI_ADC_INPUT][adc_rd_index]);
00023e 91e0 0378 	LDS  R30,_adc_rd_index
000240 e0f0      	LDI  R31,0
000241 51e8      	SUBI R30,LOW(-_adc_data)
000242 4ffe      	SBCI R31,HIGH(-_adc_data)
000243 81e0      	LD   R30,Z
000244 93ea      	ST   -Y,R30
000245 de6b      	RCALL _putchar
                 ; 0000 0141 
                 ; 0000 0142                     if(++adc_rd_index >= ADC_BUF_SIZE) adc_rd_index = 0;
000246 940e 02ce 	CALL SUBOPT_0x4
000248 f018      	BRLO _0x41
000249 e0e0      	LDI  R30,LOW(0)
00024a 93e0 0378 	STS  _adc_rd_index,R30
                 ; 0000 0143                 }
                 _0x41:
00024c cfe3      	RJMP _0x3E
                 _0x40:
                 ; 0000 0144             break;
00024d c016      	RJMP _0x2C
                 ; 0000 0145             case 'S':
                 _0x3D:
00024e 35e3      	CPI  R30,LOW(0x53)
00024f f4a1      	BRNE _0x2C
                 ; 0000 0146                 // Период в тиках 250 КГц
                 ; 0000 0147                 putchar(last_time & 0xFF);
000250 91e0 0389 	LDS  R30,_last_time
000252 93ea      	ST   -Y,R30
000253 de5d      	RCALL _putchar
                 ; 0000 0148                 putchar(last_time >> 8);
000254 91e0 038a 	LDS  R30,_last_time+1
000256 93ea      	ST   -Y,R30
000257 de59      	RCALL _putchar
                 ; 0000 0149                 // Среднеквадратичные
                 ; 0000 014A                 for(i=0; i<8; i++)
000258 e010      	LDI  R17,LOW(0)
                 _0x44:
000259 3018      	CPI  R17,8
00025a f448      	BRSH _0x45
                 ; 0000 014B                 {
                 ; 0000 014C                     putchar(s_val[i]);
00025b 940e 02db 	CALL SUBOPT_0x6
00025d 59e0      	SUBI R30,LOW(-_s_val)
00025e 4ffc      	SBCI R31,HIGH(-_s_val)
00025f 81e0      	LD   R30,Z
000260 93ea      	ST   -Y,R30
000261 de4f      	RCALL _putchar
                 ; 0000 014D                 }
000262 5f1f      	SUBI R17,-1
000263 cff5      	RJMP _0x44
                 _0x45:
                 ; 0000 014E             break;
                 ; 0000 014F         }
                 _0x2C:
                 ; 0000 0150     }
                 ; 0000 0151 }
                 _0x29:
000264 940e 0360 	CALL __LOADLOCR4
000266 9624      	ADIW R28,4
000267 9508      	RET
                 ;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0157 {
                 _main:
                 ; 0000 0158 // Declare your local variables here
                 ; 0000 0159 
                 ; 0000 015A // Input/Output Ports initialization
                 ; 0000 015B // Port A initialization
                 ; 0000 015C // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 015D // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 015E PORTA=0x00;
000268 e0e0      	LDI  R30,LOW(0)
000269 bbeb      	OUT  0x1B,R30
                 ; 0000 015F DDRA=0x00;
00026a bbea      	OUT  0x1A,R30
                 ; 0000 0160 
                 ; 0000 0161 // Port B initialization
                 ; 0000 0162 // Func7=In Func6=In Func5=Out Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0163 // State7=T State6=T State5=0 State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0164 PORTB=0x00;
00026b bbe8      	OUT  0x18,R30
                 ; 0000 0165 DDRB=0x20;
00026c e2e0      	LDI  R30,LOW(32)
00026d bbe7      	OUT  0x17,R30
                 ; 0000 0166 
                 ; 0000 0167 // Port C initialization
                 ; 0000 0168 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0169 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 016A PORTC=0x00;
00026e e0e0      	LDI  R30,LOW(0)
00026f bbe5      	OUT  0x15,R30
                 ; 0000 016B DDRC=0x00;
000270 bbe4      	OUT  0x14,R30
                 ; 0000 016C 
                 ; 0000 016D // Port D initialization
                 ; 0000 016E // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 016F // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0170 PORTD=0x00;
000271 bbe2      	OUT  0x12,R30
                 ; 0000 0171 DDRD=0x00;
000272 bbe1      	OUT  0x11,R30
                 ; 0000 0172 
                 ; 0000 0173 // Timer/Counter 0 initialization
                 ; 0000 0174 // Clock source: System Clock
                 ; 0000 0175 // Clock value: 16000,000 kHz
                 ; 0000 0176 // Mode: Normal top=0xFF
                 ; 0000 0177 // OC0 output: Disconnected
                 ; 0000 0178 TCCR0=0x01;
000273 e0e1      	LDI  R30,LOW(1)
000274 bfe3      	OUT  0x33,R30
                 ; 0000 0179 TCNT0=0x5F;
000275 e5ef      	LDI  R30,LOW(95)
000276 bfe2      	OUT  0x32,R30
                 ; 0000 017A OCR0=0x00;
000277 e0e0      	LDI  R30,LOW(0)
000278 bfec      	OUT  0x3C,R30
                 ; 0000 017B 
                 ; 0000 017C // Timer/Counter 1 initialization
                 ; 0000 017D // Clock source: System Clock
                 ; 0000 017E // Clock value: 250,000 kHz
                 ; 0000 017F // Mode: Normal top=0xFFFF
                 ; 0000 0180 // OC1A output: Discon.
                 ; 0000 0181 // OC1B output: Discon.
                 ; 0000 0182 // Noise Canceler: Off
                 ; 0000 0183 // Input Capture on Falling Edge
                 ; 0000 0184 // Timer1 Overflow Interrupt: Off
                 ; 0000 0185 // Input Capture Interrupt: Off
                 ; 0000 0186 // Compare A Match Interrupt: Off
                 ; 0000 0187 // Compare B Match Interrupt: Off
                 ; 0000 0188 TCCR1A=0x00;
000279 bdef      	OUT  0x2F,R30
                 ; 0000 0189 TCCR1B=0x03;
00027a e0e3      	LDI  R30,LOW(3)
00027b bdee      	OUT  0x2E,R30
                 ; 0000 018A TCNT1H=0x00;
00027c e0e0      	LDI  R30,LOW(0)
00027d bded      	OUT  0x2D,R30
                 ; 0000 018B TCNT1L=0x02;
00027e e0e2      	LDI  R30,LOW(2)
00027f bdec      	OUT  0x2C,R30
                 ; 0000 018C ICR1H=0x00;
000280 e0e0      	LDI  R30,LOW(0)
000281 bde7      	OUT  0x27,R30
                 ; 0000 018D ICR1L=0x00;
000282 bde6      	OUT  0x26,R30
                 ; 0000 018E OCR1AH=0x00;
000283 bdeb      	OUT  0x2B,R30
                 ; 0000 018F OCR1AL=0x00;
000284 bdea      	OUT  0x2A,R30
                 ; 0000 0190 OCR1BH=0x00;
000285 bde9      	OUT  0x29,R30
                 ; 0000 0191 OCR1BL=0x00;
000286 bde8      	OUT  0x28,R30
                 ; 0000 0192 
                 ; 0000 0193 // Timer/Counter 2 initialization
                 ; 0000 0194 // Clock source: System Clock
                 ; 0000 0195 // Clock value: 250,000 kHz
                 ; 0000 0196 // Mode: Normal top=0xFF
                 ; 0000 0197 // OC2 output: Disconnected
                 ; 0000 0198 ASSR=0x00;
000287 bde2      	OUT  0x22,R30
                 ; 0000 0199 TCCR2=0x04;
000288 e0e4      	LDI  R30,LOW(4)
000289 bde5      	OUT  0x25,R30
                 ; 0000 019A TCNT2=0x06;
00028a e0e6      	LDI  R30,LOW(6)
00028b bde4      	OUT  0x24,R30
                 ; 0000 019B OCR2=0x00;
00028c e0e0      	LDI  R30,LOW(0)
00028d bde3      	OUT  0x23,R30
                 ; 0000 019C 
                 ; 0000 019D // External Interrupt(s) initialization
                 ; 0000 019E // INT0: Off
                 ; 0000 019F // INT1: Off
                 ; 0000 01A0 // INT2: Off
                 ; 0000 01A1 MCUCR=0x00;
00028e bfe5      	OUT  0x35,R30
                 ; 0000 01A2 MCUCSR=0x00;
00028f bfe4      	OUT  0x34,R30
                 ; 0000 01A3 
                 ; 0000 01A4 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 01A5 TIMSK=0x41;
000290 e4e1      	LDI  R30,LOW(65)
000291 bfe9      	OUT  0x39,R30
                 ; 0000 01A6 
                 ; 0000 01A7 // USART initialization
                 ; 0000 01A8 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 01A9 // USART Receiver: On
                 ; 0000 01AA // USART Transmitter: On
                 ; 0000 01AB // USART Mode: Asynchronous
                 ; 0000 01AC // USART Baud Rate: 115200
                 ; 0000 01AD UCSRA=0x00;
000292 e0e0      	LDI  R30,LOW(0)
000293 b9eb      	OUT  0xB,R30
                 ; 0000 01AE UCSRB=0xD8;
000294 ede8      	LDI  R30,LOW(216)
000295 b9ea      	OUT  0xA,R30
                 ; 0000 01AF UCSRC=0x86;
000296 e8e6      	LDI  R30,LOW(134)
000297 bde0      	OUT  0x20,R30
                 ; 0000 01B0 UBRRH=0x00;
000298 e0e0      	LDI  R30,LOW(0)
000299 bde0      	OUT  0x20,R30
                 ; 0000 01B1 UBRRL=0x08;
00029a e0e8      	LDI  R30,LOW(8)
00029b b9e9      	OUT  0x9,R30
                 ; 0000 01B2 
                 ; 0000 01B3 // Analog Comparator initialization
                 ; 0000 01B4 // Analog Comparator: Off
                 ; 0000 01B5 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 01B6 ACSR=0x80;
00029c e8e0      	LDI  R30,LOW(128)
00029d b9e8      	OUT  0x8,R30
                 ; 0000 01B7 SFIOR=0x00;
00029e e0e0      	LDI  R30,LOW(0)
00029f bfe0      	OUT  0x30,R30
                 ; 0000 01B8 
                 ; 0000 01B9 // ADC initialization
                 ; 0000 01BA // ADC Clock frequency: 250,000 kHz
                 ; 0000 01BB // ADC Voltage Reference: AREF pin
                 ; 0000 01BC // ADC Auto Trigger Source: Timer0 Overflow
                 ; 0000 01BD ADMUX=(ADC_VREF_TYPE & 0xff);
0002a0 b9e7      	OUT  0x7,R30
                 ; 0000 01BE ADCSRA=0xAE;
0002a1 eaee      	LDI  R30,LOW(174)
0002a2 b9e6      	OUT  0x6,R30
                 ; 0000 01BF SFIOR&=0x1F;
0002a3 b7e0      	IN   R30,0x30
0002a4 71ef      	ANDI R30,LOW(0x1F)
0002a5 bfe0      	OUT  0x30,R30
                 ; 0000 01C0 SFIOR|=0x80;
0002a6 b7e0      	IN   R30,0x30
0002a7 68e0      	ORI  R30,0x80
0002a8 bfe0      	OUT  0x30,R30
                 ; 0000 01C1 
                 ; 0000 01C2 // SPI initialization
                 ; 0000 01C3 // SPI disabled
                 ; 0000 01C4 SPCR=0x00;
0002a9 e0e0      	LDI  R30,LOW(0)
0002aa b9ed      	OUT  0xD,R30
                 ; 0000 01C5 
                 ; 0000 01C6 // TWI initialization
                 ; 0000 01C7 // TWI disabled
                 ; 0000 01C8 TWCR=0x00;
0002ab bfe6      	OUT  0x36,R30
                 ; 0000 01C9 
                 ; 0000 01CA // Watchdog Timer initialization
                 ; 0000 01CB // Watchdog Timer Prescaler: OSC/256k
                 ; 0000 01CC #pragma optsize-
                 ; 0000 01CD WDTCR=0x1C;
0002ac e1ec      	LDI  R30,LOW(28)
0002ad bde1      	OUT  0x21,R30
                 ; 0000 01CE WDTCR=0x0C;
0002ae e0ec      	LDI  R30,LOW(12)
0002af bde1      	OUT  0x21,R30
                 ; 0000 01CF #ifdef _OPTIMIZE_SIZE_
                 ; 0000 01D0 #pragma optsize+
                 ; 0000 01D1 #endif
                 ; 0000 01D2 
                 ; 0000 01D3 // Global enable interrupts
                 ; 0000 01D4 #asm("sei")
0002b0 9478      	sei
                 ; 0000 01D5 
                 ; 0000 01D6 while (1)
                 _0x46:
                 ; 0000 01D7       {
                 ; 0000 01D8       #asm("wdr")
0002b1 95a8      	wdr
                 ; 0000 01D9       main_loop();
0002b2 df1c      	RCALL _main_loop
                 ; 0000 01DA       }
0002b3 cffd      	RJMP _0x46
                 ; 0000 01DB }
                 _0x49:
0002b4 cfff      	RJMP _0x49
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
000160           	.BYTE 0x8
                 _tx_buffer:
000168           	.BYTE 0x80
                 _adc_data:
0001e8           	.BYTE 0x140
                 _adc_current:
000328           	.BYTE 0x20
                 _adc_real:
000348           	.BYTE 0x20
                 _adc_count:
000368           	.BYTE 0x8
                 _s_val:
000370           	.BYTE 0x8
                 _adc_rd_index:
000378           	.BYTE 0x1
                 _isRising:
000379           	.BYTE 0x8
                 _isUpdate:
000381           	.BYTE 0x8
                 _last_time:
000389           	.BYTE 0x2
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x0:
0002b5 2ded      	MOV  R30,R13
0002b6 e0f0      	LDI  R31,0
0002b7 58e7      	SUBI R30,LOW(-_isRising)
0002b8 4ffc      	SBCI R31,HIGH(-_isRising)
0002b9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
0002ba e4a8      	LDI  R26,LOW(_adc_real)
0002bb e0b3      	LDI  R27,HIGH(_adc_real)
0002bc e0f0      	LDI  R31,0
0002bd 940e 02f6 	CALL __LSLW2
0002bf 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x2:
0002c0 2ded      	MOV  R30,R13
0002c1 e2a8      	LDI  R26,LOW(_adc_current)
0002c2 e0b3      	LDI  R27,HIGH(_adc_current)
0002c3 e0f0      	LDI  R31,0
0002c4 940e 02f6 	CALL __LSLW2
0002c6 0fae      	ADD  R26,R30
0002c7 1fbf      	ADC  R27,R31
0002c8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
0002c9 2ded      	MOV  R30,R13
0002ca e0f0      	LDI  R31,0
0002cb 59e8      	SUBI R30,LOW(-_adc_count)
0002cc 4ffc      	SBCI R31,HIGH(-_adc_count)
0002cd 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x4:
0002ce 91a0 0378 	LDS  R26,_adc_rd_index
0002d0 5faf      	SUBI R26,-LOW(1)
0002d1 93a0 0378 	STS  _adc_rd_index,R26
0002d3 32a8      	CPI  R26,LOW(0x28)
0002d4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x5:
0002d5 2fe1      	MOV  R30,R17
0002d6 e0f0      	LDI  R31,0
0002d7 57ef      	SUBI R30,LOW(-_isUpdate)
0002d8 4ffc      	SBCI R31,HIGH(-_isUpdate)
0002d9 81e0      	LD   R30,Z
0002da 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0002db 2fe1      	MOV  R30,R17
0002dc e0f0      	LDI  R31,0
0002dd 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x7:
0002de e2a8      	LDI  R26,LOW(40)
0002df 9f1a      	MUL  R17,R26
0002e0 01f0      	MOVW R30,R0
0002e1 51e8      	SUBI R30,LOW(-_adc_data)
0002e2 4ffe      	SBCI R31,HIGH(-_adc_data)
0002e3 01df      	MOVW R26,R30
0002e4 91e0 0378 	LDS  R30,_adc_rd_index
0002e6 e0f0      	LDI  R31,0
0002e7 0fae      	ADD  R26,R30
0002e8 1fbf      	ADC  R27,R31
0002e9 91ec      	LD   R30,X
0002ea 93ea      	ST   -Y,R30
0002eb 940c 00b1 	JMP  _putchar
                 
                 
                 	.CSEG
                 __ADDD12:
0002ed 0fea      	ADD  R30,R26
0002ee 1ffb      	ADC  R31,R27
0002ef 1f68      	ADC  R22,R24
0002f0 1f79      	ADC  R23,R25
0002f1 9508      	RET
                 
                 __ANEGW1:
0002f2 95f1      	NEG  R31
0002f3 95e1      	NEG  R30
0002f4 40f0      	SBCI R31,0
0002f5 9508      	RET
                 
                 __LSLW2:
0002f6 0fee      	LSL  R30
0002f7 1fff      	ROL  R31
0002f8 0fee      	LSL  R30
0002f9 1fff      	ROL  R31
0002fa 9508      	RET
                 
                 __LSRW2:
0002fb 95f6      	LSR  R31
0002fc 95e7      	ROR  R30
0002fd 95f6      	LSR  R31
0002fe 95e7      	ROR  R30
0002ff 9508      	RET
                 
                 __CWD1:
000300 2f6f      	MOV  R22,R31
000301 0f66      	ADD  R22,R22
000302 0b66      	SBC  R22,R22
000303 2f76      	MOV  R23,R22
000304 9508      	RET
                 
                 __MULW12U:
000305 9ffa      	MUL  R31,R26
000306 2df0      	MOV  R31,R0
000307 9feb      	MUL  R30,R27
000308 0df0      	ADD  R31,R0
000309 9fea      	MUL  R30,R26
00030a 2de0      	MOV  R30,R0
00030b 0df1      	ADD  R31,R1
00030c 9508      	RET
                 
                 __MULW12:
00030d d029      	RCALL __CHKSIGNW
00030e dff6      	RCALL __MULW12U
00030f f40e      	BRTC __MULW121
000310 dfe1      	RCALL __ANEGW1
                 __MULW121:
000311 9508      	RET
                 
                 __DIVD21U:
000312 933f      	PUSH R19
000313 934f      	PUSH R20
000314 935f      	PUSH R21
000315 2400      	CLR  R0
000316 2411      	CLR  R1
000317 2744      	CLR  R20
000318 2755      	CLR  R21
000319 e230      	LDI  R19,32
                 __DIVD21U1:
00031a 0faa      	LSL  R26
00031b 1fbb      	ROL  R27
00031c 1f88      	ROL  R24
00031d 1f99      	ROL  R25
00031e 1c00      	ROL  R0
00031f 1c11      	ROL  R1
000320 1f44      	ROL  R20
000321 1f55      	ROL  R21
000322 1a0e      	SUB  R0,R30
000323 0a1f      	SBC  R1,R31
000324 0b46      	SBC  R20,R22
000325 0b57      	SBC  R21,R23
000326 f428      	BRCC __DIVD21U2
000327 0e0e      	ADD  R0,R30
000328 1e1f      	ADC  R1,R31
000329 1f46      	ADC  R20,R22
00032a 1f57      	ADC  R21,R23
00032b c001      	RJMP __DIVD21U3
                 __DIVD21U2:
00032c 60a1      	SBR  R26,1
                 __DIVD21U3:
00032d 953a      	DEC  R19
00032e f759      	BRNE __DIVD21U1
00032f 01fd      	MOVW R30,R26
000330 01bc      	MOVW R22,R24
000331 01d0      	MOVW R26,R0
000332 01ca      	MOVW R24,R20
000333 915f      	POP  R21
000334 914f      	POP  R20
000335 913f      	POP  R19
000336 9508      	RET
                 
                 __CHKSIGNW:
000337 94e8      	CLT
000338 fff7      	SBRS R31,7
000339 c002      	RJMP __CHKSW1
00033a dfb7      	RCALL __ANEGW1
00033b 9468      	SET
                 __CHKSW1:
00033c ffb7      	SBRS R27,7
00033d c006      	RJMP __CHKSW2
00033e 95a0      	COM  R26
00033f 95b0      	COM  R27
000340 9611      	ADIW R26,1
000341 f800      	BLD  R0,0
000342 9403      	INC  R0
000343 fa00      	BST  R0,0
                 __CHKSW2:
000344 9508      	RET
                 
                 __GETD1P:
000345 91ed      	LD   R30,X+
000346 91fd      	LD   R31,X+
000347 916d      	LD   R22,X+
000348 917c      	LD   R23,X
000349 9713      	SBIW R26,3
00034a 9508      	RET
                 
                 __PUTDP1:
00034b 93ed      	ST   X+,R30
00034c 93fd      	ST   X+,R31
00034d 936d      	ST   X+,R22
00034e 937c      	ST   X,R23
00034f 9508      	RET
                 
                 __SWAPW12:
000350 2e1b      	MOV  R1,R27
000351 2fbf      	MOV  R27,R31
000352 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
000353 2e1a      	MOV  R1,R26
000354 2fae      	MOV  R26,R30
000355 2de1      	MOV  R30,R1
000356 9508      	RET
                 
                 __SAVELOCR6:
000357 935a      	ST   -Y,R21
                 __SAVELOCR5:
000358 934a      	ST   -Y,R20
                 __SAVELOCR4:
000359 933a      	ST   -Y,R19
                 __SAVELOCR3:
00035a 932a      	ST   -Y,R18
                 __SAVELOCR2:
00035b 931a      	ST   -Y,R17
00035c 930a      	ST   -Y,R16
00035d 9508      	RET
                 
                 __LOADLOCR6:
00035e 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
00035f 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000360 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000361 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000362 8119      	LDD  R17,Y+1
000363 8108      	LD   R16,Y
000364 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  21 r1 :  12 r2 :   1 r3 :   0 r4 :   4 r5 :   4 r6 :   4 r7 :   6 
r8 :   5 r9 :   4 r10:   4 r11:   9 r12:   8 r13:  13 r14:   0 r15:   0 
r16:  15 r17:  28 r18:  11 r19:  13 r20:  12 r21:  10 r22:  19 r23:  10 
r24:  15 r25:   7 r26:  72 r27:  32 r28:   4 r29:   1 r30: 284 r31:  82 
x  :  17 y  :  73 z  :  21 
Registers used: 32 out of 35 (91.4%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  13 add   :  12 
adiw  :   4 and   :   1 andi  :   2 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   8 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 
brlt  :   0 brmi  :   0 brne  :  21 brpl  :   0 brsh  :   8 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :  41 
cbi   :   1 cbr   :   0 clc   :   0 clh   :   0 cli   :   3 cln   :   0 
clr   :  15 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :  19 cpc   :   2 cpi   :   9 cpse  :   0 dec   :   4 des   :   0 
eor   :   1 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  12 inc   :   9 jmp   :  24 ld    :  38 ldd   :   9 ldi   : 114 
lds   :  10 lpm   :   7 lsl   :   3 lsr   :   3 mov   :  37 movw  :  21 
mul   :   5 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   4 
ori   :   1 out   :  64 pop   :  11 push  :  11 rcall :  12 ret   :  25 
reti  :   4 rjmp  :  22 rol   :   9 ror   :   3 sbc   :   6 sbci  :  17 
sbi   :   1 sbic  :   2 sbis  :   0 sbiw  :   5 sbr   :   1 sbrc  :   0 
sbrs  :   3 sec   :   0 seh   :   0 sei   :   3 sen   :   0 ser   :   0 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  50 std   :   7 sts   :   7 sub   :   3 subi  :  23 swap  :   0 
tst   :   4 wdr   :   1 
Instructions used: 65 out of 116 (56.0%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0006ca   1710     28   1738   16384  10.6%
[.dseg] 0x000060 0x00038b      0    555    555    1119  49.6%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 10 warnings
