// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Wed Mar 10 10:57:16 2021
// Host        : 350D running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_MSBs_selector_1_0_stub.v
// Design      : design_1_MSBs_selector_1_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z045ffg900-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "MSBs_selector,Vivado 2020.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(data_in_a1, data_in_a2, data_in_b1, data_in_b2, 
  data_in_c1, data_in_c2, data_in_d1, data_in_d2, data_in_e1, data_in_e2, data_in_f1, data_in_f2, 
  data_in_g1, data_in_g2, data_in_h1, data_in_h2, data_out_a1, data_out_a2, data_out_b1, 
  data_out_b2, data_out_c1, data_out_c2, data_out_d1, data_out_d2, data_out_e1, data_out_e2, 
  data_out_f1, data_out_f2, data_out_g1, data_out_g2, data_out_h1, data_out_h2)
/* synthesis syn_black_box black_box_pad_pin="data_in_a1[15:0],data_in_a2[15:0],data_in_b1[15:0],data_in_b2[15:0],data_in_c1[15:0],data_in_c2[15:0],data_in_d1[15:0],data_in_d2[15:0],data_in_e1[15:0],data_in_e2[15:0],data_in_f1[15:0],data_in_f2[15:0],data_in_g1[15:0],data_in_g2[15:0],data_in_h1[15:0],data_in_h2[15:0],data_out_a1[13:0],data_out_a2[13:0],data_out_b1[13:0],data_out_b2[13:0],data_out_c1[13:0],data_out_c2[13:0],data_out_d1[13:0],data_out_d2[13:0],data_out_e1[13:0],data_out_e2[13:0],data_out_f1[13:0],data_out_f2[13:0],data_out_g1[13:0],data_out_g2[13:0],data_out_h1[13:0],data_out_h2[13:0]" */;
  input [15:0]data_in_a1;
  input [15:0]data_in_a2;
  input [15:0]data_in_b1;
  input [15:0]data_in_b2;
  input [15:0]data_in_c1;
  input [15:0]data_in_c2;
  input [15:0]data_in_d1;
  input [15:0]data_in_d2;
  input [15:0]data_in_e1;
  input [15:0]data_in_e2;
  input [15:0]data_in_f1;
  input [15:0]data_in_f2;
  input [15:0]data_in_g1;
  input [15:0]data_in_g2;
  input [15:0]data_in_h1;
  input [15:0]data_in_h2;
  output [13:0]data_out_a1;
  output [13:0]data_out_a2;
  output [13:0]data_out_b1;
  output [13:0]data_out_b2;
  output [13:0]data_out_c1;
  output [13:0]data_out_c2;
  output [13:0]data_out_d1;
  output [13:0]data_out_d2;
  output [13:0]data_out_e1;
  output [13:0]data_out_e2;
  output [13:0]data_out_f1;
  output [13:0]data_out_f2;
  output [13:0]data_out_g1;
  output [13:0]data_out_g2;
  output [13:0]data_out_h1;
  output [13:0]data_out_h2;
endmodule
