// Seed: 131968365
module module_0 #(
    parameter id_2 = 32'd36,
    parameter id_3 = 32'd4
);
  logic id_1 = -1;
  parameter id_2 = 1;
  logic _id_3;
  wire [id_3 : id_3  -  id_2] id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  module_0 modCall_1 ();
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire _id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [id_4 : 1] id_14 = ~id_2;
  wire id_15 = id_11, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25;
endmodule
