{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.763989",
   "Default View_TopLeft":"115,-18",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 threadsafe
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port port-id_rst -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port port-id_led -pg 1 -lvl 6 -x 1370 -y 240 -defaultsOSRD
preplace inst riscv_cpu_wrapper_0 -pg 1 -lvl 3 -x 730 -y 260 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 300 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 380 -y 250 -defaultsOSRD
preplace inst data_mem -pg 1 -lvl 5 -x 1250 -y 350 -defaultsOSRD
preplace inst instr_mem -pg 1 -lvl 5 -x 1250 -y 110 -defaultsOSRD
preplace inst ilslice_0 -pg 1 -lvl 4 -x 1020 -y 320 -defaultsOSRD
preplace inst ilslice_1 -pg 1 -lvl 4 -x 1020 -y 200 -defaultsOSRD
preplace netloc clk_1 1 0 1 NJ 310
preplace netloc clk_wiz_0_clk_out1 1 1 4 200 350 550 380 NJ 380 1130
preplace netloc rst_1 1 0 2 20 230 NJ
preplace netloc clk_wiz_0_locked 1 1 1 210 290n
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 1 N 250
preplace netloc riscv_cpu_wrapper_0_dmem_wdata 1 3 2 900J 390 1140
preplace netloc data_mem_douta 1 2 3 560 410 NJ 410 1150
preplace netloc instr_mem_douta 1 2 3 560 140 NJ 140 NJ
preplace netloc riscv_cpu_wrapper_0_dmem_write 1 3 2 910J 400 N
preplace netloc riscv_cpu_wrapper_0_dmem_addr 1 3 1 920J 280n
preplace netloc ilslice_0_Dout 1 4 1 N 320
preplace netloc riscv_cpu_wrapper_0_imem_addr 1 3 1 920J 200n
preplace netloc ilslice_1_Dout 1 4 1 1120 100n
preplace netloc riscv_cpu_wrapper_0_dmem_read 1 3 3 920J 260 1140J 240 NJ
levelinfo -pg 1 0 110 380 730 1020 1250 1370
pagesize -pg 1 -db -bbox -sgen -70 0 1510 460
"
}

