# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Experiment6_v2.srcs/sim_1/new/FSM1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
