Please refer to the instructions in the source code file ram_int_4p.v for learning how to
instantiate and wire this module into the final top level design.