#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul 24 19:11:15 2021
# Process ID: 19715
# Current directory: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_v_demosaic_0_0_synth_1
# Command line: vivado -log design_1_v_demosaic_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_demosaic_0_0.tcl
# Log file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_v_demosaic_0_0_synth_1/design_1_v_demosaic_0_0.vds
# Journal file: /home/ad2039/G00StereoCamera/SCAM/SCAM.runs/design_1_v_demosaic_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_v_demosaic_0_0.tcl -notrace
compile_c: Time (s): cpu = 00:01:10 ; elapsed = 00:01:29 . Memory (MB): peak = 1475.375 ; gain = 0.000 ; free physical = 17085 ; free virtual = 47833
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1496.750 ; gain = 0.000 ; free physical = 14797 ; free virtual = 45546
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_CTRL_s_axi' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_CTRL_s_axi' (1#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_reg_unsigned_short_s' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_reg_unsigned_short_s' (2#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:200]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom' (4#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE' (5#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE.v:200]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE.v:74]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom' (6#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE' (7#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE.v:74]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_linebuf_bkb' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb.v:54]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_linebuf_bkb_ram' (8#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_DebayerG_linebuf_bkb' (9#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb.v:54]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mux_53jbC' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_53jbC.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mux_53jbC' (10#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_53jbC.v:11]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mukbM' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mukbM.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mukbM_DSP48_0' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mukbM.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mukbM_DSP48_0' (11#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mukbM.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mukbM' (12#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mukbM.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mulbW' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mulbW.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mulbW_DSP48_1' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mulbW.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mulbW_DSP48_1' (13#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mulbW.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mulbW' (14#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mulbW.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mumb6' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mumb6.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mumb6_DSP48_2' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mumb6.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mumb6_DSP48_2' (15#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mumb6.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mul_mumb6' (16#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mumb6.v:14]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mac_muncg' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_muncg.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mac_muncg_DSP48_3' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_muncg.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mac_muncg_DSP48_3' (17#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_muncg.v:10]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mac_muncg' (18#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_muncg.v:34]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatRocq' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatRocq.v:54]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatRocq_ram' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatRocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatRocq_ram' (20#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatRocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_DebayerRatBorBatRocq' (21#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatRocq.v:54]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mux_32Aem' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_32Aem.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_v_demosaic_mux_32Aem' (22#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_32Aem.v:11]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_fifo_w8_d1_A' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_fifo_w8_d1_A_shiftReg' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w8_d1_A_shiftReg' (25#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w8_d1_A' (26#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d1_A' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d1_A_shiftReg' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d1_A_shiftReg' (27#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d1_A' (28#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_fifo_w8_d1_A_x' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d1_A_x.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_fifo_w8_d1_A_x_shiftReg' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w8_d1_A_x_shiftReg' (31#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w8_d1_A_x' (32#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d1_A_x.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d1_A_x' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d1_A_x.v:45]
INFO: [Synth 8-638] synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d1_A_x_shiftReg' [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d1_A_x_shiftReg' (33#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d1_A_x.v:11]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0_fifo_w16_d1_A_x' (34#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d1_A_x.v:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_demosaic_0_0' (36#1) [/home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1496.750 ; gain = 0.000 ; free physical = 13392 ; free virtual = 44146
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1496.750 ; gain = 0.000 ; free physical = 13706 ; free virtual = 44459
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2196.852 ; gain = 3.000 ; free physical = 15169 ; free virtual = 46001
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2196.852 ; gain = 700.102 ; free physical = 13501 ; free virtual = 44339
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2196.852 ; gain = 700.102 ; free physical = 13500 ; free virtual = 44338
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2196.852 ; gain = 700.102 ; free physical = 13498 ; free virtual = 44336
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 2196.852 ; gain = 700.102 ; free physical = 12945 ; free virtual = 43798
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 2196.852 ; gain = 700.102 ; free physical = 10971 ; free virtual = 41814
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:02:02 . Memory (MB): peak = 2910.758 ; gain = 1414.008 ; free physical = 12955 ; free virtual = 43824
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:06 . Memory (MB): peak = 2959.789 ; gain = 1463.039 ; free physical = 11409 ; free virtual = 42278
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:02:12 . Memory (MB): peak = 3048.047 ; gain = 1551.297 ; free physical = 10266 ; free virtual = 41138
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:14 . Memory (MB): peak = 3048.047 ; gain = 1551.297 ; free physical = 10492 ; free virtual = 41364
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:14 . Memory (MB): peak = 3048.047 ; gain = 1551.297 ; free physical = 10656 ; free virtual = 41528
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 3048.047 ; gain = 1551.297 ; free physical = 11914 ; free virtual = 42787
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 3048.047 ; gain = 1551.297 ; free physical = 12430 ; free virtual = 43303
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 3048.047 ; gain = 1551.297 ; free physical = 12930 ; free virtual = 43803
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 3048.047 ; gain = 1551.297 ; free physical = 12941 ; free virtual = 43813

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   466|
|2     |DSP_ALU         |    16|
|3     |DSP_A_B_DATA    |    12|
|4     |DSP_A_B_DATA_1  |     4|
|5     |DSP_C_DATA      |    16|
|6     |DSP_MULTIPLIER  |    16|
|7     |DSP_M_DATA      |    16|
|8     |DSP_OUTPUT      |    12|
|9     |DSP_OUTPUT_1    |     4|
|10    |DSP_PREADD      |    16|
|11    |DSP_PREADD_DATA |    16|
|12    |LUT1            |   254|
|13    |LUT2            |  1534|
|14    |LUT3            |   863|
|15    |LUT4            |  1300|
|16    |LUT5            |   946|
|17    |LUT6            |  1844|
|18    |MUXF7           |     2|
|19    |RAMB18E2_1      |     6|
|20    |RAMB18E2_2      |     4|
|21    |RAMB18E2_3      |     6|
|22    |RAMB36E2        |    10|
|23    |RAMB36E2_3      |    10|
|24    |RAMB36E2_4      |     1|
|25    |RAMB36E2_5      |     1|
|26    |SRL16E          |   131|
|27    |FDRE            |  5395|
|28    |FDSE            |   107|
+------+----------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:15 . Memory (MB): peak = 3048.047 ; gain = 1551.297 ; free physical = 12952 ; free virtual = 43824
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:02:21 . Memory (MB): peak = 3080.062 ; gain = 1604.688 ; free physical = 12981 ; free virtual = 43855
