// Seed: 2581965009
module module_0;
  wire id_2;
  wire id_3;
  assign module_1.type_10 = 0;
  tri id_4 = 1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input tri0 id_2
);
  tri id_4 = 1;
  supply1 id_5 = id_4 - 1'b0 == id_4 * 1;
  supply0 id_7 = 1'h0;
  xor primCall (id_0, id_1, id_2, id_4, id_5, id_7, id_8, id_9);
  id_8 :
  assert property (@(1) id_1)
  else id_0 = 1'd0;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
