Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 16 13:41:25 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopUnrollingFactor4P_top_timing_summary_routed.rpt -pb firConvolutionLoopUnrollingFactor4P_top_timing_summary_routed.pb -rpx firConvolutionLoopUnrollingFactor4P_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopUnrollingFactor4P_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.293        0.000                      0                 1166        0.065        0.000                      0                 1166        3.750        0.000                       0                   487  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               2.293        0.000                      0                 1166        0.065        0.000                      0                 1166        3.750        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        2.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 5.724ns (75.756%)  route 1.832ns (24.244%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[11]
                         net (fo=4, routed)           1.830    12.674    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[28]
    SLICE_X113Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.685    14.586    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X113Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[28]/C
                         clock pessimism              0.457    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X113Y58        FDRE (Setup_fdre_C_D)       -0.040    14.967    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[28]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -12.674    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 5.724ns (76.872%)  route 1.722ns (23.128%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[11]
                         net (fo=4, routed)           1.720    12.564    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[28]
    SLICE_X110Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.685    14.586    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X110Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[28]/C
                         clock pessimism              0.457    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X110Y58        FDRE (Setup_fdre_C_D)       -0.105    14.902    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[28]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 5.724ns (76.740%)  route 1.735ns (23.260%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 14.585 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[9]
                         net (fo=4, routed)           1.733    12.577    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[26]
    SLICE_X111Y59        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.684    14.585    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X111Y59        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[26]/C
                         clock pessimism              0.457    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X111Y59        FDRE (Setup_fdre_C_D)       -0.061    14.945    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[26]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.433ns  (logic 5.724ns (77.010%)  route 1.709ns (22.990%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[3]
                         net (fo=4, routed)           1.707    12.551    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[20]
    SLICE_X113Y57        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.685    14.586    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X113Y57        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[20]/C
                         clock pessimism              0.457    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X113Y57        FDRE (Setup_fdre_C_D)       -0.081    14.926    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[20]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.300ns  (logic 5.724ns (78.412%)  route 1.576ns (21.588%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 14.585 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[8]
                         net (fo=4, routed)           1.574    12.418    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[25]
    SLICE_X110Y59        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.684    14.585    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X110Y59        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[25]/C
                         clock pessimism              0.457    15.042    
                         clock uncertainty           -0.035    15.006    
    SLICE_X110Y59        FDRE (Setup_fdre_C_D)       -0.105    14.901    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[25]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.724ns (78.487%)  route 1.569ns (21.513%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[3]
                         net (fo=4, routed)           1.567    12.411    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[20]
    SLICE_X113Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.685    14.586    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X113Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[20]/C
                         clock pessimism              0.457    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X113Y58        FDRE (Setup_fdre_C_D)       -0.062    14.945    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[20]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 5.724ns (78.527%)  route 1.565ns (21.473%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[10]
                         net (fo=4, routed)           1.563    12.407    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[27]
    SLICE_X113Y57        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.685    14.586    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X113Y57        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[27]/C
                         clock pessimism              0.457    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X113Y57        FDRE (Setup_fdre_C_D)       -0.061    14.946    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[27]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -12.407    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 5.724ns (79.876%)  route 1.442ns (20.124%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[13]
                         net (fo=4, routed)           1.440    12.284    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[30]
    SLICE_X110Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.685    14.586    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X110Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[30]/C
                         clock pessimism              0.457    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X110Y58        FDRE (Setup_fdre_C_D)       -0.103    14.904    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[30]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.724ns (80.193%)  route 1.414ns (19.807%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 14.510 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[6]
                         net (fo=4, routed)           1.412    12.256    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[23]
    SLICE_X105Y55        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.609    14.510    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X105Y55        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[23]/C
                         clock pessimism              0.457    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X105Y55        FDRE (Setup_fdre_C_D)       -0.047    14.884    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[23]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.166ns  (logic 5.724ns (79.878%)  route 1.442ns (20.122%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.875     5.118    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.324 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.326    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2_n_108
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    10.844 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/P[9]
                         net (fo=4, routed)           1.440    12.284    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__1[26]
    SLICE_X111Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         1.685    14.586    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[26]/C
                         clock pessimism              0.457    15.043    
                         clock uncertainty           -0.035    15.007    
    SLICE_X111Y58        FDRE (Setup_fdre_C_D)       -0.061    14.946    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_reg_516_reg[26]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  2.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.249ns (56.953%)  route 0.188ns (43.047%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.642     1.508    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X107Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]/Q
                         net (fo=3, routed)           0.188     1.838    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[7]
    SLICE_X110Y50        LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211[7]_i_6/O
                         net (fo=1, routed)           0.000     1.883    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211[7]_i_6_n_2
    SLICE_X110Y50        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.946 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[7]_i_1_n_6
    SLICE_X110Y50        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.909     2.024    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X110Y50        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[7]/C
                         clock pessimism             -0.248     1.776    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105     1.881    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.256ns (54.227%)  route 0.216ns (45.773%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.643     1.509    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X113Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[16]/Q
                         net (fo=3, routed)           0.216     1.867    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[16]
    SLICE_X111Y54        LUT5 (Prop_lut5_I3_O)        0.045     1.912 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546[19]_i_5/O
                         net (fo=1, routed)           0.000     1.912    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546[19]_i_5_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.982 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_fu_373_p2[16]
    SLICE_X111Y54        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.908     2.023    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X111Y54        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[16]/C
                         clock pessimism             -0.248     1.775    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.105     1.880    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.246ns (47.346%)  route 0.274ns (52.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.637     1.504    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X112Y50        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.148     1.652 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[9]/Q
                         net (fo=4, routed)           0.274     1.925    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541[9]
    SLICE_X112Y49        LUT4 (Prop_lut4_I0_O)        0.098     2.023 r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[9]_i_1/O
                         net (fo=1, routed)           0.000     2.023    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[9]_i_1_n_2
    SLICE_X112Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.914     2.029    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X112Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[9]/C
                         clock pessimism             -0.248     1.781    
    SLICE_X112Y49        FDRE (Hold_fdre_C_D)         0.121     1.902    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.292ns (57.470%)  route 0.216ns (42.530%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.643     1.509    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X113Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[16]/Q
                         net (fo=3, routed)           0.216     1.867    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[16]
    SLICE_X111Y54        LUT5 (Prop_lut5_I3_O)        0.045     1.912 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546[19]_i_5/O
                         net (fo=1, routed)           0.000     1.912    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546[19]_i_5_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.018 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.018    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_fu_373_p2[17]
    SLICE_X111Y54        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.908     2.023    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X111Y54        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[17]/C
                         clock pessimism             -0.248     1.775    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.105     1.880    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_reg_193_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.636     1.503    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X107Y52        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473_reg[3]/Q
                         net (fo=2, routed)           0.070     1.713    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_reg_473[3]
    SLICE_X106Y52        LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_reg_193[3]_i_1/O
                         net (fo=1, routed)           0.000     1.758    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_reg_193[3]_i_1_n_2
    SLICE_X106Y52        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_reg_193_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.906     2.021    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X106Y52        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_reg_193_reg[3]/C
                         clock pessimism             -0.506     1.516    
    SLICE_X106Y52        FDRE (Hold_fdre_C_D)         0.092     1.608    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_reg_193_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.252ns (47.553%)  route 0.278ns (52.447%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.643     1.509    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X113Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[10]/Q
                         net (fo=3, routed)           0.278     1.928    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[10]
    SLICE_X110Y51        LUT6 (Prop_lut6_I1_O)        0.045     1.973 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211[11]_i_7/O
                         net (fo=1, routed)           0.000     1.973    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211[11]_i_7_n_2
    SLICE_X110Y51        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.039 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[11]_i_1_n_7
    SLICE_X110Y51        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.909     2.024    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X110Y51        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[10]/C
                         clock pessimism             -0.248     1.776    
    SLICE_X110Y51        FDRE (Hold_fdre_C_D)         0.105     1.881    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.675%)  route 0.304ns (57.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.636     1.503    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X107Y50        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.128     1.631 r  firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541_reg[7]/Q
                         net (fo=4, routed)           0.304     1.934    firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_2_reg_541[7]
    SLICE_X107Y49        LUT4 (Prop_lut4_I0_O)        0.098     2.032 r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[7]_i_1/O
                         net (fo=1, routed)           0.000     2.032    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[7]_i_1_n_2
    SLICE_X107Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.913     2.028    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X107Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]/C
                         clock pessimism             -0.248     1.780    
    SLICE_X107Y49        FDRE (Hold_fdre_C_D)         0.092     1.872    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.272ns (49.923%)  route 0.273ns (50.077%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.637     1.504    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X112Y51        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.164     1.668 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[3]/Q
                         net (fo=3, routed)           0.273     1.940    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521[3]
    SLICE_X110Y49        LUT6 (Prop_lut6_I5_O)        0.045     1.985 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211[3]_i_6/O
                         net (fo=1, routed)           0.000     1.985    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211[3]_i_6_n_2
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.048 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[3]_i_1_n_6
    SLICE_X110Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.914     2.029    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X110Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[3]/C
                         clock pessimism             -0.248     1.781    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.105     1.886    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.355ns (65.353%)  route 0.188ns (34.647%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.642     1.508    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X107Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[7]/Q
                         net (fo=3, routed)           0.188     1.838    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[7]
    SLICE_X110Y50        LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211[7]_i_6/O
                         net (fo=1, routed)           0.000     1.883    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211[7]_i_6_n_2
    SLICE_X110Y50        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[7]_i_1_n_2
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[11]_i_1_n_9
    SLICE_X110Y51        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.909     2.024    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X110Y51        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[8]/C
                         clock pessimism             -0.248     1.776    
    SLICE_X110Y51        FDRE (Hold_fdre_C_D)         0.105     1.881    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_lcssa_reg_211_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.332ns (60.574%)  route 0.216ns (39.426%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.643     1.509    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X113Y49        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202_reg[16]/Q
                         net (fo=3, routed)           0.216     1.867    firConvolutionLoopUnrollingFactor4P_IP/U0/p_pn_2_reg_202[16]
    SLICE_X111Y54        LUT5 (Prop_lut5_I3_O)        0.045     1.912 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546[19]_i_5/O
                         net (fo=1, routed)           0.000     1.912    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546[19]_i_5_n_2
    SLICE_X111Y54        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.058 r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.058    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_fu_373_p2[18]
    SLICE_X111Y54        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=486, routed)         0.908     2.023    firConvolutionLoopUnrollingFactor4P_IP/U0/ap_clk
    SLICE_X111Y54        FDRE                                         r  firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[18]/C
                         clock pessimism             -0.248     1.775    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.105     1.880    firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_2_reg_546_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y23     firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y22     firConvolutionLoopUnrollingFactor4P_IP/U0/tmp_6_1_fu_333_p2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X112Y51   firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X112Y53   firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X112Y53   firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X112Y54   firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X112Y54   firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X112Y54   firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X112Y54   firConvolutionLoopUnrollingFactor4P_IP/U0/accumulator_1_1_reg_521_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_25_25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_26_26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_27_27/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X98Y57    firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X100Y61   firConvolutionLoopUnrollingFactor4P_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg_0_15_14_14/SP/CLK



