
---------- Begin Simulation Statistics ----------
final_tick                                98206379375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    521                       # Simulator instruction rate (inst/s)
host_mem_usage                               26390160                       # Number of bytes of host memory used
host_op_rate                                      536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                130860.93                       # Real time elapsed on the host
host_tick_rate                                 375300                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68233942                       # Number of instructions simulated
sim_ops                                      70105883                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049112                       # Number of seconds simulated
sim_ticks                                 49112144375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.252113                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  317810                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               406136                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4111                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28621                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            418339                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              44586                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           53918                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9332                       # Number of indirect misses.
system.cpu.branchPred.lookups                  717315                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  116213                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5269                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4703706                       # Number of instructions committed
system.cpu.committedOps                       5070749                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.652546                       # CPI: cycles per instruction
system.cpu.discardedOps                         79619                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3391063                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            741244                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           328957                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6885694                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.376996                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3813                       # number of quiesce instructions executed
system.cpu.numCycles                         12476798                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3813                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3731291     73.58%     73.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9712      0.19%     73.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.78% # Class of committed instruction
system.cpu.op_class_0::MemRead                 807006     15.91%     89.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                522740     10.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5070749                       # Class of committed instruction
system.cpu.quiesceCycles                     66102633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5591104                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38432                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1677032                       # Transaction distribution
system.membus.trans_dist::ReadResp            1694749                       # Transaction distribution
system.membus.trans_dist::WriteReq             904024                       # Transaction distribution
system.membus.trans_dist::WriteResp            904024                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3299                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15824                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1575                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1576                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3251                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        43244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        43244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        91494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5085090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5085090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5219828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       926336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       926336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        30868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       516928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       635977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    162721604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    162721604                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164283917                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2603200                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000489                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022117                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2601926     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1274      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2603200                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6689707645                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78090000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            42186796                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15085250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           70002625                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10246615834                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           73291000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1896960                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1896960                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3535325                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3535323                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       233712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       356592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10227712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10412032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3644                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3644                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10864568                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54934                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85045                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3738552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5704632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    163643392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    166592512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        58252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        58252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    172931961                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18341438750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             37.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11911477                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14833905541                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9228507000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4003246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20016230                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3002435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4003246                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31025157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4003246                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3002435                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7005681                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4003246                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20016230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7005681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7005681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38030838                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        58252                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       205708                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1823                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149279                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3002435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7005681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10008115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3002435                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1186102                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4188536                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3002435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10008115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1186102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14196652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1673173                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1673165                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       869376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       869376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        55416                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5021696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1834                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5085090                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1772472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    160694272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        58252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    162721604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3109461                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3109461    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3109461                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7226899020                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9235162000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100204992                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24234096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1964268537                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36029215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40032461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2040330213                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40032461                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40093546                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80126007                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2004300998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     76122760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40032461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2120456220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     53673984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    200933376                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109969408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    190578688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1677312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38105088                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3436544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23588864                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36029215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2962402107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1092886183                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4091317505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1641330897                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2239148980                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3880479878                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36029215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4603733005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3332035163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7971797383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       926336                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       929472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       926336                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       926336                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14474                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           49                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14523                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18861648                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        63854                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18925502                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18861648                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18861648                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18861648                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        63854                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18925502                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    107020288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        58316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         305792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107387396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       211136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1769472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     53673984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55851200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1672192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1677944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3299                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        27648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       838656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             872675                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2179100289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1187405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6226403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2186575181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4299059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36029215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1092886183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4003246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1137217703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4299059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36090300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3271986472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4003246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1187405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6226403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3323792884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     27708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2509549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006383063500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3023226                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             927655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1677950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     872675                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1677950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   872675                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            104782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            104783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            104770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            104775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            104861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            104814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            104773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            104745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            104749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           104810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           104815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           104802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           104788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           104759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           104796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             54509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             54552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            54536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            54538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54536                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54633921740                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8383225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98645852990                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32585.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58835.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2835                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1563571                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  811535                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1677947                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               872675                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1472228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   58578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  63708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 138363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7942                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       174223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.486227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.434483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.086956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5108      2.93%      2.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4136      2.37%      5.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2331      1.34%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3143      1.80%      8.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3334      1.91%     10.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2143      1.23%     11.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2428      1.39%     12.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3387      1.94%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148213     85.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       174223                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     738.267283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1118.324927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1441     63.45%     63.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.09%     63.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.09%     63.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     63.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.22%     63.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.22%     64.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          241     10.61%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     74.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.13%     74.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     74.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          407     17.92%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.09%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      3.39%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.18%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           76      3.35%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     384.269925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.114419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    478.331657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1306     57.51%     57.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            72      3.17%     60.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26      1.14%     61.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.18%     62.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.26%     62.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.22%     62.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.35%     62.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           16      0.70%     63.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.35%     63.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.09%     63.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.18%     64.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     64.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.13%     64.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            5      0.22%     64.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     64.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     64.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     64.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      0.70%     65.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          785     34.57%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107305280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                55851328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107387780                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55851200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2184.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1137.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2186.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1137.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49112191625                       # Total gap between requests
system.mem_ctrls.avgGap                      19254.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    106937152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        58700                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       305408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       212800                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1769472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     53672448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61084.687671001331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2177407510.115465164185                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1195223.722095926059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6218584.097408391535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4332940.512129694223                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36029214.820860691369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1092854907.539353370667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4003246.091206743382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1672192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3299                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        27648                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       838656                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      5264890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  98230590505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    212266220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    197731375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63933552790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  25826663730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 900024409295                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4069566035                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     87748.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58743.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    230473.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41392.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19379676.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    934124.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1073174.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1324728.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         85969437.749996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60003778.799996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3049443562.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1212825096.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     470157968.699900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     850971231.674915                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     334300966.200011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6063672042.375199                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        123.465838                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17153199440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2656710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29304469935                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3813                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10835576.645686                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    41660050.865566                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3813    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        19625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545302250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3813                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     56890325625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41316053750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1441088                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1441088                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1441088                       # number of overall hits
system.cpu.icache.overall_hits::total         1441088                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14474                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14474                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14474                       # number of overall misses
system.cpu.icache.overall_misses::total         14474                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    628602500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    628602500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    628602500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    628602500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1455562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1455562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1455562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1455562                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009944                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009944                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009944                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009944                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43429.770623                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43429.770623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43429.770623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43429.770623                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14474                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14474                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14474                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14474                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    606267375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    606267375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    606267375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    606267375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009944                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009944                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009944                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009944                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41886.650200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41886.650200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41886.650200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41886.650200                       # average overall mshr miss latency
system.cpu.icache.replacements                  14296                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1441088                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1441088                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14474                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14474                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    628602500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    628602500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1455562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1455562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009944                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009944                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43429.770623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43429.770623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    606267375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    606267375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009944                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009944                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41886.650200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41886.650200                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           375.972279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5840402                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14296                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            408.533996                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   375.972279                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.734321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.734321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2925598                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2925598                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1295321                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1295321                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1295321                       # number of overall hits
system.cpu.dcache.overall_hits::total         1295321                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6272                       # number of overall misses
system.cpu.dcache.overall_misses::total          6272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    462162750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    462162750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    462162750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    462162750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1301593                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1301593                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1301593                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1301593                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004819                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004819                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73686.662946                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73686.662946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73686.662946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73686.662946                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3299                       # number of writebacks
system.cpu.dcache.writebacks::total              3299                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1446                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1446                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38507                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38507                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    356727875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    356727875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    356727875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    356727875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     83906625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     83906625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003708                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003708                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003708                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003708                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73917.918566                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73917.918566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73917.918566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73917.918566                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2178.996676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2178.996676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4827                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       811618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          811618                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    251380500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    251380500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       814876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       814876                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77157.918969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77157.918969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3251                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    245919375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    245919375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     83906625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     83906625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003990                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75644.224854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75644.224854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.100544                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.100544                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       483703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         483703                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    210782250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    210782250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       486717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       486717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69934.389516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69934.389516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34648                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34648                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    110808500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110808500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003236                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003236                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70354.603175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70354.603175                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              157327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4827                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.593122                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5211199                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5211199                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98206379375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                98207598125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    521                       # Simulator instruction rate (inst/s)
host_mem_usage                               26390160                       # Number of bytes of host memory used
host_op_rate                                      536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                130862.04                       # Real time elapsed on the host
host_tick_rate                                 375306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68235440                       # Number of instructions simulated
sim_ops                                      70107732                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049113                       # Number of seconds simulated
sim_ticks                                 49113363125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.244400                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  317889                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               406277                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4111                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28637                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            418378                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              44586                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           53918                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9332                       # Number of indirect misses.
system.cpu.branchPred.lookups                  717546                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  116285                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5269                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4705204                       # Number of instructions committed
system.cpu.committedOps                       5072598                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.652116                       # CPI: cycles per instruction
system.cpu.discardedOps                         79662                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3391980                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            741636                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           329102                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6885874                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.377057                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3813                       # number of quiesce instructions executed
system.cpu.numCycles                         12478748                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3813                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3732360     73.58%     73.58% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9712      0.19%     73.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                 807434     15.92%     89.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                523091     10.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5072598                       # Class of committed instruction
system.cpu.quiesceCycles                     66102633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5592874                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1677121                       # Transaction distribution
system.membus.trans_dist::ReadResp            1694841                       # Transaction distribution
system.membus.trans_dist::WriteReq             904024                       # Transaction distribution
system.membus.trans_dist::WriteResp            904024                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3300                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15824                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1575                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1576                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14475                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3252                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        43246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        43246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        91497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5085269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5085269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5220012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       926400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       926400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        30868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       517056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85045                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       636105                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    162727364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    162727364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164289869                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2603291                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000489                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022117                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2602017     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    1274      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2603291                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6689803520                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78090000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            42188546                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15085250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           70008160                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10247115094                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           73296000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1896960                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1896960                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3535503                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3535503                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1218                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        34958                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       233712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       356592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10227712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     10412032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4002                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10864926                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1914                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        54934                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85045                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3738552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5704632                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    163643392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    166592512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        63948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        63948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    172937657                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        18342062750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             37.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11911835                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.19                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14834439541                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         30.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9228687000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4003147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     20015734                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3002360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4003147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     31024387                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4003147                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3002360                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7005507                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4003147                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     20015734                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7005507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7005507                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     38029894                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        63948                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       211404                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2001                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149457                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      3002360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      7005507                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       10007867                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      3002360                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1302049                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4304409                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      3002360                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     10007867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1302049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      14312276                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1673262                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1673255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       869376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       869376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        55416                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5021696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2013                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5085269                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1772472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    160694272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        64012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    162727364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3109550                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3109550    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3109550                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   7226988020                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9235612000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    100204992                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24234096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1964219794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     36028321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40031468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2040279582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40031468                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40092551                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80124018                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2004251262                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     76120871                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40031468                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2120403600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     53673984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    200933376                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109969408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    190578688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1677312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38105088                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3436544                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23588864                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36028321                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2962328595                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1092859063                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4091215979                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1641290168                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2239093416                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3880383583                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36028321                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4603618763                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3331952479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   7971599562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       926400                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       929536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       926400                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       926400                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        14475                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           49                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        14524                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18862483                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        63852                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18926336                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18862483                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18862483                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18862483                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        63852                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18926336                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    107020288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        64204                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         305856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          107393348                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       211200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1769472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     53673984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55851264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1672192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1678037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        27648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       838656                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             872676                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2179046215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1307261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6227552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2186642111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4300255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     36028321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1092859063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4003147                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1137190786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4300255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36089404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3271905277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      4003147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1307261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6227552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3323832896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     27708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2509549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006383063500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2271                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2271                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3023395                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             927655                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1678040                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     872676                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1678040                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   872676                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            104782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            104783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            104770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            104775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            104861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            104824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            104805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            104777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            104765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           104810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           104815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           104802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           104788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           104760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           104796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             54509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             54552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             54550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            54536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            54538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            54524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            54536                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54638160085                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8383680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             98652480085                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32586.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58836.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2835                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1563655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  811535                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1678037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               872676                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1472302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   58736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   58581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  63708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 138363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  20872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7942                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       174232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.478626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.421106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.095324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5109      2.93%      2.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4136      2.37%      5.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2331      1.34%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3144      1.80%      8.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3335      1.91%     10.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2143      1.23%     11.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2428      1.39%     12.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3388      1.94%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148218     85.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       174232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     738.267283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1118.324927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1441     63.45%     63.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.09%     63.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.09%     63.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.09%     63.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            5      0.22%     63.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.22%     64.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          241     10.61%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.04%     74.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.13%     74.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     74.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          407     17.92%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.09%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     93.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      3.39%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.18%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223           76      3.35%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2271                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     384.269925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.114419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    478.331657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1306     57.51%     57.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            72      3.17%     60.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26      1.14%     61.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            4      0.18%     62.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      0.26%     62.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            5      0.22%     62.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.35%     62.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           16      0.70%     63.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.35%     63.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.09%     63.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      0.18%     64.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     64.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.13%     64.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            5      0.22%     64.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.04%     64.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.04%     64.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.04%     64.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           16      0.70%     65.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          785     34.57%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1216-1247            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2271                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              107311104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                55851328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               107393540                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55851264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2184.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1137.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2186.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1137.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49113404625                       # Total gap between requests
system.mem_ctrls.avgGap                      19254.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    106937152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        64460                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       305472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       212800                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1769472                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     53672448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61083.171852121057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2177353477.664130210876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1312473.752529241145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6219732.890670374036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4332832.990043787286                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 36028320.754505448043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1092827788.302676916122                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4003146.750500605442                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1672192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3300                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        27648                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       838656                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      5264890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  98230590505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    218846850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    197777840                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  63933552790                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  25826663730                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 900024409295                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4069566035                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     87748.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58743.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    216680.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41393.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19373803.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    934124.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1073174.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1324728.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         85972891.724996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         60006533.999996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3049612706.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1212825096.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     470195132.399900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     851003194.649915                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     334301653.500011                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6063917209.275199                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        123.467766                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17153199440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2656920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29305478685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7626                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3813                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10835576.645686                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    41660050.865566                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3813    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        19625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545302250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3813                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     56891544375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41316053750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1441573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1441573                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1441573                       # number of overall hits
system.cpu.icache.overall_hits::total         1441573                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14475                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14475                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14475                       # number of overall misses
system.cpu.icache.overall_misses::total         14475                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    628646250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    628646250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    628646250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    628646250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1456048                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1456048                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1456048                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1456048                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009941                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009941                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009941                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009941                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43429.792746                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43429.792746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43429.792746                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43429.792746                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        14475                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14475                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14475                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14475                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    606309375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    606309375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    606309375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    606309375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009941                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009941                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009941                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009941                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41886.658031                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41886.658031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41886.658031                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41886.658031                       # average overall mshr miss latency
system.cpu.icache.replacements                  14296                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1441573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1441573                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14475                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14475                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    628646250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    628646250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1456048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1456048                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009941                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009941                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43429.792746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43429.792746                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14475                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    606309375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    606309375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009941                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009941                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41886.658031                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41886.658031                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           375.972427                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15386716                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1048.284235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   375.972427                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.734321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.734321                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2926571                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2926571                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1296115                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1296115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1296115                       # number of overall hits
system.cpu.dcache.overall_hits::total         1296115                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6273                       # number of overall misses
system.cpu.dcache.overall_misses::total          6273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    462243375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    462243375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    462243375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    462243375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1302388                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1302388                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1302388                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1302388                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004817                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004817                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004817                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004817                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73687.769010                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73687.769010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73687.769010                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73687.769010                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3300                       # number of writebacks
system.cpu.dcache.writebacks::total              3300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1446                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1446                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4827                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4827                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4827                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38507                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38507                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    356806750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    356806750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    356806750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    356806750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     83906625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     83906625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003706                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003706                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003706                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73918.945515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73918.945515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73918.945515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73918.945515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2178.996676                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2178.996676                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4828                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       812061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          812061                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    251461125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    251461125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       815320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       815320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77158.982817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77158.982817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3859                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    245998250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    245998250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     83906625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     83906625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75645.218327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75645.218327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21743.100544                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21743.100544                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       484054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         484054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    210782250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    210782250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       487068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       487068                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69934.389516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69934.389516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1439                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1575                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34648                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34648                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    110808500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110808500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70354.603175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70354.603175                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1303280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5340                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            244.059925                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5214380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5214380                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  98207598125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
