

================================================================
== Vitis HLS Report for 'decoder_Pipeline_decoder_label4'
================================================================
* Date:           Sat Nov  9 22:01:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.556 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decoder_label4  |       28|       28|         1|          1|          1|    28|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_13 = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_70_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_Result_70"   --->   Operation 7 'read' 'p_Result_70_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_68_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_Result_68"   --->   Operation 8 'read' 'p_Result_68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 268435456, i29 %p_Val2_13"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i29 268435456, i29 %p_Val2_s"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i6 27, i6 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond90"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%k = load i6 %j"   --->   Operation 13 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [decoder.cpp:135]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %tmp, void %for.inc102, void %for.end104.exitStub" [decoder.cpp:135]   --->   Operation 17 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_load_6 = load i29 %p_Val2_s"   --->   Operation 18 'load' 'p_Val2_load_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_13_load_1 = load i29 %p_Val2_13"   --->   Operation 19 'load' 'p_Val2_13_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%k_cast = zext i6 %k"   --->   Operation 20 'zext' 'k_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13"   --->   Operation 21 'specloopname' 'specloopname_ln779' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln779 = trunc i6 %k"   --->   Operation 22 'trunc' 'trunc_ln779' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln779 = zext i5 %trunc_ln779"   --->   Operation 23 'zext' 'zext_ln779' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i28, i28 %p_Result_68_read, i28 %zext_ln779"   --->   Operation 24 'bitselect' 'p_Result_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_34 = bitset i29 @_ssdm_op_BitSet.i29.i29.i32.i1, i29 %p_Val2_load_6, i32 %k_cast, i1 %p_Result_s"   --->   Operation 25 'bitset' 'p_Result_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i28, i28 %p_Result_70_read, i28 %zext_ln779"   --->   Operation 26 'bitselect' 'p_Result_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_35 = bitset i29 @_ssdm_op_BitSet.i29.i29.i32.i1, i29 %p_Val2_13_load_1, i32 %k_cast, i1 %p_Result_32"   --->   Operation 27 'bitset' 'p_Result_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.94ns)   --->   "%k_1 = add i6 %k, i6 63" [decoder.cpp:135]   --->   Operation 28 'add' 'k_1' <Predicate = (!tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln135 = store i29 %p_Result_35, i29 %p_Val2_13" [decoder.cpp:135]   --->   Operation 29 'store' 'store_ln135' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln135 = store i29 %p_Result_34, i29 %p_Val2_s" [decoder.cpp:135]   --->   Operation 30 'store' 'store_ln135' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln135 = store i6 %k_1, i6 %j" [decoder.cpp:135]   --->   Operation 31 'store' 'store_ln135' <Predicate = (!tmp)> <Delay = 1.61>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln135 = br void %for.cond90" [decoder.cpp:135]   --->   Operation 32 'br' 'br_ln135' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_load = load i29 %p_Val2_s"   --->   Operation 33 'load' 'p_Val2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_13_load = load i29 %p_Val2_13"   --->   Operation 34 'load' 'p_Val2_13_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %mant2_new_V_1_out, i29 %p_Val2_13_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i29P0A, i29 %mant1_new_V_1_out, i29 %p_Val2_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_Result_68]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Result_70]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mant2_new_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ mant1_new_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011]
p_Val2_s              (alloca           ) [ 011]
p_Val2_13             (alloca           ) [ 011]
p_Result_70_read      (read             ) [ 011]
p_Result_68_read      (read             ) [ 011]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
k                     (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
tmp                   (bitselect        ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
br_ln135              (br               ) [ 000]
p_Val2_load_6         (load             ) [ 000]
p_Val2_13_load_1      (load             ) [ 000]
k_cast                (zext             ) [ 000]
specloopname_ln779    (specloopname     ) [ 000]
trunc_ln779           (trunc            ) [ 000]
zext_ln779            (zext             ) [ 000]
p_Result_s            (bitselect        ) [ 000]
p_Result_34           (bitset           ) [ 000]
p_Result_32           (bitselect        ) [ 000]
p_Result_35           (bitset           ) [ 000]
k_1                   (add              ) [ 000]
store_ln135           (store            ) [ 000]
store_ln135           (store            ) [ 000]
store_ln135           (store            ) [ 000]
br_ln135              (br               ) [ 000]
p_Val2_load           (load             ) [ 000]
p_Val2_13_load        (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_Result_68">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_Result_70">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mant2_new_V_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant2_new_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mant1_new_V_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mant1_new_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i28.i28"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i29.i29.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i29P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_Val2_s_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_Val2_13_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_Result_70_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="28" slack="0"/>
<pin id="58" dir="0" index="1" bw="28" slack="0"/>
<pin id="59" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_70_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_Result_68_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="28" slack="0"/>
<pin id="64" dir="0" index="1" bw="28" slack="0"/>
<pin id="65" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_68_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="29" slack="0"/>
<pin id="71" dir="0" index="2" bw="29" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln0_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="29" slack="0"/>
<pin id="78" dir="0" index="2" bw="29" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="29" slack="0"/>
<pin id="84" dir="0" index="1" bw="29" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="29" slack="0"/>
<pin id="89" dir="0" index="1" bw="29" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="k_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="1"/>
<pin id="99" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Val2_load_6_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="29" slack="1"/>
<pin id="110" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_6/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_Val2_13_load_1_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="29" slack="1"/>
<pin id="113" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_13_load_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln779_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln779_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln779/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Result_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="28" slack="1"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_Result_34_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="29" slack="0"/>
<pin id="135" dir="0" index="1" bw="29" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="0" index="3" bw="1" slack="0"/>
<pin id="138" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_34/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_Result_32_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="28" slack="1"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_Result_35_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="29" slack="0"/>
<pin id="152" dir="0" index="1" bw="29" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_35/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="k_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln135_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="29" slack="0"/>
<pin id="168" dir="0" index="1" bw="29" slack="1"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln135_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="29" slack="0"/>
<pin id="173" dir="0" index="1" bw="29" slack="1"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln135_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="6" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Val2_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="29" slack="1"/>
<pin id="183" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_Val2_13_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="29" slack="1"/>
<pin id="187" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_13_load/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="196" class="1005" name="p_Val2_s_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="29" slack="0"/>
<pin id="198" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_Val2_13_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="29" slack="0"/>
<pin id="206" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="212" class="1005" name="p_Result_70_read_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="28" slack="1"/>
<pin id="214" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_70_read "/>
</bind>
</comp>

<comp id="217" class="1005" name="p_Result_68_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="28" slack="1"/>
<pin id="219" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_68_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="97" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="117"><net_src comp="97" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="97" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="108" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="114" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="126" pin="3"/><net_sink comp="133" pin=3"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="122" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="111" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="114" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="143" pin="3"/><net_sink comp="150" pin=3"/></net>

<net id="164"><net_src comp="97" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="150" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="133" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="160" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="192"><net_src comp="44" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="199"><net_src comp="48" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="207"><net_src comp="52" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="215"><net_src comp="56" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="220"><net_src comp="62" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mant2_new_V_1_out | {2 }
	Port: mant1_new_V_1_out | {2 }
 - Input state : 
	Port: decoder_Pipeline_decoder_label4 : p_Result_68 | {1 }
	Port: decoder_Pipeline_decoder_label4 : p_Result_70 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln135 : 2
		k_cast : 1
		trunc_ln779 : 1
		zext_ln779 : 2
		p_Result_s : 3
		p_Result_34 : 4
		p_Result_32 : 3
		p_Result_35 : 4
		k_1 : 1
		store_ln135 : 5
		store_ln135 : 5
		store_ln135 : 2
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |          k_1_fu_160         |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   read   | p_Result_70_read_read_fu_56 |    0    |    0    |
|          | p_Result_68_read_read_fu_62 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_68    |    0    |    0    |
|          |    write_ln0_write_fu_75    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_100         |    0    |    0    |
| bitselect|      p_Result_s_fu_126      |    0    |    0    |
|          |      p_Result_32_fu_143     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |        k_cast_fu_114        |    0    |    0    |
|          |      zext_ln779_fu_122      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln779_fu_118     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  bitset  |      p_Result_34_fu_133     |    0    |    0    |
|          |      p_Result_35_fu_150     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    14   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        j_reg_189       |    6   |
|p_Result_68_read_reg_217|   28   |
|p_Result_70_read_reg_212|   28   |
|    p_Val2_13_reg_204   |   29   |
|    p_Val2_s_reg_196    |   29   |
+------------------------+--------+
|          Total         |   120  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   120  |    -   |
+-----------+--------+--------+
|   Total   |   120  |   14   |
+-----------+--------+--------+
