Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Dec 30 15:08:59 2023
| Host         : thejoey-Z390-UD running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.959        0.000                      0                  562        0.034        0.000                      0                  562       49.500        0.000                       0                   312  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                36.959        0.000                      0                  562        0.034        0.000                      0                  562       49.500        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       36.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.959ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/p1/IFID_instr_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        12.269ns  (logic 3.967ns (32.333%)  route 8.302ns (67.668%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 105.089 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.721    64.353    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT6 (Prop_lut6_I5_O)        0.124    64.477 r  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          1.492    65.969    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X89Y27         LUT2 (Prop_lut2_I1_O)        0.153    66.122 r  nolabel_line29/p1/IFID_instr_o[30]_i_1/O
                         net (fo=22, routed)          1.736    67.857    nolabel_line29/p1/IFID_instr_o[30]_i_1_n_0
    SLICE_X97Y26         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.606   105.089    nolabel_line29/p1/clk_IBUF_BUFG
    SLICE_X97Y26         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[10]/C
                         clock pessimism              0.394   105.483    
                         clock uncertainty           -0.035   105.448    
    SLICE_X97Y26         FDRE (Setup_fdre_C_R)       -0.632   104.816    nolabel_line29/p1/IFID_instr_o_reg[10]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -67.857    
  -------------------------------------------------------------------
                         slack                                 36.959    

Slack (MET) :             36.959ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/p1/IFID_instr_o_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        12.269ns  (logic 3.967ns (32.333%)  route 8.302ns (67.668%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 105.089 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.721    64.353    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT6 (Prop_lut6_I5_O)        0.124    64.477 r  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          1.492    65.969    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X89Y27         LUT2 (Prop_lut2_I1_O)        0.153    66.122 r  nolabel_line29/p1/IFID_instr_o[30]_i_1/O
                         net (fo=22, routed)          1.736    67.857    nolabel_line29/p1/IFID_instr_o[30]_i_1_n_0
    SLICE_X97Y26         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.606   105.089    nolabel_line29/p1/clk_IBUF_BUFG
    SLICE_X97Y26         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[21]/C
                         clock pessimism              0.394   105.483    
                         clock uncertainty           -0.035   105.448    
    SLICE_X97Y26         FDRE (Setup_fdre_C_R)       -0.632   104.816    nolabel_line29/p1/IFID_instr_o_reg[21]
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -67.857    
  -------------------------------------------------------------------
                         slack                                 36.959    

Slack (MET) :             36.995ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/p1/IFID_instr_o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        12.136ns  (logic 3.967ns (32.689%)  route 8.169ns (67.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 105.087 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.721    64.353    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT6 (Prop_lut6_I5_O)        0.124    64.477 r  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          1.492    65.969    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X89Y27         LUT2 (Prop_lut2_I1_O)        0.153    66.122 r  nolabel_line29/p1/IFID_instr_o[30]_i_1/O
                         net (fo=22, routed)          1.602    67.724    nolabel_line29/p1/IFID_instr_o[30]_i_1_n_0
    SLICE_X96Y25         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.604   105.087    nolabel_line29/p1/clk_IBUF_BUFG
    SLICE_X96Y25         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[9]/C
                         clock pessimism              0.394   105.481    
                         clock uncertainty           -0.035   105.446    
    SLICE_X96Y25         FDRE (Setup_fdre_C_R)       -0.727   104.719    nolabel_line29/p1/IFID_instr_o_reg[9]
  -------------------------------------------------------------------
                         required time                        104.719    
                         arrival time                         -67.724    
  -------------------------------------------------------------------
                         slack                                 36.995    

Slack (MET) :             37.090ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/p1/IFID_instr_o_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        12.136ns  (logic 3.967ns (32.689%)  route 8.169ns (67.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 105.087 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.721    64.353    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT6 (Prop_lut6_I5_O)        0.124    64.477 r  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          1.492    65.969    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X89Y27         LUT2 (Prop_lut2_I1_O)        0.153    66.122 r  nolabel_line29/p1/IFID_instr_o[30]_i_1/O
                         net (fo=22, routed)          1.602    67.724    nolabel_line29/p1/IFID_instr_o[30]_i_1_n_0
    SLICE_X97Y25         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.604   105.087    nolabel_line29/p1/clk_IBUF_BUFG
    SLICE_X97Y25         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[30]/C
                         clock pessimism              0.394   105.481    
                         clock uncertainty           -0.035   105.446    
    SLICE_X97Y25         FDRE (Setup_fdre_C_R)       -0.632   104.814    nolabel_line29/p1/IFID_instr_o_reg[30]
  -------------------------------------------------------------------
                         required time                        104.814    
                         arrival time                         -67.724    
  -------------------------------------------------------------------
                         slack                                 37.090    

Slack (MET) :             37.090ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/p1/IFID_instr_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        12.136ns  (logic 3.967ns (32.689%)  route 8.169ns (67.312%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 105.087 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.721    64.353    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT6 (Prop_lut6_I5_O)        0.124    64.477 r  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          1.492    65.969    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X89Y27         LUT2 (Prop_lut2_I1_O)        0.153    66.122 r  nolabel_line29/p1/IFID_instr_o[30]_i_1/O
                         net (fo=22, routed)          1.602    67.724    nolabel_line29/p1/IFID_instr_o[30]_i_1_n_0
    SLICE_X97Y25         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.604   105.087    nolabel_line29/p1/clk_IBUF_BUFG
    SLICE_X97Y25         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[5]/C
                         clock pessimism              0.394   105.481    
                         clock uncertainty           -0.035   105.446    
    SLICE_X97Y25         FDRE (Setup_fdre_C_R)       -0.632   104.814    nolabel_line29/p1/IFID_instr_o_reg[5]
  -------------------------------------------------------------------
                         required time                        104.814    
                         arrival time                         -67.724    
  -------------------------------------------------------------------
                         slack                                 37.090    

Slack (MET) :             37.156ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/p1/IFID_instr_o_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        11.976ns  (logic 3.967ns (33.126%)  route 8.009ns (66.875%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 105.087 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.721    64.353    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT6 (Prop_lut6_I5_O)        0.124    64.477 r  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          1.492    65.969    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X89Y27         LUT2 (Prop_lut2_I1_O)        0.153    66.122 r  nolabel_line29/p1/IFID_instr_o[30]_i_1/O
                         net (fo=22, routed)          1.442    67.564    nolabel_line29/p1/IFID_instr_o[30]_i_1_n_0
    SLICE_X96Y24         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.604   105.087    nolabel_line29/p1/clk_IBUF_BUFG
    SLICE_X96Y24         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[15]/C
                         clock pessimism              0.394   105.481    
                         clock uncertainty           -0.035   105.446    
    SLICE_X96Y24         FDRE (Setup_fdre_C_R)       -0.727   104.719    nolabel_line29/p1/IFID_instr_o_reg[15]
  -------------------------------------------------------------------
                         required time                        104.719    
                         arrival time                         -67.563    
  -------------------------------------------------------------------
                         slack                                 37.156    

Slack (MET) :             37.156ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/p1/IFID_instr_o_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        11.976ns  (logic 3.967ns (33.126%)  route 8.009ns (66.875%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 105.087 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.721    64.353    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT6 (Prop_lut6_I5_O)        0.124    64.477 r  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          1.492    65.969    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X89Y27         LUT2 (Prop_lut2_I1_O)        0.153    66.122 r  nolabel_line29/p1/IFID_instr_o[30]_i_1/O
                         net (fo=22, routed)          1.442    67.564    nolabel_line29/p1/IFID_instr_o[30]_i_1_n_0
    SLICE_X96Y24         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.604   105.087    nolabel_line29/p1/clk_IBUF_BUFG
    SLICE_X96Y24         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[16]/C
                         clock pessimism              0.394   105.481    
                         clock uncertainty           -0.035   105.446    
    SLICE_X96Y24         FDRE (Setup_fdre_C_R)       -0.727   104.719    nolabel_line29/p1/IFID_instr_o_reg[16]
  -------------------------------------------------------------------
                         required time                        104.719    
                         arrival time                         -67.563    
  -------------------------------------------------------------------
                         slack                                 37.156    

Slack (MET) :             37.226ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/PC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        12.702ns  (logic 5.630ns (44.323%)  route 7.072ns (55.677%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.731    64.363    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.487 f  nolabel_line29/p1/PC0_carry_i_9/O
                         net (fo=39, routed)          1.405    65.892    nolabel_line29/p1/PC0_carry_i_9_n_0
    SLICE_X93Y25         LUT6 (Prop_lut6_I5_O)        0.124    66.016 r  nolabel_line29/p1/PC0_carry_i_3/O
                         net (fo=2, routed)           0.582    66.598    nolabel_line29/p1/p_1_in[1]
    SLICE_X93Y26         LUT6 (Prop_lut6_I0_O)        0.124    66.722 r  nolabel_line29/p1/PC0_carry_i_7/O
                         net (fo=1, routed)           0.000    66.722    nolabel_line29/p1_n_151
    SLICE_X93Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.272 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.272    nolabel_line29/PC0_carry_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.386 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.386    nolabel_line29/PC0_carry__0_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.500 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    67.500    nolabel_line29/PC0_carry__1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.614 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    67.614    nolabel_line29/PC0_carry__2_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.728 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    67.728    nolabel_line29/PC0_carry__3_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.842 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    67.842    nolabel_line29/PC0_carry__4_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.956 r  nolabel_line29/PC0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    67.956    nolabel_line29/PC0_carry__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    68.290 r  nolabel_line29/PC0_carry__6/O[1]
                         net (fo=1, routed)           0.000    68.290    nolabel_line29/PC00_in[29]
    SLICE_X93Y33         FDRE                                         r  nolabel_line29/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.612   105.095    nolabel_line29/clk_IBUF_BUFG
    SLICE_X93Y33         FDRE                                         r  nolabel_line29/PC_reg[29]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X93Y33         FDRE (Setup_fdre_C_D)        0.062   105.516    nolabel_line29/PC_reg[29]
  -------------------------------------------------------------------
                         required time                        105.516    
                         arrival time                         -68.290    
  -------------------------------------------------------------------
                         slack                                 37.226    

Slack (MET) :             37.226ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/p1/IFID_instr_o_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        11.907ns  (logic 3.967ns (33.317%)  route 7.940ns (66.683%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 105.089 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.721    64.353    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT6 (Prop_lut6_I5_O)        0.124    64.477 r  nolabel_line29/p1/IFID_instr_o[30]_i_4/O
                         net (fo=52, routed)          1.492    65.969    nolabel_line29/p1/IFID_instr_o_reg[5]_0
    SLICE_X89Y27         LUT2 (Prop_lut2_I1_O)        0.153    66.122 r  nolabel_line29/p1/IFID_instr_o[30]_i_1/O
                         net (fo=22, routed)          1.373    67.495    nolabel_line29/p1/IFID_instr_o[30]_i_1_n_0
    SLICE_X94Y23         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.606   105.089    nolabel_line29/p1/clk_IBUF_BUFG
    SLICE_X94Y23         FDRE                                         r  nolabel_line29/p1/IFID_instr_o_reg[1]/C
                         clock pessimism              0.394   105.483    
                         clock uncertainty           -0.035   105.448    
    SLICE_X94Y23         FDRE (Setup_fdre_C_R)       -0.727   104.721    nolabel_line29/p1/IFID_instr_o_reg[1]
  -------------------------------------------------------------------
                         required time                        104.721    
                         arrival time                         -67.495    
  -------------------------------------------------------------------
                         slack                                 37.226    

Slack (MET) :             37.247ns  (required time - arrival time)
  Source:                 nolabel_line29/rf1/regs_reg_2/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk rise@100.000ns - clk fall@50.000ns)
  Data Path Delay:        12.681ns  (logic 5.609ns (44.231%)  route 7.072ns (55.769%))
  Logic Levels:           18  (CARRY4=12 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 105.095 - 100.000 ) 
    Source Clock Delay      (SCD):    5.588ns = ( 55.588 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       50.000    50.000 f  
    Y9                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    51.490 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171    53.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    53.762 f  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.825    55.588    nolabel_line29/rf1/regs_reg_1_9
    RAMB18_X4Y11         RAMB18E1                                     r  nolabel_line29/rf1/regs_reg_2/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454    58.042 r  nolabel_line29/rf1/regs_reg_2/DOADO[0]
                         net (fo=9, routed)           2.094    60.136    nolabel_line29/rf1/read_data1_signed[0]
    SLICE_X90Y29         LUT4 (Prop_lut4_I2_O)        0.124    60.260 r  nolabel_line29/rf1/pc_src4_carry_i_8/O
                         net (fo=1, routed)           0.000    60.260    nolabel_line29/rf1_n_103
    SLICE_X90Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    60.773 r  nolabel_line29/pc_src4_carry/CO[3]
                         net (fo=1, routed)           0.000    60.773    nolabel_line29/pc_src4_carry_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.890 r  nolabel_line29/pc_src4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    60.890    nolabel_line29/pc_src4_carry__0_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.007 r  nolabel_line29/pc_src4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    61.007    nolabel_line29/pc_src4_carry__1_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.124 r  nolabel_line29/pc_src4_carry__2/CO[3]
                         net (fo=1, routed)           1.607    62.731    nolabel_line29/p1/CO[0]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.124    62.855 r  nolabel_line29/p1/IFID_instr_o[30]_i_12/O
                         net (fo=1, routed)           0.653    63.508    nolabel_line29/p1/IFID_instr_o[30]_i_12_n_0
    SLICE_X89Y27         LUT6 (Prop_lut6_I2_O)        0.124    63.632 r  nolabel_line29/p1/IFID_instr_o[30]_i_10/O
                         net (fo=2, routed)           0.731    64.363    nolabel_line29/p1/IFID_instr_o[30]_i_10_n_0
    SLICE_X96Y28         LUT2 (Prop_lut2_I1_O)        0.124    64.487 f  nolabel_line29/p1/PC0_carry_i_9/O
                         net (fo=39, routed)          1.405    65.892    nolabel_line29/p1/PC0_carry_i_9_n_0
    SLICE_X93Y25         LUT6 (Prop_lut6_I5_O)        0.124    66.016 r  nolabel_line29/p1/PC0_carry_i_3/O
                         net (fo=2, routed)           0.582    66.598    nolabel_line29/p1/p_1_in[1]
    SLICE_X93Y26         LUT6 (Prop_lut6_I0_O)        0.124    66.722 r  nolabel_line29/p1/PC0_carry_i_7/O
                         net (fo=1, routed)           0.000    66.722    nolabel_line29/p1_n_151
    SLICE_X93Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.272 r  nolabel_line29/PC0_carry/CO[3]
                         net (fo=1, routed)           0.000    67.272    nolabel_line29/PC0_carry_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.386 r  nolabel_line29/PC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    67.386    nolabel_line29/PC0_carry__0_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.500 r  nolabel_line29/PC0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    67.500    nolabel_line29/PC0_carry__1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.614 r  nolabel_line29/PC0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    67.614    nolabel_line29/PC0_carry__2_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.728 r  nolabel_line29/PC0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    67.728    nolabel_line29/PC0_carry__3_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.842 r  nolabel_line29/PC0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    67.842    nolabel_line29/PC0_carry__4_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.956 r  nolabel_line29/PC0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    67.956    nolabel_line29/PC0_carry__5_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    68.269 r  nolabel_line29/PC0_carry__6/O[3]
                         net (fo=1, routed)           0.000    68.269    nolabel_line29/PC00_in[31]
    SLICE_X93Y33         FDRE                                         r  nolabel_line29/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.612   105.095    nolabel_line29/clk_IBUF_BUFG
    SLICE_X93Y33         FDRE                                         r  nolabel_line29/PC_reg[31]/C
                         clock pessimism              0.394   105.489    
                         clock uncertainty           -0.035   105.454    
    SLICE_X93Y33         FDRE (Setup_fdre_C_D)        0.062   105.516    nolabel_line29/PC_reg[31]
  -------------------------------------------------------------------
                         required time                        105.516    
                         arrival time                         -68.269    
  -------------------------------------------------------------------
                         slack                                 37.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.603     1.550    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X91Y31         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[6]/Q
                         net (fo=1, routed)           0.106     1.797    nolabel_line29/dm1/memory_reg_1[6]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.608    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.763    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.603     1.550    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X91Y31         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[12]/Q
                         net (fo=1, routed)           0.108     1.799    nolabel_line29/dm1/memory_reg_1[12]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.608    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     1.763    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.606     1.553    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X91Y35         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[25]/Q
                         net (fo=1, routed)           0.106     1.800    nolabel_line29/dm1/memory_reg_1[25]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.608    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     1.763    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.605     1.552    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X91Y33         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y33         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[5]/Q
                         net (fo=1, routed)           0.108     1.801    nolabel_line29/dm1/memory_reg_1[5]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.608    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.763    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.602     1.549    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X90Y30         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.164     1.713 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[2]/Q
                         net (fo=1, routed)           0.107     1.820    nolabel_line29/dm1/memory_reg_1[2]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.608    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.763    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.052%)  route 0.202ns (58.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.581     1.528    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X89Y31         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[20]/Q
                         net (fo=1, routed)           0.202     1.871    nolabel_line29/dm1/memory_reg_1[20]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.480     1.628    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.783    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.429%)  route 0.163ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.604     1.551    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X91Y32         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[24]/Q
                         net (fo=1, routed)           0.163     1.855    nolabel_line29/dm1/memory_reg_1[24]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.608    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155     1.763    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.596%)  route 0.206ns (59.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.581     1.528    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X89Y31         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[26]/Q
                         net (fo=1, routed)           0.206     1.875    nolabel_line29/dm1/memory_reg_1[26]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.480     1.628    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.783    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.125%)  route 0.165ns (53.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.606     1.553    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X91Y35         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y35         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[29]/Q
                         net (fo=1, routed)           0.165     1.859    nolabel_line29/dm1/memory_reg_1[29]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.608    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.155     1.763    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line29/p3/EXMEM_alu_in2_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nolabel_line29/dm1/memory_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.625%)  route 0.160ns (49.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.604     1.551    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X90Y32         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y32         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  nolabel_line29/p3/EXMEM_alu_in2_o_reg[18]/Q
                         net (fo=1, routed)           0.160     1.875    nolabel_line29/dm1/memory_reg_1[18]
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.109    nolabel_line29/dm1/clk_IBUF_BUFG
    RAMB36_X4Y6          RAMB36E1                                     r  nolabel_line29/dm1/memory_reg/CLKARDCLK
                         clock pessimism             -0.500     1.608    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     1.763    nolabel_line29/dm1/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X4Y6    nolabel_line29/dm1/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X4Y10   nolabel_line29/rf1/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB18_X4Y10   nolabel_line29/rf1/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X4Y11   nolabel_line29/rf1/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB18_X4Y11   nolabel_line29/rf1/regs_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y6    nolabel_line29/dm1/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X93Y26   nolabel_line29/PC_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X93Y28   nolabel_line29/PC_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X93Y28   nolabel_line29/PC_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y26   nolabel_line29/PC_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y26   nolabel_line29/PC_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y28   nolabel_line29/PC_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y28   nolabel_line29/PC_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y28   nolabel_line29/PC_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y28   nolabel_line29/PC_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y29   nolabel_line29/PC_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y29   nolabel_line29/PC_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y29   nolabel_line29/PC_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y29   nolabel_line29/PC_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y26   nolabel_line29/PC_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y26   nolabel_line29/PC_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y28   nolabel_line29/PC_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y28   nolabel_line29/PC_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y28   nolabel_line29/PC_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y28   nolabel_line29/PC_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y29   nolabel_line29/PC_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y29   nolabel_line29/PC_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y29   nolabel_line29/PC_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X93Y29   nolabel_line29/PC_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.703ns  (logic 7.288ns (28.354%)  route 18.415ns (71.646%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.431 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.431    nolabel_line29/p3/result_OBUF[3]_inst_i_7_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.746 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/O[3]
                         net (fo=3, routed)           1.276    16.022    nolabel_line29/p3/data0[6]
    SLICE_X101Y30        LUT6 (Prop_lut6_I3_O)        0.307    16.329 r  nolabel_line29/p3/result_OBUF[7]_inst_i_61/O
                         net (fo=1, routed)           0.433    16.763    nolabel_line29/p2/result_OBUF[7]_inst_i_8_0
    SLICE_X101Y30        LUT5 (Prop_lut5_I0_O)        0.124    16.887 r  nolabel_line29/p2/result_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.667    17.554    nolabel_line29/p2/result_OBUF[7]_inst_i_27_n_0
    SLICE_X101Y30        LUT6 (Prop_lut6_I4_O)        0.124    17.678 r  nolabel_line29/p2/result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.892    18.570    nolabel_line29/p2/result_OBUF[7]_inst_i_8_n_0
    SLICE_X105Y32        LUT5 (Prop_lut5_I0_O)        0.150    18.720 r  nolabel_line29/p2/result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.382    19.102    nolabel_line29/p2/result_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y32        LUT6 (Prop_lut6_I0_O)        0.326    19.428 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.774    22.201    result_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    25.703 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.703    result[7]
    U14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.964ns  (logic 6.883ns (27.571%)  route 18.081ns (72.429%))
  Logic Levels:           14  (CARRY4=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.541 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/O[3]
                         net (fo=3, routed)           1.652    16.193    nolabel_line29/p3/data0[2]
    SLICE_X105Y28        LUT6 (Prop_lut6_I3_O)        0.307    16.500 r  nolabel_line29/p3/result_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.433    16.933    nolabel_line29/p2/result_OBUF[3]_inst_i_6_0
    SLICE_X105Y28        LUT5 (Prop_lut5_I0_O)        0.124    17.057 r  nolabel_line29/p2/result_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.667    17.724    nolabel_line29/p2/result_OBUF[3]_inst_i_14_n_0
    SLICE_X105Y28        LUT6 (Prop_lut6_I2_O)        0.124    17.848 r  nolabel_line29/p2/result_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.790    18.638    nolabel_line29/p2/result_OBUF[3]_inst_i_6_n_0
    SLICE_X106Y30        LUT5 (Prop_lut5_I0_O)        0.124    18.762 r  nolabel_line29/p2/result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.279    19.041    nolabel_line29/p2/result_OBUF[3]_inst_i_2_n_0
    SLICE_X106Y30        LUT6 (Prop_lut6_I0_O)        0.124    19.165 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.269    21.434    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    24.964 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.964    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.443ns  (logic 5.816ns (23.793%)  route 18.627ns (76.207%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    10.024    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    10.350 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    11.755    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.879 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    13.049    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.173 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          3.663    16.836    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X107Y30        LUT5 (Prop_lut5_I2_O)        0.124    16.960 f  nolabel_line29/p2/result_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           1.032    17.992    nolabel_line29/p2/result_OBUF[4]_inst_i_8_n_0
    SLICE_X105Y31        LUT6 (Prop_lut6_I2_O)        0.124    18.116 f  nolabel_line29/p2/result_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.306    18.423    nolabel_line29/p2/result_OBUF[4]_inst_i_3_n_0
    SLICE_X104Y30        LUT6 (Prop_lut6_I2_O)        0.124    18.547 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.360    20.907    result_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    24.443 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.443    result[4]
    V22                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.338ns  (logic 5.791ns (23.795%)  route 18.547ns (76.205%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    10.024    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    10.350 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    11.755    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.879 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    13.049    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.173 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          2.828    16.001    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X108Y32        LUT6 (Prop_lut6_I3_O)        0.124    16.125 f  nolabel_line29/p2/result_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.796    16.922    nolabel_line29/p2/result_OBUF[6]_inst_i_8_n_0
    SLICE_X106Y32        LUT6 (Prop_lut6_I0_O)        0.124    17.046 f  nolabel_line29/p2/result_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.081    18.127    nolabel_line29/p2/result_OBUF[6]_inst_i_3_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    18.251 r  nolabel_line29/p2/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.575    20.826    result_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    24.338 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.338    result[6]
    U19                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.308ns  (logic 6.681ns (27.483%)  route 17.628ns (72.517%))
  Logic Levels:           14  (CARRY4=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.128 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/O[1]
                         net (fo=3, routed)           0.652    14.780    nolabel_line29/p3/data0[0]
    SLICE_X104Y28        LUT6 (Prop_lut6_I3_O)        0.306    15.086 r  nolabel_line29/p3/result_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           0.466    15.552    nolabel_line29/p2/result_OBUF[1]_inst_i_7_0
    SLICE_X104Y28        LUT5 (Prop_lut5_I0_O)        0.124    15.676 r  nolabel_line29/p2/result_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.670    16.346    nolabel_line29/p2/result_OBUF[1]_inst_i_11_n_0
    SLICE_X104Y28        LUT6 (Prop_lut6_I2_O)        0.124    16.470 r  nolabel_line29/p2/result_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.575    17.045    nolabel_line29/p2/result_OBUF[1]_inst_i_7_n_0
    SLICE_X105Y30        LUT5 (Prop_lut5_I0_O)        0.150    17.195 r  nolabel_line29/p2/result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.871    18.066    nolabel_line29/p2/result_OBUF[1]_inst_i_2_n_0
    SLICE_X106Y31        LUT6 (Prop_lut6_I0_O)        0.326    18.392 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.403    20.795    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    24.308 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.308    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.265ns  (logic 5.810ns (23.944%)  route 18.455ns (76.056%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    10.024    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    10.350 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    11.755    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.879 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    13.049    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.173 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          4.140    17.313    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X108Y32        LUT6 (Prop_lut6_I5_O)        0.124    17.437 f  nolabel_line29/p2/result_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.291    17.728    nolabel_line29/p2/result_OBUF[5]_inst_i_10_n_0
    SLICE_X106Y32        LUT6 (Prop_lut6_I4_O)        0.124    17.852 r  nolabel_line29/p2/result_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.401    18.254    nolabel_line29/p2/result_OBUF[5]_inst_i_4_n_0
    SLICE_X104Y32        LUT6 (Prop_lut6_I2_O)        0.124    18.378 r  nolabel_line29/p2/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.356    20.734    result_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    24.265 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.265    result[5]
    W22                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.133ns  (logic 5.810ns (24.076%)  route 18.323ns (75.924%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    10.024    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    10.350 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    11.755    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.879 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    13.049    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.173 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          3.593    16.766    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X108Y30        LUT5 (Prop_lut5_I4_O)        0.124    16.890 r  nolabel_line29/p2/result_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           0.795    17.685    nolabel_line29/p2/result_OBUF[2]_inst_i_13_n_0
    SLICE_X108Y31        LUT6 (Prop_lut6_I5_O)        0.124    17.809 r  nolabel_line29/p2/result_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.543    18.352    nolabel_line29/p2/result_OBUF[2]_inst_i_4_n_0
    SLICE_X107Y31        LUT6 (Prop_lut6_I3_O)        0.124    18.476 r  nolabel_line29/p2/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.125    20.602    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    24.133 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.133    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.077ns  (logic 7.055ns (29.303%)  route 17.022ns (70.697%))
  Logic Levels:           16  (CARRY4=4 IBUF=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.638     9.851    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y31         LUT5 (Prop_lut5_I4_O)        0.326    10.177 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           1.026    11.204    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X96Y30         LUT3 (Prop_lut3_I0_O)        0.149    11.353 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.331    12.684    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.355    13.039 r  nolabel_line29/p3/i__carry_i_16/O
                         net (fo=6, routed)           1.243    14.281    nolabel_line29/p3/S[0]
    SLICE_X99Y35         LUT3 (Prop_lut3_I0_O)        0.124    14.405 r  nolabel_line29/p3/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.405    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0_1[0]
    SLICE_X99Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.937 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.937    nolabel_line29/alu1/alu_result0_inferred__5/i__carry_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.051    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.165 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.165    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__1_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.279 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           1.453    16.732    nolabel_line29/p3/CO[0]
    SLICE_X99Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.856 f  nolabel_line29/p3/result_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.433    17.289    nolabel_line29/p2/EXMEM_alu_result_o_reg[0]_2
    SLICE_X99Y34         LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  nolabel_line29/p2/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.828    18.241    nolabel_line29/p2/result_OBUF[0]_inst_i_2_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I0_O)        0.124    18.365 r  nolabel_line29/p2/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.190    20.555    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    24.077 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.077    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.796ns  (logic 1.466ns (38.606%)  route 2.331ns (61.394%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  btn_IBUF_inst/O
                         net (fo=356, routed)         1.187     1.349    nolabel_line29/p2/btn_IBUF
    SLICE_X98Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.394 r  nolabel_line29/p2/result_OBUF[6]_inst_i_4/O
                         net (fo=23, routed)          0.376     1.770    nolabel_line29/p2/result_OBUF[6]_inst_i_4_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I3_O)        0.045     1.815 r  nolabel_line29/p2/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.768     2.583    result_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.796 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.796    result[6]
    U19                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.948ns  (logic 1.593ns (40.338%)  route 2.355ns (59.662%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  btn_IBUF_inst/O
                         net (fo=356, routed)         1.187     1.349    nolabel_line29/p2/btn_IBUF
    SLICE_X98Y40         LUT5 (Prop_lut5_I4_O)        0.049     1.398 r  nolabel_line29/p2/result_OBUF[6]_inst_i_6/O
                         net (fo=21, routed)          0.368     1.765    nolabel_line29/p2/result_OBUF[6]_inst_i_6_n_0
    SLICE_X104Y36        LUT6 (Prop_lut6_I0_O)        0.113     1.878 f  nolabel_line29/p2/result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.191     2.069    nolabel_line29/p2/result_OBUF[0]_inst_i_6_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I5_O)        0.045     2.114 r  nolabel_line29/p2/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.610     2.725    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.948 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.948    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.031ns  (logic 1.484ns (36.822%)  route 2.546ns (63.178%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  btn_IBUF_inst/O
                         net (fo=356, routed)         1.187     1.349    nolabel_line29/p2/btn_IBUF
    SLICE_X98Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.394 r  nolabel_line29/p2/result_OBUF[6]_inst_i_4/O
                         net (fo=23, routed)          0.695     2.088    nolabel_line29/p2/result_OBUF[6]_inst_i_4_n_0
    SLICE_X104Y32        LUT6 (Prop_lut6_I3_O)        0.045     2.133 r  nolabel_line29/p2/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.665     2.799    result_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     4.031 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.031    result[5]
    W22                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.208ns  (logic 1.535ns (36.477%)  route 2.673ns (63.523%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.357     1.519    nolabel_line29/p3/btn_IBUF
    SLICE_X95Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.564 r  nolabel_line29/p3/i__carry__0_i_12__0/O
                         net (fo=23, routed)          0.480     2.044    nolabel_line29/p2/EXMEM_alu_result_o_reg[4]
    SLICE_X104Y30        LUT6 (Prop_lut6_I0_O)        0.045     2.089 f  nolabel_line29/p2/result_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.151     2.240    nolabel_line29/p2/result_OBUF[4]_inst_i_4_n_0
    SLICE_X104Y30        LUT6 (Prop_lut6_I4_O)        0.045     2.285 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.685     2.970    result_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     4.208 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.208    result[4]
    V22                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.215ns  (logic 1.528ns (36.251%)  route 2.687ns (63.749%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  btn_IBUF_inst/O
                         net (fo=356, routed)         1.187     1.349    nolabel_line29/p2/btn_IBUF
    SLICE_X98Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.394 r  nolabel_line29/p2/result_OBUF[6]_inst_i_4/O
                         net (fo=23, routed)          0.860     2.253    nolabel_line29/p2/result_OBUF[6]_inst_i_4_n_0
    SLICE_X106Y30        LUT6 (Prop_lut6_I5_O)        0.045     2.298 f  nolabel_line29/p2/result_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.058     2.356    nolabel_line29/p2/result_OBUF[3]_inst_i_5_n_0
    SLICE_X106Y30        LUT6 (Prop_lut6_I5_O)        0.045     2.401 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.583     2.984    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     4.215 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.215    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.275ns  (logic 1.529ns (35.767%)  route 2.746ns (64.233%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.585     1.747    nolabel_line29/p3/btn_IBUF
    SLICE_X95Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  nolabel_line29/p3/i__carry_i_10__0/O
                         net (fo=26, routed)          0.389     2.181    nolabel_line29/p2/EXMEM_alu_result_o_reg[2]
    SLICE_X105Y30        LUT5 (Prop_lut5_I3_O)        0.045     2.226 r  nolabel_line29/p2/result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.233     2.459    nolabel_line29/p2/result_OBUF[2]_inst_i_2_n_0
    SLICE_X107Y31        LUT6 (Prop_lut6_I0_O)        0.045     2.504 r  nolabel_line29/p2/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.539     3.043    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     4.275 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.275    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.448ns  (logic 1.500ns (33.730%)  route 2.948ns (66.270%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  btn_IBUF_inst/O
                         net (fo=356, routed)         1.187     1.349    nolabel_line29/p2/btn_IBUF
    SLICE_X98Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.394 r  nolabel_line29/p2/result_OBUF[6]_inst_i_4/O
                         net (fo=23, routed)          0.647     2.041    nolabel_line29/p2/result_OBUF[6]_inst_i_4_n_0
    SLICE_X107Y32        LUT6 (Prop_lut6_I5_O)        0.045     2.086 f  nolabel_line29/p2/result_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.280     2.365    nolabel_line29/p2/result_OBUF[7]_inst_i_7_n_0
    SLICE_X107Y32        LUT6 (Prop_lut6_I5_O)        0.045     2.410 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.835     3.245    result_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     4.448 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.448    result[7]
    U14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.460ns  (logic 1.725ns (38.672%)  route 2.735ns (61.328%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.296     1.458    nolabel_line29/p3/btn_IBUF
    SLICE_X96Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.503 r  nolabel_line29/p3/i__carry_i_12/O
                         net (fo=26, routed)          0.400     1.903    nolabel_line29/p3/DI[0]
    SLICE_X103Y33        LUT2 (Prop_lut2_I0_O)        0.045     1.948 r  nolabel_line29/p3/i__carry_i_16/O
                         net (fo=6, routed)           0.000     1.948    nolabel_line29/alu1/S[0]
    SLICE_X103Y33        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.054 r  nolabel_line29/alu1/alu_result0_inferred__3/i__carry/O[1]
                         net (fo=1, routed)           0.171     2.225    nolabel_line29/p2/data4[1]
    SLICE_X105Y31        LUT6 (Prop_lut6_I5_O)        0.107     2.332 r  nolabel_line29/p2/result_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.239     2.572    nolabel_line29/p2/result_OBUF[1]_inst_i_4_n_0
    SLICE_X106Y31        LUT6 (Prop_lut6_I3_O)        0.045     2.617 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.629     3.246    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.460 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.460    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.832ns  (logic 6.873ns (30.102%)  route 15.959ns (69.898%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.785     5.547    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X90Y30         FDRE                                         r  nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     6.065 f  nolabel_line29/p2/IDEX_rs2_o_reg[4]/Q
                         net (fo=34, routed)          1.342     7.408    nolabel_line29/p4/IDEX_rs2_o[3]
    SLICE_X89Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.532 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     8.365    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.489 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248    10.737    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152    10.889 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732    12.622    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    12.948 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    14.046    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    14.170 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    16.450    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    16.574 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    16.574    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.107 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.107    nolabel_line29/p3/result_OBUF[3]_inst_i_7_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.422 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/O[3]
                         net (fo=3, routed)           1.276    18.698    nolabel_line29/p3/data0[6]
    SLICE_X101Y30        LUT6 (Prop_lut6_I3_O)        0.307    19.005 r  nolabel_line29/p3/result_OBUF[7]_inst_i_61/O
                         net (fo=1, routed)           0.433    19.439    nolabel_line29/p2/result_OBUF[7]_inst_i_8_0
    SLICE_X101Y30        LUT5 (Prop_lut5_I0_O)        0.124    19.563 r  nolabel_line29/p2/result_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.667    20.230    nolabel_line29/p2/result_OBUF[7]_inst_i_27_n_0
    SLICE_X101Y30        LUT6 (Prop_lut6_I4_O)        0.124    20.354 r  nolabel_line29/p2/result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.892    21.246    nolabel_line29/p2/result_OBUF[7]_inst_i_8_n_0
    SLICE_X105Y32        LUT5 (Prop_lut5_I0_O)        0.150    21.396 r  nolabel_line29/p2/result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.382    21.778    nolabel_line29/p2/result_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y32        LUT6 (Prop_lut6_I0_O)        0.326    22.104 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.774    24.877    result_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    28.379 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    28.379    result[7]
    U14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.093ns  (logic 6.468ns (29.276%)  route 15.625ns (70.724%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.785     5.547    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X90Y30         FDRE                                         r  nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     6.065 f  nolabel_line29/p2/IDEX_rs2_o_reg[4]/Q
                         net (fo=34, routed)          1.342     7.408    nolabel_line29/p4/IDEX_rs2_o[3]
    SLICE_X89Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.532 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     8.365    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.489 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248    10.737    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152    10.889 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732    12.622    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    12.948 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    14.046    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    14.170 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    16.450    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    16.574 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    16.574    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    17.217 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/O[3]
                         net (fo=3, routed)           1.652    18.869    nolabel_line29/p3/data0[2]
    SLICE_X105Y28        LUT6 (Prop_lut6_I3_O)        0.307    19.176 r  nolabel_line29/p3/result_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.433    19.609    nolabel_line29/p2/result_OBUF[3]_inst_i_6_0
    SLICE_X105Y28        LUT5 (Prop_lut5_I0_O)        0.124    19.733 r  nolabel_line29/p2/result_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.667    20.400    nolabel_line29/p2/result_OBUF[3]_inst_i_14_n_0
    SLICE_X105Y28        LUT6 (Prop_lut6_I2_O)        0.124    20.524 r  nolabel_line29/p2/result_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.790    21.314    nolabel_line29/p2/result_OBUF[3]_inst_i_6_n_0
    SLICE_X106Y30        LUT5 (Prop_lut5_I0_O)        0.124    21.438 r  nolabel_line29/p2/result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.279    21.717    nolabel_line29/p2/result_OBUF[3]_inst_i_2_n_0
    SLICE_X106Y30        LUT6 (Prop_lut6_I0_O)        0.124    21.841 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.269    24.110    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    27.640 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.640    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.572ns  (logic 5.401ns (25.036%)  route 16.171ns (74.964%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.785     5.547    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X90Y30         FDRE                                         r  nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     6.065 f  nolabel_line29/p2/IDEX_rs2_o_reg[4]/Q
                         net (fo=34, routed)          1.342     7.408    nolabel_line29/p4/IDEX_rs2_o[3]
    SLICE_X89Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.532 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     8.365    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.489 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248    10.737    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152    10.889 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    12.700    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    13.026 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    14.431    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    14.555 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    15.725    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.849 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          3.663    19.512    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X107Y30        LUT5 (Prop_lut5_I2_O)        0.124    19.636 f  nolabel_line29/p2/result_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           1.032    20.668    nolabel_line29/p2/result_OBUF[4]_inst_i_8_n_0
    SLICE_X105Y31        LUT6 (Prop_lut6_I2_O)        0.124    20.792 f  nolabel_line29/p2/result_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.306    21.099    nolabel_line29/p2/result_OBUF[4]_inst_i_3_n_0
    SLICE_X104Y30        LUT6 (Prop_lut6_I2_O)        0.124    21.223 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           2.360    23.583    result_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    27.119 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.119    result[4]
    V22                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.467ns  (logic 5.376ns (25.045%)  route 16.091ns (74.955%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.785     5.547    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X90Y30         FDRE                                         r  nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     6.065 f  nolabel_line29/p2/IDEX_rs2_o_reg[4]/Q
                         net (fo=34, routed)          1.342     7.408    nolabel_line29/p4/IDEX_rs2_o[3]
    SLICE_X89Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.532 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     8.365    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.489 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248    10.737    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152    10.889 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    12.700    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    13.026 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    14.431    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    14.555 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    15.725    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.849 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          2.828    18.677    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X108Y32        LUT6 (Prop_lut6_I3_O)        0.124    18.801 f  nolabel_line29/p2/result_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.796    19.598    nolabel_line29/p2/result_OBUF[6]_inst_i_8_n_0
    SLICE_X106Y32        LUT6 (Prop_lut6_I0_O)        0.124    19.722 f  nolabel_line29/p2/result_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.081    20.803    nolabel_line29/p2/result_OBUF[6]_inst_i_3_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I2_O)        0.124    20.927 r  nolabel_line29/p2/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.575    23.502    result_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    27.014 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.014    result[6]
    U19                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.437ns  (logic 6.266ns (29.228%)  route 15.171ns (70.772%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.785     5.547    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X90Y30         FDRE                                         r  nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     6.065 f  nolabel_line29/p2/IDEX_rs2_o_reg[4]/Q
                         net (fo=34, routed)          1.342     7.408    nolabel_line29/p4/IDEX_rs2_o[3]
    SLICE_X89Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.532 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     8.365    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.489 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248    10.737    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152    10.889 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732    12.622    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    12.948 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    14.046    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    14.170 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    16.450    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    16.574 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    16.574    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    16.804 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/O[1]
                         net (fo=3, routed)           0.652    17.456    nolabel_line29/p3/data0[0]
    SLICE_X104Y28        LUT6 (Prop_lut6_I3_O)        0.306    17.762 r  nolabel_line29/p3/result_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           0.466    18.228    nolabel_line29/p2/result_OBUF[1]_inst_i_7_0
    SLICE_X104Y28        LUT5 (Prop_lut5_I0_O)        0.124    18.352 r  nolabel_line29/p2/result_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.670    19.022    nolabel_line29/p2/result_OBUF[1]_inst_i_11_n_0
    SLICE_X104Y28        LUT6 (Prop_lut6_I2_O)        0.124    19.146 r  nolabel_line29/p2/result_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.575    19.721    nolabel_line29/p2/result_OBUF[1]_inst_i_7_n_0
    SLICE_X105Y30        LUT5 (Prop_lut5_I0_O)        0.150    19.871 r  nolabel_line29/p2/result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.871    20.742    nolabel_line29/p2/result_OBUF[1]_inst_i_2_n_0
    SLICE_X106Y31        LUT6 (Prop_lut6_I0_O)        0.326    21.068 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.403    23.471    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    26.984 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.984    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.394ns  (logic 5.395ns (25.218%)  route 15.998ns (74.782%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.785     5.547    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X90Y30         FDRE                                         r  nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     6.065 f  nolabel_line29/p2/IDEX_rs2_o_reg[4]/Q
                         net (fo=34, routed)          1.342     7.408    nolabel_line29/p4/IDEX_rs2_o[3]
    SLICE_X89Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.532 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     8.365    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.489 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248    10.737    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152    10.889 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    12.700    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    13.026 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    14.431    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    14.555 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    15.725    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.849 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          4.140    19.989    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X108Y32        LUT6 (Prop_lut6_I5_O)        0.124    20.113 f  nolabel_line29/p2/result_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.291    20.404    nolabel_line29/p2/result_OBUF[5]_inst_i_10_n_0
    SLICE_X106Y32        LUT6 (Prop_lut6_I4_O)        0.124    20.528 r  nolabel_line29/p2/result_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.401    20.930    nolabel_line29/p2/result_OBUF[5]_inst_i_4_n_0
    SLICE_X104Y32        LUT6 (Prop_lut6_I2_O)        0.124    21.054 r  nolabel_line29/p2/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.356    23.410    result_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    26.941 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.941    result[5]
    W22                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.261ns  (logic 5.395ns (25.375%)  route 15.866ns (74.625%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.785     5.547    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X90Y30         FDRE                                         r  nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     6.065 f  nolabel_line29/p2/IDEX_rs2_o_reg[4]/Q
                         net (fo=34, routed)          1.342     7.408    nolabel_line29/p4/IDEX_rs2_o[3]
    SLICE_X89Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.532 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     8.365    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.489 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248    10.737    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152    10.889 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    12.700    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    13.026 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    14.431    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    14.555 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    15.725    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.849 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          3.593    19.442    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X108Y30        LUT5 (Prop_lut5_I4_O)        0.124    19.566 r  nolabel_line29/p2/result_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           0.795    20.361    nolabel_line29/p2/result_OBUF[2]_inst_i_13_n_0
    SLICE_X108Y31        LUT6 (Prop_lut6_I5_O)        0.124    20.485 r  nolabel_line29/p2/result_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.543    21.028    nolabel_line29/p2/result_OBUF[2]_inst_i_4_n_0
    SLICE_X107Y31        LUT6 (Prop_lut6_I3_O)        0.124    21.152 r  nolabel_line29/p2/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.125    23.278    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    26.809 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.809    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.206ns  (logic 6.640ns (31.313%)  route 14.566ns (68.687%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.785     5.547    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X90Y30         FDRE                                         r  nolabel_line29/p2/IDEX_rs2_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     6.065 f  nolabel_line29/p2/IDEX_rs2_o_reg[4]/Q
                         net (fo=34, routed)          1.342     7.408    nolabel_line29/p4/IDEX_rs2_o[3]
    SLICE_X89Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.532 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     8.365    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.489 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248    10.737    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152    10.889 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.638    12.527    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y31         LUT5 (Prop_lut5_I4_O)        0.326    12.853 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           1.026    13.880    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X96Y30         LUT3 (Prop_lut3_I0_O)        0.149    14.029 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.331    15.360    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.355    15.715 r  nolabel_line29/p3/i__carry_i_16/O
                         net (fo=6, routed)           1.243    16.957    nolabel_line29/p3/S[0]
    SLICE_X99Y35         LUT3 (Prop_lut3_I0_O)        0.124    17.081 r  nolabel_line29/p3/i__carry_i_8/O
                         net (fo=1, routed)           0.000    17.081    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0_1[0]
    SLICE_X99Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.613 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.613    nolabel_line29/alu1/alu_result0_inferred__5/i__carry_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.727    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.841    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__1_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.955 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           1.453    19.408    nolabel_line29/p3/CO[0]
    SLICE_X99Y34         LUT6 (Prop_lut6_I0_O)        0.124    19.532 f  nolabel_line29/p3/result_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.433    19.965    nolabel_line29/p2/EXMEM_alu_result_o_reg[0]_2
    SLICE_X99Y34         LUT6 (Prop_lut6_I2_O)        0.124    20.089 r  nolabel_line29/p2/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.828    20.917    nolabel_line29/p2/result_OBUF[0]_inst_i_2_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I0_O)        0.124    21.041 r  nolabel_line29/p2/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.190    23.231    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    26.753 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.753    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.417ns (53.820%)  route 1.216ns (46.180%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.602     1.549    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X97Y29         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  nolabel_line29/p2/IDEX_op_code_o_reg[4]/Q
                         net (fo=48, routed)          0.633     2.323    nolabel_line29/p2/IDEX_op_code_o[4]
    SLICE_X106Y30        LUT6 (Prop_lut6_I2_O)        0.045     2.368 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.583     2.950    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     4.181 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.181    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.444ns (54.197%)  route 1.221ns (45.803%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.602     1.549    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X97Y29         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  nolabel_line29/p2/IDEX_op_code_o_reg[6]/Q
                         net (fo=31, routed)          0.307     1.997    nolabel_line29/p2/IDEX_op_code_o[6]
    SLICE_X101Y31        LUT6 (Prop_lut6_I3_O)        0.045     2.042 f  nolabel_line29/p2/result_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.146     2.188    nolabel_line29/p2/result_OBUF[6]_inst_i_5_n_0
    SLICE_X101Y31        LUT6 (Prop_lut6_I4_O)        0.045     2.233 r  nolabel_line29/p2/result_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.768     3.000    result_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     4.214 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.214    result[6]
    U19                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.469ns (54.351%)  route 1.234ns (45.649%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.602     1.549    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X97Y29         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  nolabel_line29/p2/IDEX_op_code_o_reg[6]/Q
                         net (fo=31, routed)          0.398     2.088    nolabel_line29/p2/IDEX_op_code_o[6]
    SLICE_X104Y30        LUT6 (Prop_lut6_I3_O)        0.045     2.133 f  nolabel_line29/p2/result_OBUF[4]_inst_i_4/O
                         net (fo=2, routed)           0.151     2.283    nolabel_line29/p2/result_OBUF[4]_inst_i_4_n_0
    SLICE_X104Y30        LUT6 (Prop_lut6_I4_O)        0.045     2.328 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.685     3.013    result_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     4.251 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.251    result[4]
    V22                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_read_data1_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.777ns  (logic 1.508ns (54.296%)  route 1.269ns (45.704%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.601     1.548    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X95Y27         FDRE                                         r  nolabel_line29/p2/IDEX_read_data1_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y27         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  nolabel_line29/p2/IDEX_read_data1_o_reg[2]/Q
                         net (fo=1, routed)           0.108     1.797    nolabel_line29/p3/i__carry__6_i_4[2]
    SLICE_X95Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  nolabel_line29/p3/i__carry_i_10__0/O
                         net (fo=26, routed)          0.389     2.231    nolabel_line29/p2/EXMEM_alu_result_o_reg[2]
    SLICE_X105Y30        LUT5 (Prop_lut5_I3_O)        0.045     2.276 r  nolabel_line29/p2/result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.233     2.509    nolabel_line29/p2/result_OBUF[2]_inst_i_2_n_0
    SLICE_X107Y31        LUT6 (Prop_lut6_I0_O)        0.045     2.554 r  nolabel_line29/p2/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.539     3.093    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     4.325 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.325    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_imm_sext_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.486ns (52.287%)  route 1.356ns (47.713%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.603     1.550    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X96Y30         FDRE                                         r  nolabel_line29/p2/IDEX_imm_sext_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  nolabel_line29/p2/IDEX_imm_sext_o_reg[5]/Q
                         net (fo=11, routed)          0.531     2.244    nolabel_line29/p2/IDEX_imm_sext_o_reg[16]_0[0]
    SLICE_X104Y32        LUT6 (Prop_lut6_I4_O)        0.045     2.289 r  nolabel_line29/p2/result_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.160     2.450    nolabel_line29/p2/result_OBUF[5]_inst_i_3_n_0
    SLICE_X104Y32        LUT6 (Prop_lut6_I1_O)        0.045     2.495 r  nolabel_line29/p2/result_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.665     3.160    result_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     4.392 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.392    result[5]
    W22                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_func_code_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.469ns (51.214%)  route 1.399ns (48.786%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.601     1.548    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X96Y27         FDRE                                         r  nolabel_line29/p2/IDEX_func_code_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y27         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  nolabel_line29/p2/IDEX_func_code_o_reg[9]/Q
                         net (fo=139, routed)         0.531     2.243    nolabel_line29/p2/Q[3]
    SLICE_X105Y31        LUT6 (Prop_lut6_I2_O)        0.045     2.288 r  nolabel_line29/p2/result_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.239     2.527    nolabel_line29/p2/result_OBUF[1]_inst_i_4_n_0
    SLICE_X106Y31        LUT6 (Prop_lut6_I3_O)        0.045     2.572 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.629     3.201    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.416 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.416    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.454ns (50.509%)  route 1.425ns (49.491%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.602     1.549    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X97Y29         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  nolabel_line29/p2/IDEX_op_code_o_reg[4]/Q
                         net (fo=48, routed)          0.514     2.204    nolabel_line29/p2/IDEX_op_code_o[4]
    SLICE_X99Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.249 r  nolabel_line29/p2/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.301     2.550    nolabel_line29/p2/result_OBUF[0]_inst_i_2_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I0_O)        0.045     2.595 r  nolabel_line29/p2/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.610     3.205    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     4.428 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.428    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.542ns (49.181%)  route 1.593ns (50.819%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.602     1.549    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X97Y29         FDRE                                         r  nolabel_line29/p2/IDEX_op_code_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y29         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  nolabel_line29/p2/IDEX_op_code_o_reg[4]/Q
                         net (fo=48, routed)          0.244     1.934    nolabel_line29/p2/IDEX_op_code_o[4]
    SLICE_X101Y30        LUT6 (Prop_lut6_I5_O)        0.045     1.979 r  nolabel_line29/p2/result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.318     2.297    nolabel_line29/p2/result_OBUF[7]_inst_i_8_n_0
    SLICE_X105Y32        LUT5 (Prop_lut5_I0_O)        0.046     2.343 r  nolabel_line29/p2/result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.197     2.540    nolabel_line29/p2/result_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y32        LUT6 (Prop_lut6_I0_O)        0.107     2.647 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.835     3.481    result_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     4.684 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.684    result[7]
    U14                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           519 Endpoints
Min Delay           519 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.404ns  (logic 3.786ns (18.555%)  route 16.618ns (81.445%))
  Logic Levels:           14  (CARRY4=2 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        5.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.431 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.431    nolabel_line29/p3/result_OBUF[3]_inst_i_7_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.746 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/O[3]
                         net (fo=3, routed)           1.276    16.022    nolabel_line29/p3/data0[6]
    SLICE_X101Y30        LUT6 (Prop_lut6_I3_O)        0.307    16.329 r  nolabel_line29/p3/result_OBUF[7]_inst_i_61/O
                         net (fo=1, routed)           0.433    16.763    nolabel_line29/p2/result_OBUF[7]_inst_i_8_0
    SLICE_X101Y30        LUT5 (Prop_lut5_I0_O)        0.124    16.887 r  nolabel_line29/p2/result_OBUF[7]_inst_i_27/O
                         net (fo=1, routed)           0.667    17.554    nolabel_line29/p2/result_OBUF[7]_inst_i_27_n_0
    SLICE_X101Y30        LUT6 (Prop_lut6_I4_O)        0.124    17.678 r  nolabel_line29/p2/result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.892    18.570    nolabel_line29/p2/result_OBUF[7]_inst_i_8_n_0
    SLICE_X105Y32        LUT5 (Prop_lut5_I0_O)        0.150    18.720 r  nolabel_line29/p2/result_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.382    19.102    nolabel_line29/p2/result_OBUF[7]_inst_i_2_n_0
    SLICE_X107Y32        LUT6 (Prop_lut6_I0_O)        0.326    19.428 r  nolabel_line29/p2/result_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.976    20.404    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[7]
    SLICE_X102Y28        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.610     5.093    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y28        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[7]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.310ns  (logic 4.026ns (19.823%)  route 16.284ns (80.177%))
  Logic Levels:           18  (CARRY4=6 IBUF=1 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        5.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.431 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.431    nolabel_line29/p3/result_OBUF[3]_inst_i_7_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.548    nolabel_line29/p3/result_OBUF[7]_inst_i_12_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.665 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.665    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.782 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.782    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.899 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.899    nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.214 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[23]_i_16/O[3]
                         net (fo=2, routed)           0.920    16.134    nolabel_line29/p2/data0[22]
    SLICE_X96Y38         LUT4 (Prop_lut4_I2_O)        0.307    16.441 r  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_9/O
                         net (fo=1, routed)           0.817    17.258    nolabel_line29/p2/EXMEM_alu_result_o[23]_i_9_n_0
    SLICE_X96Y39         LUT5 (Prop_lut5_I0_O)        0.124    17.382 f  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_3/O
                         net (fo=2, routed)           0.563    17.945    nolabel_line29/p2/EXMEM_alu_result_o[23]_i_3_n_0
    SLICE_X99Y41         LUT3 (Prop_lut3_I0_O)        0.124    18.069 r  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_5/O
                         net (fo=1, routed)           0.948    19.017    nolabel_line29/p2/EXMEM_alu_result_o[23]_i_5_n_0
    SLICE_X105Y42        LUT6 (Prop_lut6_I0_O)        0.124    19.141 f  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_2/O
                         net (fo=1, routed)           1.045    20.186    nolabel_line29/p2/EXMEM_alu_result_o[23]_i_2_n_0
    SLICE_X96Y39         LUT6 (Prop_lut6_I0_O)        0.124    20.310 r  nolabel_line29/p2/EXMEM_alu_result_o[23]_i_1/O
                         net (fo=1, routed)           0.000    20.310    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[23]
    SLICE_X96Y39         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.619     5.102    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X96Y39         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[23]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.010ns  (logic 3.353ns (16.756%)  route 16.657ns (83.244%))
  Logic Levels:           13  (CARRY4=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.541 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/O[3]
                         net (fo=3, routed)           1.652    16.193    nolabel_line29/p3/data0[2]
    SLICE_X105Y28        LUT6 (Prop_lut6_I3_O)        0.307    16.500 r  nolabel_line29/p3/result_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.433    16.933    nolabel_line29/p2/result_OBUF[3]_inst_i_6_0
    SLICE_X105Y28        LUT5 (Prop_lut5_I0_O)        0.124    17.057 r  nolabel_line29/p2/result_OBUF[3]_inst_i_14/O
                         net (fo=1, routed)           0.667    17.724    nolabel_line29/p2/result_OBUF[3]_inst_i_14_n_0
    SLICE_X105Y28        LUT6 (Prop_lut6_I2_O)        0.124    17.848 r  nolabel_line29/p2/result_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.790    18.638    nolabel_line29/p2/result_OBUF[3]_inst_i_6_n_0
    SLICE_X106Y30        LUT5 (Prop_lut5_I0_O)        0.124    18.762 r  nolabel_line29/p2/result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.279    19.041    nolabel_line29/p2/result_OBUF[3]_inst_i_2_n_0
    SLICE_X106Y30        LUT6 (Prop_lut6_I0_O)        0.124    19.165 r  nolabel_line29/p2/result_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.845    20.010    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[3]
    SLICE_X102Y30        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.611     5.094    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y30        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[3]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.702ns  (logic 4.366ns (22.161%)  route 15.336ns (77.839%))
  Logic Levels:           19  (CARRY4=8 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        5.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.431 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.431    nolabel_line29/p3/result_OBUF[3]_inst_i_7_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.548    nolabel_line29/p3/result_OBUF[7]_inst_i_12_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.665 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.665    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.782 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.782    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.899 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.899    nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.016 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.016    nolabel_line29/p3/EXMEM_alu_result_o_reg[23]_i_16_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.133 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.133    nolabel_line29/p3/EXMEM_alu_result_o_reg[27]_i_20_n_0
    SLICE_X102Y40        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.448 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_i_15/O[3]
                         net (fo=2, routed)           1.116    16.564    nolabel_line29/p2/data0[30]
    SLICE_X100Y42        LUT4 (Prop_lut4_I2_O)        0.307    16.871 r  nolabel_line29/p2/EXMEM_alu_result_o[31]_i_13/O
                         net (fo=1, routed)           0.669    17.541    nolabel_line29/p2/EXMEM_alu_result_o[31]_i_13_n_0
    SLICE_X100Y42        LUT5 (Prop_lut5_I0_O)        0.124    17.665 f  nolabel_line29/p2/EXMEM_alu_result_o[31]_i_7/O
                         net (fo=2, routed)           0.957    18.622    nolabel_line29/p2/EXMEM_alu_result_o[31]_i_7_n_0
    SLICE_X99Y40         LUT5 (Prop_lut5_I0_O)        0.152    18.774 r  nolabel_line29/p2/EXMEM_alu_result_o[31]_i_2/O
                         net (fo=1, routed)           0.602    19.376    nolabel_line29/p2/EXMEM_alu_result_o[31]_i_2_n_0
    SLICE_X100Y41        LUT5 (Prop_lut5_I0_O)        0.326    19.702 r  nolabel_line29/p2/EXMEM_alu_result_o[31]_i_1/O
                         net (fo=1, routed)           0.000    19.702    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[31]
    SLICE_X100Y41        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.621     5.104    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X100Y41        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[31]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.669ns  (logic 2.279ns (11.587%)  route 17.390ns (88.413%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    10.024    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    10.350 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    11.755    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.879 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    13.049    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.173 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          3.593    16.766    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X108Y30        LUT5 (Prop_lut5_I4_O)        0.124    16.890 r  nolabel_line29/p2/result_OBUF[2]_inst_i_13/O
                         net (fo=1, routed)           0.795    17.685    nolabel_line29/p2/result_OBUF[2]_inst_i_13_n_0
    SLICE_X108Y31        LUT6 (Prop_lut6_I5_O)        0.124    17.809 r  nolabel_line29/p2/result_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.543    18.352    nolabel_line29/p2/result_OBUF[2]_inst_i_4_n_0
    SLICE_X107Y31        LUT6 (Prop_lut6_I3_O)        0.124    18.476 r  nolabel_line29/p2/result_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.193    19.669    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[2]
    SLICE_X103Y30        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.611     5.094    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X103Y30        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[2]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.642ns  (logic 4.141ns (21.083%)  route 15.501ns (78.917%))
  Logic Levels:           18  (CARRY4=7 IBUF=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        5.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.431 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.431    nolabel_line29/p3/result_OBUF[3]_inst_i_7_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.548    nolabel_line29/p3/result_OBUF[7]_inst_i_12_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.665 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    14.665    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18_n_0
    SLICE_X102Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.782 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.782    nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_12_n_0
    SLICE_X102Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.899 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.899    nolabel_line29/p3/EXMEM_alu_result_o_reg[18]_i_12_n_0
    SLICE_X102Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.016 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.016    nolabel_line29/p3/EXMEM_alu_result_o_reg[23]_i_16_n_0
    SLICE_X102Y39        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.235 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[27]_i_20/O[0]
                         net (fo=2, routed)           0.442    15.678    nolabel_line29/p2/data0[23]
    SLICE_X104Y39        LUT4 (Prop_lut4_I2_O)        0.295    15.973 r  nolabel_line29/p2/EXMEM_alu_result_o[24]_i_9/O
                         net (fo=1, routed)           0.804    16.777    nolabel_line29/p2/EXMEM_alu_result_o[24]_i_9_n_0
    SLICE_X103Y39        LUT5 (Prop_lut5_I0_O)        0.152    16.929 f  nolabel_line29/p2/EXMEM_alu_result_o[24]_i_3/O
                         net (fo=2, routed)           1.254    18.183    nolabel_line29/p2/EXMEM_alu_result_o[24]_i_3_n_0
    SLICE_X106Y42        LUT6 (Prop_lut6_I5_O)        0.326    18.509 f  nolabel_line29/p2/EXMEM_alu_result_o[24]_i_2/O
                         net (fo=1, routed)           1.008    19.518    nolabel_line29/p2/EXMEM_alu_result_o[24]_i_2_n_0
    SLICE_X100Y41        LUT6 (Prop_lut6_I0_O)        0.124    19.642 r  nolabel_line29/p2/EXMEM_alu_result_o[24]_i_1/O
                         net (fo=1, routed)           0.000    19.642    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[24]
    SLICE_X100Y41        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.621     5.104    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X100Y41        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[24]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.465ns  (logic 3.167ns (16.270%)  route 16.298ns (83.730%))
  Logic Levels:           13  (CARRY4=1 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    14.128 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/O[1]
                         net (fo=3, routed)           0.652    14.780    nolabel_line29/p3/data0[0]
    SLICE_X104Y28        LUT6 (Prop_lut6_I3_O)        0.306    15.086 r  nolabel_line29/p3/result_OBUF[1]_inst_i_15/O
                         net (fo=1, routed)           0.466    15.552    nolabel_line29/p2/result_OBUF[1]_inst_i_7_0
    SLICE_X104Y28        LUT5 (Prop_lut5_I0_O)        0.124    15.676 r  nolabel_line29/p2/result_OBUF[1]_inst_i_11/O
                         net (fo=1, routed)           0.670    16.346    nolabel_line29/p2/result_OBUF[1]_inst_i_11_n_0
    SLICE_X104Y28        LUT6 (Prop_lut6_I2_O)        0.124    16.470 r  nolabel_line29/p2/result_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.575    17.045    nolabel_line29/p2/result_OBUF[1]_inst_i_7_n_0
    SLICE_X105Y30        LUT5 (Prop_lut5_I0_O)        0.150    17.195 r  nolabel_line29/p2/result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.871    18.066    nolabel_line29/p2/result_OBUF[1]_inst_i_2_n_0
    SLICE_X106Y31        LUT6 (Prop_lut6_I0_O)        0.326    18.392 r  nolabel_line29/p2/result_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.074    19.465    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[1]
    SLICE_X102Y30        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.611     5.094    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y30        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.096ns  (logic 3.533ns (18.501%)  route 15.563ns (81.499%))
  Logic Levels:           15  (CARRY4=4 IBUF=1 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.638     9.851    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y31         LUT5 (Prop_lut5_I4_O)        0.326    10.177 f  nolabel_line29/p3/i__carry_i_10/O
                         net (fo=1, routed)           1.026    11.204    nolabel_line29/p2/result_OBUF[5]_inst_i_52
    SLICE_X96Y30         LUT3 (Prop_lut3_I0_O)        0.149    11.353 r  nolabel_line29/p2/i__carry_i_9/O
                         net (fo=12, routed)          1.331    12.684    nolabel_line29/p3/alu_result0_inferred__5/i__carry[0]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.355    13.039 r  nolabel_line29/p3/i__carry_i_16/O
                         net (fo=6, routed)           1.243    14.281    nolabel_line29/p3/S[0]
    SLICE_X99Y35         LUT3 (Prop_lut3_I0_O)        0.124    14.405 r  nolabel_line29/p3/i__carry_i_8/O
                         net (fo=1, routed)           0.000    14.405    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0_1[0]
    SLICE_X99Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.937 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.937    nolabel_line29/alu1/alu_result0_inferred__5/i__carry_n_0
    SLICE_X99Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.051 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.051    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__0_n_0
    SLICE_X99Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.165 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.165    nolabel_line29/alu1/alu_result0_inferred__5/i__carry__1_n_0
    SLICE_X99Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.279 r  nolabel_line29/alu1/alu_result0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           1.453    16.732    nolabel_line29/p3/CO[0]
    SLICE_X99Y34         LUT6 (Prop_lut6_I0_O)        0.124    16.856 f  nolabel_line29/p3/result_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.433    17.289    nolabel_line29/p2/EXMEM_alu_result_o_reg[0]_2
    SLICE_X99Y34         LUT6 (Prop_lut6_I2_O)        0.124    17.413 r  nolabel_line29/p2/result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.828    18.241    nolabel_line29/p2/result_OBUF[0]_inst_i_2_n_0
    SLICE_X105Y36        LUT6 (Prop_lut6_I0_O)        0.124    18.365 r  nolabel_line29/p2/result_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.731    19.096    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[0]
    SLICE_X96Y31         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.611     5.094    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X96Y31         FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[0]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.005ns  (logic 2.279ns (11.992%)  route 16.726ns (88.008%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.811    10.024    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X88Y29         LUT5 (Prop_lut5_I4_O)        0.326    10.350 f  nolabel_line29/p3/EXMEM_alu_in2_o[10]_i_1/O
                         net (fo=3, routed)           1.405    11.755    nolabel_line29/p2/p_0_in__0[5]
    SLICE_X96Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.879 f  nolabel_line29/p2/result_OBUF[7]_inst_i_37/O
                         net (fo=4, routed)           1.170    13.049    nolabel_line29/p2/result_OBUF[7]_inst_i_37_n_0
    SLICE_X96Y36         LUT6 (Prop_lut6_I2_O)        0.124    13.173 r  nolabel_line29/p2/result_OBUF[7]_inst_i_19/O
                         net (fo=89, routed)          3.663    16.836    nolabel_line29/p2/result_OBUF[7]_inst_i_19_n_0
    SLICE_X107Y30        LUT5 (Prop_lut5_I2_O)        0.124    16.960 f  nolabel_line29/p2/result_OBUF[4]_inst_i_8/O
                         net (fo=1, routed)           1.032    17.992    nolabel_line29/p2/result_OBUF[4]_inst_i_8_n_0
    SLICE_X105Y31        LUT6 (Prop_lut6_I2_O)        0.124    18.116 f  nolabel_line29/p2/result_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.306    18.423    nolabel_line29/p2/result_OBUF[4]_inst_i_3_n_0
    SLICE_X104Y30        LUT6 (Prop_lut6_I2_O)        0.124    18.547 r  nolabel_line29/p2/result_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.458    19.005    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[4]
    SLICE_X102Y30        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.611     5.094    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y30        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[4]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.981ns  (logic 3.558ns (18.745%)  route 15.423ns (81.255%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btn_IBUF_inst/O
                         net (fo=356, routed)         3.799     4.732    nolabel_line29/p4/btn_IBUF
    SLICE_X89Y25         LUT4 (Prop_lut4_I3_O)        0.124     4.856 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13/O
                         net (fo=2, routed)           0.834     5.689    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_13_n_0
    SLICE_X89Y24         LUT6 (Prop_lut6_I5_O)        0.124     5.813 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6/O
                         net (fo=15, routed)          2.248     8.061    nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_6_n_0
    SLICE_X95Y31         LUT3 (Prop_lut3_I2_O)        0.152     8.213 r  nolabel_line29/p4/EXMEM_alu_in2_o[31]_i_2/O
                         net (fo=47, routed)          1.732     9.946    nolabel_line29/p3/EXMEM_alu_in2_o_reg[9]_0
    SLICE_X89Y28         LUT5 (Prop_lut5_I3_O)        0.326    10.272 r  nolabel_line29/p3/EXMEM_alu_in2_o[1]_i_1/O
                         net (fo=2, routed)           1.098    11.370    nolabel_line29/p2/p_0_in__0[0]
    SLICE_X97Y28         LUT3 (Prop_lut3_I0_O)        0.124    11.494 r  nolabel_line29/p2/i__carry_i_15/O
                         net (fo=101, routed)         2.281    13.774    nolabel_line29/p3/alu_result0_inferred__5/i__carry[1]
    SLICE_X102Y33        LUT2 (Prop_lut2_I1_O)        0.124    13.898 r  nolabel_line29/p3/result_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    13.898    nolabel_line29/p3/result_OBUF[3]_inst_i_22_n_0
    SLICE_X102Y33        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.431 r  nolabel_line29/p3/result_OBUF[3]_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.431    nolabel_line29/p3/result_OBUF[3]_inst_i_7_n_0
    SLICE_X102Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  nolabel_line29/p3/result_OBUF[7]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.548    nolabel_line29/p3/result_OBUF[7]_inst_i_12_n_0
    SLICE_X102Y35        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.871 r  nolabel_line29/p3/EXMEM_alu_result_o_reg[14]_i_18/O[1]
                         net (fo=2, routed)           1.263    16.134    nolabel_line29/p2/data0[8]
    SLICE_X104Y33        LUT6 (Prop_lut6_I2_O)        0.306    16.440 r  nolabel_line29/p2/EXMEM_alu_result_o[9]_i_12/O
                         net (fo=1, routed)           0.670    17.110    nolabel_line29/p2/EXMEM_alu_result_o[9]_i_12_n_0
    SLICE_X104Y33        LUT6 (Prop_lut6_I2_O)        0.124    17.234 r  nolabel_line29/p2/EXMEM_alu_result_o[9]_i_6/O
                         net (fo=1, routed)           0.466    17.700    nolabel_line29/p2/EXMEM_alu_result_o[9]_i_6_n_0
    SLICE_X104Y33        LUT5 (Prop_lut5_I0_O)        0.124    17.824 r  nolabel_line29/p2/EXMEM_alu_result_o[9]_i_2/O
                         net (fo=1, routed)           1.033    18.857    nolabel_line29/p2/EXMEM_alu_result_o[9]_i_2_n_0
    SLICE_X106Y33        LUT6 (Prop_lut6_I0_O)        0.124    18.981 r  nolabel_line29/p2/EXMEM_alu_result_o[9]_i_1/O
                         net (fo=1, routed)           0.000    18.981    nolabel_line29/p3/EXMEM_alu_result_o_reg[31]_1[9]
    SLICE_X106Y33        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.690     5.173    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X106Y33        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.162ns (19.349%)  route 0.676ns (80.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         0.676     0.838    nolabel_line29/p3/btn_IBUF
    SLICE_X102Y42        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.881     2.075    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y42        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[26]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.162ns (19.349%)  route 0.676ns (80.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         0.676     0.838    nolabel_line29/p3/btn_IBUF
    SLICE_X102Y42        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.881     2.075    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X102Y42        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[27]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.162ns (15.431%)  route 0.889ns (84.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         0.889     1.051    nolabel_line29/p3/btn_IBUF
    SLICE_X101Y36        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.876     2.070    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X101Y36        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[18]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p2/IDEX_imm_sext_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.162ns (15.097%)  route 0.912ns (84.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         0.912     1.074    nolabel_line29/p2/btn_IBUF
    SLICE_X96Y33         FDRE                                         r  nolabel_line29/p2/IDEX_imm_sext_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.874     2.068    nolabel_line29/p2/clk_IBUF_BUFG
    SLICE_X96Y33         FDRE                                         r  nolabel_line29/p2/IDEX_imm_sext_o_reg[10]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.162ns (15.063%)  route 0.915ns (84.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         0.915     1.077    nolabel_line29/p3/btn_IBUF
    SLICE_X105Y39        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.880     2.074    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X105Y39        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[16]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p4/MEMWB_alu_result_o_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.162ns (14.244%)  route 0.977ns (85.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         0.977     1.139    nolabel_line29/p4/btn_IBUF
    SLICE_X96Y32         FDRE                                         r  nolabel_line29/p4/MEMWB_alu_result_o_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.873     2.067    nolabel_line29/p4/clk_IBUF_BUFG
    SLICE_X96Y32         FDRE                                         r  nolabel_line29/p4/MEMWB_alu_result_o_reg[14]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.162ns (14.172%)  route 0.982ns (85.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         0.982     1.145    nolabel_line29/p3/btn_IBUF
    SLICE_X105Y37        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.878     2.072    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X105Y37        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[15]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.162ns (14.168%)  route 0.983ns (85.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         0.983     1.145    nolabel_line29/p3/btn_IBUF
    SLICE_X105Y34        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.876     2.070    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X105Y34        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[11]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.162ns (13.839%)  route 1.010ns (86.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.010     1.172    nolabel_line29/p3/btn_IBUF
    SLICE_X100Y41        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.880     2.074    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X100Y41        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[20]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            nolabel_line29/p3/EXMEM_alu_result_o_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.162ns (13.839%)  route 1.010ns (86.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btn_IBUF_inst/O
                         net (fo=356, routed)         1.010     1.172    nolabel_line29/p3/btn_IBUF
    SLICE_X100Y41        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.880     2.074    nolabel_line29/p3/clk_IBUF_BUFG
    SLICE_X100Y41        FDRE                                         r  nolabel_line29/p3/EXMEM_alu_result_o_reg[24]/C





