library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Register is
    Port (
        clk      : in  STD_LOGIC;           
        reset    : in  STD_LOGIC;           
        load     : in  STD_LOGIC;          
        data_in  : in  STD_LOGIC_VECTOR(7 downto 0);
        data_out : out STD_LOGIC_VECTOR(7 downto 0)  
    );
end Register;

architecture Behavioral of Register is
    signal reg : STD_LOGIC_VECTOR(7 downto 0) := (others => '0'); 
begin

    process(clk)
    begin
        if rising_edge(clk) then
            if reset = '1' then
                reg <= (others => '0'); 
            elsif load = '1' then
                reg <= data_in; 
            end if;
        end if;
    end process;

    data_out <= reg; 

end Behavioral;
