

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_k_0_k3'
================================================================
* Date:           Sat Sep  2 22:11:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3848|     3848|  38.480 us|  38.480 us|  3848|  3848|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k3  |     3846|     3846|        12|          5|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     81|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    112|    -|
|Register         |        -|    -|     335|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     335|    257|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln181_fu_154_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln182_fu_179_p2   |         +|   0|  0|  17|          14|          14|
    |add_ln183_fu_168_p2   |         +|   0|  0|  27|          20|          20|
    |icmp_ln181_fu_148_p2  |      icmp|   0|  0|  11|          10|          10|
    |ifzero_fu_190_p2      |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  81|          65|          57|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k3_1             |   9|          2|   10|         20|
    |ap_sig_allocacmp_v96_load         |   9|          2|   32|         64|
    |k3_fu_56                          |   9|          2|   10|         20|
    |v96_fu_52                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         24|   90|        184|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln181_reg_235                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln181_reg_231                |   1|   0|    1|          0|
    |icmp_ln181_reg_231_pp0_iter1_reg  |   1|   0|    1|          0|
    |ifzero_reg_250                    |   1|   0|    1|          0|
    |k3_fu_56                          |  10|   0|   10|          0|
    |v209_load_reg_259                 |  32|   0|   32|          0|
    |v224_addr_reg_226                 |  14|   0|   14|          0|
    |v93_reg_254                       |  32|   0|   32|          0|
    |v95_reg_269                       |  32|   0|   32|          0|
    |v96_fu_52                         |  32|   0|   32|          0|
    |v97_reg_279                       |  32|   0|   32|          0|
    |ifzero_reg_250                    |  64|  32|    1|          0|
    |v224_addr_reg_226                 |  64|  32|   14|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 335|  64|  222|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1134_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1142_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1142_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1142_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|grp_fu_1142_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_S_k_0_k3|  return value|
|v224_load             |   in|   32|     ap_none|                       v224_load|        scalar|
|v224_address0         |  out|   14|   ap_memory|                            v224|         array|
|v224_ce0              |  out|    1|   ap_memory|                            v224|         array|
|v224_we0              |  out|    1|   ap_memory|                            v224|         array|
|v224_d0               |  out|   32|   ap_memory|                            v224|         array|
|empty                 |   in|   14|     ap_none|                           empty|        scalar|
|sub_ln183             |   in|   20|     ap_none|                       sub_ln183|        scalar|
|v209_address0         |  out|   20|   ap_memory|                            v209|         array|
|v209_ce0              |  out|    1|   ap_memory|                            v209|         array|
|v209_q0               |   in|   32|   ap_memory|                            v209|         array|
|sub_ln182             |   in|   14|     ap_none|                       sub_ln182|        scalar|
|v223_address0         |  out|   14|   ap_memory|                            v223|         array|
|v223_ce0              |  out|    1|   ap_memory|                            v223|         array|
|v223_q0               |   in|   32|   ap_memory|                            v223|         array|
+----------------------+-----+-----+------------+--------------------------------+--------------+

