// Seed: 2817892168
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input wire id_2,
    output wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    input uwire id_8,
    output tri0 id_9,
    input supply1 id_10,
    output wor id_11
);
  assign id_6 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    input tri id_6,
    output uwire id_7,
    output tri id_8,
    input wor id_9,
    output wor id_10,
    output supply0 id_11,
    output wand id_12,
    output wor id_13,
    input tri1 id_14,
    input tri1 id_15
);
  assign id_13 = id_14;
  module_0(
      id_6, id_5, id_14, id_10, id_1, id_3, id_11, id_4, id_14, id_11, id_3, id_8
  );
endmodule
