$comment
	File created using the following command:
		vcd file Converter.msim.vcd -direction
$end
$date
	Wed Feb 07 12:23:25 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Converter_vlg_vec_tst $end
$var reg 1 ! Bn0 $end
$var reg 1 " BN1 $end
$var reg 1 # BN2 $end
$var wire 1 $ G0 $end
$var wire 1 % G1 $end
$var wire 1 & G2 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 / ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 0 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 1 G2~output_o $end
$var wire 1 2 G1~output_o $end
$var wire 1 3 G0~output_o $end
$var wire 1 4 BN2~input_o $end
$var wire 1 5 BN1~input_o $end
$var wire 1 6 inst~combout $end
$var wire 1 7 Bn0~input_o $end
$var wire 1 8 inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
1(
x)
1*
1+
1,
0-
z.
z/
z0
01
02
03
04
05
06
07
08
$end
#100000
1#
14
11
1&
16
12
1%
#200000
1"
0#
15
04
01
0&
18
13
1$
#300000
1#
14
11
1&
06
02
0%
#400000
1!
0"
0#
05
17
04
01
0&
#500000
1#
14
11
1&
16
12
1%
#600000
1"
0#
15
04
01
0&
08
03
0$
#700000
1#
14
11
1&
06
02
0%
#800000
0!
0"
0#
05
07
04
01
0&
#900000
1#
14
11
1&
16
12
1%
#1000000
