# Example PADRING configuration file
# 
# Copyright Symbiotic EDA GmbH 2019
# Niels Moseley - niels@symbioticeda.com
#

# Set the design name
DESIGN mypadring;

# Define the total chip area in microns
AREA 1200 1200; 

# Placement grid size in microns
GRID 1;

# Place the corners
# CORNER <instance name> <location> <cell name> ;

CORNER CORNER_1 SE CORNER ;
CORNER CORNER_2 SW CORNER ;
CORNER CORNER_3 NE CORNER ;
CORNER CORNER_4 NW CORNER ;

# Define the north edge of the pad ring
# PAD <instance name> <location> <cell name> ;
#
# SPACE <microns> : use fixed space between preceding and succeeding cell.
#

# north side is occupied by an 8-bit bus control interface
PAD GPIO[0] N IOPAD ;
PAD GPIO[1] N IOPAD ;
PAD GPIO[2] N IOPAD ;
PAD GPIO[3] N IOPAD ;
PAD GPIO[4] N IOPAD ;
PAD GPIO[5] N IOPAD ;
PAD GPIO[6] N IOPAD ;
PAD GPIO[7] N IOPAD ;

# Define the south edge of the pad ring
# which has the clock, reset, SPI and UART

PAD CLK S IOPAD ;
PAD RESET S IOPAD ;
PAD MISO S IOPAD ;
PAD MOSI S IOPAD ;
PAD SCK S IOPAD ;
PAD SPI_CS_N S IOPAD ;
PAD UART_TX S IOPAD ;
PAD UART_RX S IOPAD ;

# Define the east edge of the pad ring
# Power and some PWM pins

PAD PWM_1 E IOPAD;
PAD PWM_2 E IOPAD; 
PAD VDD_1 E PWRPAD;
SPACE 0 ;               # force the space between VDD_1 and GND_1 to zero.
PAD GND_1 E PWRPAD;
PAD PWM_3 E IOPAD;
PAD PWM_4 E IOPAD;


# Define the west edge of the pad ring
# DAC outputs and power.
PAD DAC_0 W IOPAD;
PAD DAC_1 W IOPAD; 
PAD VDD_2 W PWRPAD;
SPACE 0 ;               # force the space between VDD_2 and GND_2 to zero.
PAD GND_2 W PWRPAD;
PAD DAC_2 W IOPAD;
PAD DAC_3 W IOPAD;
