#include <stdlib.h>
#include <stdio.h>
#include "platform.h"
#include "xparameters.h"
#include "fsl.h"
#include "xtmrctr_l.h"
#include "xil_printf.h"

#include "xaxidma.h"

#define N	4

#define DMA_DEVICE_ID	XPAR_AXIDMA_0_DEVICE_ID

// DMA configuration
int DMAConfig(u16 dmaDeviceId, XAxiDma* axidma)
{
	XAxiDma_Config *CfgPtr;
	int status;

	CfgPtr = XAxiDma_LookupConfig(dmaDeviceId);
	if (!CfgPtr) {
		xil_printf("No DMA configuration found for %d.\r\n", dmaDeviceId);
		return XST_FAILURE;
	}

	status = XAxiDma_CfgInitialize(axidma, CfgPtr);
	if (status != XST_SUCCESS) {
		xil_printf("DMA Initialization failed %d.\r\n", status);
		return XST_FAILURE;
	}

	if (XAxiDma_HasSg(axidma)) {
		xil_printf("Device configured as SG mode.\r\n");
		return XST_FAILURE;
	}

	// Disable interrupts
	XAxiDma_IntrDisable(axidma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
	XAxiDma_IntrDisable(axidma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);

	return XST_SUCCESS;
}


void md5Hw(int* pDst, int* pSrc, unsigned int size)
{
	int* p;

	for (p = pSrc; p < (pSrc + size); p++, pDst++)
	{
		putfslx(*p, 0, FSL_DEFAULT);
		getfslx(*pDst, 0, FSL_DEFAULT);
	}
}

void PrintDataArray(uint32_t* pData, uint32_t size)
{
	uint32_t* p;

	xil_printf("\n\r");
	for (p = pData; p < pData + size; p++)
	{
		xil_printf("%08x  ", *p);
	}
	xil_printf("\n\r");
}

void ResetPerformanceTimer()
{
	XTmrCtr_Disable(XPAR_TMRCTR_0_BASEADDR, 0);
	XTmrCtr_SetLoadReg(XPAR_TMRCTR_0_BASEADDR, 0, 0x00000001);
	XTmrCtr_LoadTimerCounterReg(XPAR_TMRCTR_0_BASEADDR, 0);
	XTmrCtr_SetControlStatusReg(XPAR_TMRCTR_0_BASEADDR, 0, 0x00000000);
}

void RestartPerformanceTimer()
{
	ResetPerformanceTimer();
	XTmrCtr_Enable(XPAR_TMRCTR_0_BASEADDR, 0);
}

unsigned int GetPerformanceTimer()
{
	return XTmrCtr_GetTimerCounterReg(XPAR_TMRCTR_0_BASEADDR, 0);
}

unsigned int StopAndGetPerformanceTimer()
{
	XTmrCtr_Disable(XPAR_TMRCTR_0_BASEADDR, 0);
	return GetPerformanceTimer();
}


int main()
{
	uint32_t srcData[N];

	unsigned int timeElapsed;
	int status;

	XAxiDma axiDma;

    init_platform();


    RestartPerformanceTimer();
    srand(0);

    for (int i = 0; i < N; i++) {
    	srcData[i] = rand() + rand();
    }

    timeElapsed = StopAndGetPerformanceTimer();
    xil_printf("\n\rInput (%d microseconds):\n\r", timeElapsed / (XPAR_CPU_M_AXI_DP_FREQ_HZ / 1000000));
    PrintDataArray(srcData, N);

	// Configuring DMA
	xil_printf("\r\nConfiguring DMA");
	status = DMAConfig(DMA_DEVICE_ID, &axiDma);
	if (status != XST_SUCCESS)
	{
		xil_printf("\r\nConfiguration failed");
		return XST_FAILURE;
	}
	xil_printf("\r\nDMA running");

	// MD5
	RestartPerformanceTimer();
	status = XAxiDma_SimpleTransfer(&axiDma,(UINTPTR) srcData, N * sizeof(uint32_t), XAXIDMA_DMA_TO_DEVICE);

	if (status != XST_SUCCESS)
	{
		xil_printf("\r\nDMA transfer failed");
		return XST_FAILURE;
	}

	//while ((XAxiDma_Busy(&axiDma, XAXIDMA_DEVICE_TO_DMA)) || (XAxiDma_Busy(&axiDma, XAXIDMA_DMA_TO_DEVICE))) {}
	while (XAxiDma_Busy(&axiDma, XAXIDMA_DMA_TO_DEVICE));

	timeElapsed = StopAndGetPerformanceTimer();
	xil_printf("\n\rDMA Hardware md5 time: %d microseconds", timeElapsed / (XPAR_CPU_M_AXI_DP_FREQ_HZ / 1000000));

	//Output
	uint32_t res[4*N];

	for (int i = 0; i < 4*N; i++) {
		res [i] = 0;
	}

	uint32_t offset = 0;

	while(Xil_In32(XPAR_MD5HF_0_S00_AXI_BASEADDR + 16) != 1);

	while(Xil_In32(XPAR_MD5HF_0_S00_AXI_BASEADDR + 16) == 1) {
		xil_printf("\n\rDone = %d", Xil_In32(XPAR_MD5HF_0_S00_AXI_BASEADDR + 16));
		res[offset + 0] = Xil_In32(XPAR_MD5HF_0_S00_AXI_BASEADDR + 0);
		res[offset + 1] = Xil_In32(XPAR_MD5HF_0_S00_AXI_BASEADDR + 4);
		res[offset + 2] = Xil_In32(XPAR_MD5HF_0_S00_AXI_BASEADDR + 8);
		res[offset + 3] = Xil_In32(XPAR_MD5HF_0_S00_AXI_BASEADDR + 12);
		offset += 4;
	}


	// Time to read the result from hardware
	timeElapsed = StopAndGetPerformanceTimer();
	xil_printf("\n\rOutput (%d microseconds):", timeElapsed / (XPAR_CPU_M_AXI_DP_FREQ_HZ / 1000000));
	PrintDataArray(res, 4*N);

    cleanup_platform();
    return 0;
}
