BackOff-AC
0x00
activeAC[0]
activeAC[1]
trigTxAC0
trigTxAC1
trigTxAC2
trigTxAC3
trigTxACBcn
ac0ProtTrigger
ac1ProtTrigger
ac2ProtTrigger
ac3ProtTrigger
IntenalColl0_p
IntenalColl1_p
IntenalColl2_p
backoffdone_p
TBTTFlag

MainFSM1
0x01
macControllerMasterFSMCs*[0]
macControllerMasterFSMCs*[1]
macControllerMasterFSMCs*[2]
macControllerMasterFSMCs*[3]
macControllerTx/RxFSMCs*[0]
macControllerTx/RxFSMCs*[1]
macControllerTx/RxFSMCs*[2]
txControlCs*[0]
txControlCs*[1]
txControlCs*[2]
txControlCs*[3]
txControlCs*[4]
txControlCs*[5]
txControlCs*[6]
txControlCs*[7]
txControlCs*[8]

MainFSM2
0x02
macControllerMasterFSMCs*[0]
macControllerMasterFSMCs*[1]
macControllerMasterFSMCs*[2]
macControllerMasterFSMCs*[3]
macControllerTx/RxFSMCs*[0]
macControllerTx/RxFSMCs*[1]
macControllerTx/RxFSMCs*[2]
rxControlCs*[0]
rxControlCs*[1]
rxControlCs*[2]
rxControlCs*[3]
rxControlCs*[4]
deaggregatorFsm*[0]
deaggregatorFsm*[1]
deaggregatorFsm*[2]
deaggregatorFsm*[3]

DMAChannels
0x03
txAC0State[0]
txAC0State[1]
txAC1State[0]
txAC1State[1]
txAC2State[0]
txAC2State[1]
txAC3State[0]
txAC3State[1]
txBcnState[0]
txBcnState[1]
rxHeaderState[0]
rxHeaderState[1]
rxPayloadState[0]
rxPayloadState[1]
OredTxNewTail
OredTxNewHead

MACTimerUnit
0x04
tick1us_p
tickTBTT_p
tickEarlyTBTT_p
tickDMAEarlyTBTT_p
tickSIFS_p
tickNullSIFS_p
tickRIFS_p
tickPIFS_p
tickSlot_p
tickEarlySlot_p
tickDMAEarlySlot_p
moveToActive_p
navCfpMaxDurUpdate_p|loadQuietDuration_p
channelBusy
earlyWakeup_p
wakeupListenInterval_p

Deaggregator
0x05
rxDataStart_p
rxDataEnd_p
rxDataError_p
rxVector2Valid_p
rxCntrlReady
correctRcved_p
ampduIncorrectRcved_p
ampduCorrectRcved_p
stopRx_p
startRx
macPhyIfRxFifoReadEn
macPhyIfRxFifoEmpty
rxAggregation
rxFormatMod[0]
rxFormatMod[1]
maxLengthExceeded_p

RXController
0x06
baRxTrigger
rxFIFOOverFlow
rxFIFOAlmostFull
rxFIFOWrite
rxFIFOWrTag[0]
rxFIFOWrTag[1]
rxFIFOWrTag[2]
rxFIFOWrTag[3]
fcsOk
acceptRcved
bssIDMatch
addr1Match
startMacHdr
endHeader
endPayload
discardFrm

DMAInternalFSM
0x07
txListProcCs*[0]
txListProcCs*[1]
txListProcCs*[2]
txListProcCs*[3]
txListProcCs*[4]
oredNewHead
oredNewTail
txInterrupt
rxInterrupt
interruptEnTx
rxListProcCs*[0]
rxListProcCs*[1]
rxListProcCs*[2]
rxListProcCs*[3]
rxListProcCs*[4]
txStaUpdaterFull

FrameDebug1
0x08
TXFrameDebug1[0]/typeFrame*[0]
TXFrameDebug1[1]/typeFrame*[1]
TXFrameDebug1[2]/subTypeFrame*[0]
TXFrameDebug1[3]/subTypeFrame*[1]
TXFrameDebug1[4]/subTypeFrame*[2]
TXFrameDebug1[5]/subTypeFrame*[3]
TXFrameDebug1[6]/rxRetry
TXFrameDebug1[7]/rxMoreData
TXFrameDebug1[8]/rxMoreFrag
TXFrameDebug1[9]/PwrMgt
TXFrameDebug1[10]/ProtectedBit
TXFrameDebug1[11]/rxSeqCtrl[0]
TXFrameDebug1[12]/rxSeqCtrl[1]
TXFrameDebug1[13]/rxSeqCtrl[2]
TXFrameDebug1[14]/rxSeqCtrl[3]
TXFrameDebug1[15]/correctRcved_p|incorrectRcved_p

FrameDebug2
0x09
TXFrameDebug2[0]/rxAddr2*[40]
TXFrameDebug2[1]/rxAddr2*[41]
TXFrameDebug2[2]/rxAddr2*[42]
TXFrameDebug2[3]/rxAddr2*[43]
TXFrameDebug2[4]/rxAddr2*[44]
TXFrameDebug2[5]/rxAddr2*[45]
TXFrameDebug2[6]/rxAddr2*[46]
TXFrameDebug2[7]/rxAddr2*[47]
TXFrameDebug2[8]/addr1Match
TXFrameDebug2[9]/rxSeqCtrl[4]
TXFrameDebug2[10]/rxSeqCtrl[5]
TXFrameDebug2[11]/rxSeqCtrl[6]
TXFrameDebug2[12]/rxSeqCtrl[7]
TXFrameDebug2[13]/rxSeqCtrl[8]
TXFrameDebug2[14]/rxSeqCtrl[9]
TXFrameDebug2[15]/correctRcved_p

Interrupts
0x0A
!intTxRxTimer_n
!intTxRxMisc_n
!intRxTrigger_n
!intTxTrigger_n
!intProtTrigger_n
!intGen_n
txopComplete
impPri/SecTBTT
impPri/SecDTIM
absTimers[0]
absTimers[1]
idleInterrupt
rxDMAEmpty
ac3|2|1|0|bcnTxTrigger
bcn|ac0|1|2|3TxDMADead|ptError
phyErr|hwErr|UnderRun|rxFIFOOverFlow

MACPHYIF
0x0B
startTx_p
stopTx_p
mpIfTxFifoFull
mpIfTxErr_p
mpIfTxEn
aggreation
startRx_p
stopRx_p
macPhyIfRxStart_p
macPhyIfRxCca
macPhyIfRxCcaSec20
macPhyIfRxEndForTiming_p
macPhyIfRxEnd_p
macPhyIfRxErr_p
macPhyIfRxFifoEmpty
macPhyIfRxFifoReadEn

BAController
0x0C
baControllerCs*[0]
baControllerCs*[1]
baControllerCs*[2]
baControllerCs*[3]
keyStorageError_p
psBitmapUpdate_p
psBitmapDiscard_p
psBitmapReady
newPsBitmap
psBitmapUpdateDone_p
startUpdate_p
oldAddrLocation[0]
oldAddrLocation[1]
lastAddr[0]
lastAddr[1]
psBitmapInitEn

TXParametersCache
0x0D
currentWriteHDSet
currentWritePTSet
currentReadHDSet
currentReadPTSet
partOfAMPDU
txParameterNextPTReady_p
txParameterPTReady_p
txParameterHDReady_p
clearSets_p
togglePTSet_p
toggleHDSet_p
txCtrlRegBusy
discardPrevHD_p
txCtrlRegHD
txCtrlRegPT
txCtrlRegWr

MACController1
0x0E
txSuccessful_p|retry_p|retryLTReached_p
txExchangeEnabled
retryLimitReached_p
rtsFailed_p|mpduFailed_p
rtsSuccess_p|mpduSuccess_p
retryFrame_p
ampduFrm_p
txMpduDone_p
swRTS_p
statusUpdated_p
clearSets_p
togglePTSet_p
toggleHDSet_p
txParameterNextPTReady_p
txParameterPTReady_p
txParameterHDReady_p

DMATXLIST(DMA3)
0x0F
txListProcCs*[0]
txListProcCs*[1]
txListProcCs*[2]
txListProcCs*[3]
txListProcCs*[4]
descriptorDoneTx
txListError
lifeTimeExpiredFlag
pointerNotAligned
patternError
nxtAtomFrmPtrValid
plyTblValid
pldBufDescValid
nxtMpduDescValid
ptFragment
abortTransaction

DMATXFIFO(DMA4)
0x10
txTagFifoWrData*[0]
txTagFifoWrData*[1]
txTagFifoWrData*[2]
txTagFifoWrData*[3]
txTagFifoWrData*[4]
txTagFifoWrData*[5]
flushTxFifo
txFifoWr
txFifoEmpty
txFifoFull
txFifoAlmostFull
discardPrevHD_p
txCtrlRegWr
txCtrlRegBusy
txCtrlRegHD|txCtrlRegPT
dmaHIFRead

DMAEngine(DMA5)
0x11
statusUpdaterFull
trigPldHalt_p
trigHdrHalt_p
trigAC3Dead_p
trigAC2Dead_p
trigAC1Dead_p
trigAC0Dead_p
trigBcnDead_p
underRunDetected_p
stopDma_p
txFIFOFlushDMA
trigTxAC3
trigTxAC2
trigTxAC1
trigTxAC0
trigTxBcn

DMATXList(DMA6)
0x12
transactionEnable_p
txListRead
suspendRead
updNxtMpdu
retryFrame
patternError_gen
transactionDone_p
prevFrmRts
updNxtAtomFrm
storeParameters_p
startMpdu
atomicFrmValid_p
lifetimeExpired_p
trigNxtAtomFrm_p
retryFrame_p
abortTx_p

MediumAccess
0x13
nextTBTTCnt[0]
nextTBTTCnt[1]
nextTBTTCnt[2]
nextTBTTCnt[3]
impQICnt[0]
impQICnt[1]
impQICnt[2]
impQICnt[3]
retryFrame_p
txopComplete
retry_p|txSuccessful_p|retryLTReached_p
backOffDone_p
loadQuietDuration_p
channelBusy
macPhyIfRxCca
quietElement1InValid|quietElement2InValid

NAV
0x14
macPhyIfRxErr_p
stopRx_p
navRestart_p
navCounterEnable
timeout_p
macPhyIfRxEndForTiming_p
navLsigUpdate_p
correctRcved_p
incorrectRcved_p
notMineRtsRcved
endForceInc
psPollReceived
macPhyIfRxEnd_p
navUpdate_p
navClear_p
channelBusy

MacControllerRx
0x15
rxAggregation
sendCFENDRxC_p
sendACK_p
sendBA_p
expectedResp[0]
expectedResp[1]
incorrectRcved
correctRcved
rxShortGI
rxSTBC[0]
rxSTBC[1]
(rxTRQ&!rxNDPAn)
tsfRcved
lSIGTXOPDetected
respIsHT
rxFormatMod[2]|rxFormatMod[1]

BAScoreboard(BAController2)
0x16
startUpdate_p
conditionCase1
conditionCase2
conditionCase3
diffSN1Sat[0]
diffSN1Sat[1]
diffSN1Sat[2]
diffSN1Sat[3]
diffSN1Sat[4]
diffSN1Sat[5]
diffSN2Sat[0]
diffSN2Sat[1]
diffSN2Sat[2]
diffSN2Sat[3]
diffSN2Sat[4]
diffSN2Sat[5]

BAController3(BAControllerFsm)
0x17
keyStorageValid
rxQoSEnd
psBitmapAddr[0]
psBitmapAddr[1]
keyIndexReturnBACapt[0]
keyIndexReturnBACapt[1]
keyIndexReturnBACapt[2]
keyIndexReturnBACapt[3]
keyIndexReturnBACapt[4]
keyIndexReturnBACapt[5]
keyIndexReturnBACapt[6]
keyIndexReturnBACapt[7]
rxTIDCapt[0]
rxTIDCapt[1]
rxTIDCapt[2]
rxTIDCapt[3]

EncryptionEngineLow
0x18
rdebug_initDonemacWTClk_p
initPRNGSynch_p
initPRNG_p_tx|initEncrRxCntrl_p|initDone_p|initCCMp_p
NULL
prngCs[0]
prngCs[1]
prngCs[2]
prngCs[3]
ccmp_cntlCs[0]
ccmp_cntlCs[1]
ccmp_cntlCs[2]
ccmp_cntlCs[3]
EncrRxCntrlCs[0]
EncrRxCntrlCs[1]
EncrRxCntrlCs[2]
EncrRxCntrlCs[3]

EncryptionEngineHigh
0x19
plainOutDataValid/plainTxDataValid
encrRxFIFOWriteEn/encryptDataValid
debug_lsh_reg[0]
debug_lsh_reg[1]
debug_lsh_reg[2]
debug_lsh_reg[3]
debug_valid
wepTkipPassed_p|ccmpPassed_p
wepTkipFailed_p|ccmpFailed_p|rxError_p|txError_p
nullKeyFound
cryptoKeyValid
debugUseDefaultKeyKSR
cipherLen
cipherType[0]
cipherType[1]
cipherType[2]

macControllerTx
0x1A
macControllerTxFSMCs[0]
macControllerTxFSMCs[1]
macControllerTxFSMCs[2]
macControllerTxFSMCs[3]
useImpQI
remainingTXOP
frmExFitInTXOP
frmExDurBiggerMacAllDur
hasTXOPLimitNull
dontTouchDur
txDMADataPending
txOpAcquired
nextIsBAR
skipBAR
txAMPDU
correctRcved_p

dmaStatus
0x1B
status(rxListProcDebug/txStatusDebug)[0]
status(rxListProcDebug/txStatusDebug)[1]
status(rxListProcDebug/txStatusDebug)[2]
status(rxListProcDebug/txStatusDebug)[3]
status(rxListProcDebug/txStatusDebug)[4]
status(rxListProcDebug/txStatusDebug)[5]
status(rxListProcDebug/txStatusDebug)[6]
status(rxListProcDebug/txStatusDebug)[7]
status(rxListProcDebug/txStatusDebug)[8]
status(rxListProcDebug/txStatusDebug)[9]
status(rxListProcDebug/txStatusDebug)[10]
status(rxListProcDebug/txStatusDebug)[11]
status(rxListProcDebug/txStatusDebug)[12]
status(rxListProcDebug/txStatusDebug)[13]
status(rxListProcDebug/txStatusDebug)[14]
status(rxListProcDebug/txStatusDebug)[15]

transmitAMPDU
0x1C
baRxTrigger
fcsOk
discardFrm
bssIDMatch
addr1Match
acceptRcved
baRcved
retryLimitReached_p
retryFrame_p
mpduFailed_p
mpduSuccess_p
correctRcved_p
skipBAR
txAMPDU
!intTxTrigger_n
!intRxTrigger_n

transmitStatus
0x1D
updateStatusPtr[8]
updateStatusPtr[9]
updateStatusPtr[10]
updateStatusPtr[11]
updateStatusPtr[12]
updateStatusPtr[13]
updateStatusPtr[14]
statusUpdateReq_p
retryLimitReached_p
mpduSuccess_p
retryFrame_p
descriptorDoneHWTx_p
updStatusPtr_p
updateDMAStatus_p
lifetimeExpired_p
storeParameters_p|txListProcIdle

swProf
0x1E
swProf[0]
swProf[1]
swProf[2]
swProf[3]
swProf[4]
swProf[5]
swProf[6]
swProf[7]
swProf[8]
swProf[9]
swProf[10]
swProf[11]
swProf[12]
swProf[13]
swProf[14]
swProf[15]

swProf2
0x1F
swProf[16]
swProf[17]
swProf[18]
swProf[19]
swProf[20]
swProf[21]
swProf[22]
swProf[23]
swProf[24]
swProf[25]
swProf[26]
swProf[27]
swProf[28]
swProf[29]
swProf[30]
swProf[31]

keySearchengine
0x20
keyIndexReturn[0]
keyIndexReturn[1]
keyIndexReturn[2]
keyIndexReturn[3]
keyIndexReturn[4]
keyIndexReturn[5]
keyStorageValid_p
keyStorageError_p
keyStorageAddr[0]
keyStorageAddr[1]
keyStorageAddr[2]
keyStorageAddr[3]
keyStorageAddr[4]
keyStorageAddr[5]
keySearchIndexTrig_p
indexSearchTrig_p

rxFifoCntrl
0x21
rxFIFOWrTag[0]
rxFIFOWrTag[1]
rxFIFOWrTag[2]
rxFIFOWrTag[3]
rxKeyIndexReturn[0]
rxKeyIndexReturn[1]
rxKeyIndexReturn[2]
rxKeyIndexReturn[3]
rxKeyIndexReturn[4]
rxKeyIndexReturn[5]
rxKeyIndexReturn[6]
rxKeyIndexReturn[7]
rxKeyIndexReturn[8]
rxKeyIndexReturn[9]
keySRamIndexV
writeTraileri_ff1

rxdecryptFSM
0x22
rxIndexSearchDone
rxInitVectorEnd_p
unknownRcved_p
myFrameRcvedTrig_p
bcMcRcved
decryptCs[0]
decryptCs[1]
decryptCs[2]
rxControlIdle
keyIndexCapture_p
rxError_p
NULL
keyStorageValid_p
keyStorageError_p
rxKeySearchIndexTrig_p
indexSearchTrig_p

TxRxListA
0x23
tx/rxListProcReq
tx/rxListLast
burstStop_p
burstStart_p
(~waitingTransEnd&ongoingBurst)/stopTransaction
transactionDone_p
remainingData[0]
remainingData[1]
remainingData[2]
remainingData[3]
remainingData[4]
tx/rxListProcCs[0]
tx/rxListProcCs[1]
tx/rxListProcCs[2]
tx/rxListProcCs[3]
tx/rxListProcCs[4]

DmaRdWrCtrl
0x24
portSel[0]
portSel[1]
writeEnable
writeEnable_c
readEnable
readEnable_c
rxListNextData
rxListTransComplete
lastAccess
dmaHIFTransComplete
dmaHIFReady
dmaHIFReadDataValid
dmaHIFError
dmaHIFWrite
dmaHIFRead
rdWrCtlrIdle

MainFSM
0x25
macControllerMasterFSMCs*[0]
macControllerMasterFSMCs*[1]
macControllerMasterFSMCs*[2]
macControllerMasterFSMCs*[3]
macControllerTx/RxFSMCs*[0]
macControllerTx/RxFSMCs*[1]
macControllerTx/RxFSMCs*[2]
txControlCs*[0]/rxControlCs*[0]
txControlCs*[1]/rxControlCs*[1]
txControlCs*[2]/rxControlCs*[2]
txControlCs*[3]/rxControlCs*[3]
txControlCs*[4]/rxControlCs*[4]
txControlCs*[5]/deaggregatorFsm*[0]
txControlCs*[6]/deaggregatorFsm*[1]
txControlCs*[7]/deaggregatorFsm*[2]
txControlCs*[8]/deaggregatorFsm*[3]

Deaggregator2
0x26
rxSTBC[0]
rxSTBC[1]
rxAggregation
rxShortGI
rxChBW[0]
rxChBW[1]
debugMCS[0]
debugMCS[1]
debugMCS[2]
debugMCS[3]
debugMCS[4]
debugMCS[5]
debugMCS[6]
rxFormatMod[0]
rxFormatMod[1]
rxFormatMod[2]

MACTimerUnit2
0x27
navCfpMaxDurUpdate_p
cfpUpdate_p
updateBeaconIntCnt_p
NULL
dtimUpdatedBySW
dtimUpdate_p
dtimCnt[0]
dtimCnt[1]
dtimCnt[2]
impPriDTIMInt
impPriTBTTInt
moveToDoze_p
moveToActive_p
earlyWakeup_p
wakeupDTIM_p
wakeupListenInterval_p

MACTimerUnit3
0x28
dtimUpdate_p
impPriTBTTInt|impPriDTIMInt
tickTBTT_p
dtimCnt[0]
dtimCnt[1]
dtimCnt[2]
updateBeaconIntCnt_p
beaconIntCnt[7]
beaconIntCnt[8]
beaconIntCnt[9]
beaconIntCnt[10]
beaconIntCnt[11]
beaconIntCnt[12]
beaconIntCnt[13]
beaconIntCnt[14]
beaconIntCnt[15]

DozeController
0x29
dozeControllerFSMCs[0]
dozeControllerFSMCs[1]
dozeControllerFSMCs[2]
macPriClkEn
atimWindowOver_p
wakeupDTIM_p
macSecClkEn,
wakeupListenInterval_p
wakeUpSW_macLPCLK,
dozeWakeUp_p,
moveToDoze_p,
fastClkReady,
macLPClkSwitch,
counterDone_p,
platformWakeUp,
activeClkGating,

BWManagement
0x2A
rxBWSignalingTA
rxChBWInNonHT[0]
rxChBWInNonHT[1]
rxDynBW
txDynBW
txBWSignaling
bwProtTx[0]
bwProtTx[1]
bwTx[0]
bwTx[1]
availableBW[0]
availableBW[1]
rxChBW[0]
rxChBW[1]
txChBW[0]
txChBW[1]

Backoff2
0x2B
backoffCntEnable2
backoffCntLoad2
backoffDone2
backOffDone_p
tickSlot_p
tickDMAEarlySlot_p
aifsFlag2
backoffCnt2[0]
backoffCnt2[1]
backoffCnt2[2]
backoffCtrl2Cs[0]
backoffCtrl2Cs[1]
backoffCtrl2Cs[2]
statussetac2HasData
txAC2StateNotPASSIVE
backoffEnable

Backoff3
0x2C
backoffCntEnable3
backoffCntLoad3
backoffDone3
backOffDone_p
tickSlot_p
tickDMAEarlySlot_p
aifsFlag3
backoffCnt3[0]
backoffCnt3[1]
backoffCnt3[2]
backoffCtrl3Cs[0]
backoffCtrl3Cs[1]
backoffCtrl3Cs[2]
statussetac3HasData
txAC3StateNotPASSIVE
backoffEnable

ClockGating
0x2D
mpIFClkEn
macWTClkEn
macLPClkSwitch
macCryptClkEn
macCoreRxClkEn
macCoreTxClkEn
macPIRxClkEn
macPITxClkEn
platformWakeUp
macPriClkEn
activeClkGating
macSecClkEn
rxFIFOEmptyWrClk
rxListProcCsIsIdle
txListProcCsIsIdle
idleInterrupt

Clock
0x2E
mpIFClkDbg
macWTClkDbg
macLPClkDbg
macCoreRxClkDbg
macCoreTxClkDbg
macCryptClkDbg
macCoreClkDbg
macPISlaveClkDbg
macPIRxClkDbg
macPITxClkDbg
macPIClkDbg
macPriClkEn
activeClkGating
macCoreRxClkEn
macCoreTxClkEn
macLPClkSwitch

MACPhyIf2
0x2F
rxstateCs[0]
rxstateCs[1]
rxstateCs[2]
rxReq
rx_vector_cnt[0]
rx_vector_cnt[1]
rx_vector_cnt[2]
rx_vector_cnt[3]
rx_vector_cnt[4]
stopRx_p
mpIFClkSoftRst_n
startRx
rxReqForceDeassertion
mpIfRxFifoFull
mpifOverflow
modemIsStarted

WAPIDebug
0x30
wpiCcmFSMDebug[0]
wpiCcmFSMDebug[1]
wpiCcmFSMDebug[2]
wpiCcmFSMDebug[3]
wpiIsIdle
wpiMode
wpiRegAlmostFull
wpiRegFull
wpiDataOutReady
wpiDataOutLast_p
wpiDataOutValid_p
payloadEnd_p
wpiDataInValid
wpiMICPassed
wpiDone_p
initWPI_p

CoexController
0x31
coexWlanRx
coexWlanTx
coexWlanChanBw
coexWlanPTIToggle
coexWlanPTI[0]
coexWlanPTI[1]
coexWlanPTI[2]
coexWlanPTI[3]
coexWlanRxAbort
coexWlanTxAbort
activeRx
ptiMode[0]
ptiMode[1]
ptiMode[2]
ptiMode[3]
macHeaderCompleted

BFRController
0x32
bfrControllerCs[0]
bfrControllerCs[1]
bfrControllerCs[2]
bfrStart
bfrNc[0]
bfrNc[1]
bfrNc[2]
bfrNr[0]
bfrNr[1]
bfrNr[2]
bfrFeedbackType
bfrCodebook
bfrGrouping[0]
bfrGrouping[1]
bfrChBW[0]
bfrChBW[1]

SecU1MainFSM
0x33
secU1TxControlCs[0]
secU1TxControlCs[1]
secU1TxControlCs[2]
secU1TxControlCs[3]
secU1TxControlCs[4]
secU1TxControlCs[5]
secU1TxControlCs[6]
secU1TxControlCs[7]
secControllerFSMCs[0]
secControllerFSMCs[1]
secControllerFSMCs[2]
txListProcCs[0]
txListProcCs[1]
txListProcCs[2]
txListProcCs[3]
txListProcCs[4]

secU1DebugPortDMATxStatus
0x34
updateStatusPtr[8]
updateStatusPtr[9]
updateStatusPtr[10]
updateStatusPtr[11]
updateStatusPtr[12]
updateStatusPtr[13]
updateStatusPtr[14]
statusUpdateReq_p
retryLimitReached_p
mpduSuccess_p
retryFrame_p
descriptorDoneHWTx_p
updStatusPtr_p
updateDMAStatus_p
lifetimeExpired_p
storeParameters_p|txListProcIdle

secU1DebugPortDmaRdWrCtrl
0x35
portSel[0]
portSel[1]
writeEnable
writeEnable_c
readEnable
readEnable_c
rxListNextData
rxListTransComplete
lastAccess
dmaHIFTransComplete
dmaHIFReady
dmaHIFReadDataValid
dmaHIFError
dmaHIFWrite
dmaHIFRead
rdWrCtlrIdle

DiagPort54
0x36
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL

DiagPort55
0x37
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL

DiagPort56
0x38
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL

DiagPort57
0x39
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL

DiagPort58
0x3A
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL
NULL

swProf3
0x3B
swProf[32]
swProf[33]
swProf[34]
swProf[35]
swProf[36]
swProf[37]
swProf[38]
swProf[39]
swProf[40]
swProf[41]
swProf[42]
swProf[43]
swProf[44]
swProf[45]
swProf[46]
swProf[47]

swProf4
0x3C
swProf[48]
swProf[49]
swProf[50]
swProf[51]
swProf[52]
swProf[53]
swProf[54]
swProf[55]
swProf[56]
swProf[57]
swProf[58]
swProf[59]
swProf[60]
swProf[61]
swProf[62]
swProf[63]

