{"vcs1":{"timestamp_begin":1679185885.628302698, "rt":3.25, "ut":2.38, "st":0.36}}
{"vcselab":{"timestamp_begin":1679185888.914886100, "rt":0.98, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1679185889.915755362, "rt":1.51, "ut":0.09, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679185885.350657146}
{"VCS_COMP_START_TIME": 1679185885.350657146}
{"VCS_COMP_END_TIME": 1679185892.072175169}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 386400}}
{"stitch_vcselab": {"peak_mem": 230988}}
