

================================================================
== Synthesis Summary Report of 'top'
================================================================
+ General Information: 
    * Date:           Sun Jul 10 12:43:29 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        reduce_example
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |                  Modules                  |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |           |     |
    |                  & Loops                  |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |    LUT    | URAM|
    +-------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |+ top                                      |  Timing|  -0.21|    28843|  1.442e+05|         -|    28844|     -|        no|     -|  4 (~0%)|  2233 (~0%)|  2697 (1%)|    -|
    | + reduce_basic_ii_is_3                    |       -|   0.20|     8196|  4.098e+04|         -|     8196|     -|        no|     -|        -|   119 (~0%)|  162 (~0%)|    -|
    |  o basic                                  |      II|   3.65|     8194|  4.097e+04|        11|        8|  1024|       yes|     -|        -|           -|          -|    -|
    | + reduce_accum2_ii_is_4                   |       -|   0.20|     9234|  4.617e+04|         -|     9234|     -|        no|     -|        -|   364 (~0%)|  491 (~0%)|    -|
    |  + reduce_accum2_ii_is_4_Pipeline_1       |       -|   2.67|        4|     20.000|         -|        4|     -|        no|     -|        -|    68 (~0%)|  108 (~0%)|    -|
    |   o Loop 1                                |       -|   3.65|        2|     10.000|         1|        1|     2|       yes|     -|        -|           -|          -|    -|
    |  + reduce_accum2_ii_is_4_Pipeline_accum2  |       -|   0.20|     9219|  4.610e+04|         -|     9219|     -|        no|     -|        -|   250 (~0%)|  272 (~0%)|    -|
    |   o accum2                                |      II|   3.65|     9217|  4.608e+04|        11|        9|  1024|       yes|     -|        -|           -|          -|    -|
    | + reduce_accum4_ii_is_3                   |       -|   0.20|     9252|  4.626e+04|         -|     9252|     -|        no|     -|        -|   479 (~0%)|  523 (~0%)|    -|
    |  + reduce_accum4_ii_is_3_Pipeline_1       |       -|   2.55|        6|     30.000|         -|        6|     -|        no|     -|        -|     5 (~0%)|   46 (~0%)|    -|
    |   o Loop 1                                |       -|   3.65|        4|     20.000|         1|        1|     4|       yes|     -|        -|           -|          -|    -|
    |  + reduce_accum4_ii_is_3_Pipeline_accum4  |       -|   0.20|     9219|  4.610e+04|         -|     9219|     -|        no|     -|        -|   380 (~0%)|  268 (~0%)|    -|
    |   o accum4                                |      II|   3.65|     9217|  4.608e+04|        11|        9|  1024|       yes|     -|        -|           -|          -|    -|
    | + reduce_accum8_ii_is_1                   |  Timing|  -0.21|     2129|  1.064e+04|         -|     2129|     -|        no|     -|        -|   514 (~0%)|  718 (~0%)|    -|
    |  + reduce_accum8_ii_is_1_Pipeline_1       |       -|   2.25|       10|     50.000|         -|       10|     -|        no|     -|        -|     6 (~0%)|   48 (~0%)|    -|
    |   o Loop 1                                |       -|   3.65|        8|     40.000|         1|        1|     8|       yes|     -|        -|           -|          -|    -|
    |  + reduce_accum8_ii_is_1_Pipeline_accum8  |       -|   0.20|     2058|  1.029e+04|         -|     2058|     -|        no|     -|        -|   252 (~0%)|  200 (~0%)|    -|
    |   o accum8                                |      II|   3.65|     2056|  1.028e+04|        11|        2|  1024|       yes|     -|        -|           -|          -|    -|
    +-------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 10       |
| A_q0       | 32       |
+------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| B         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| B        | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B            | port    |          |
| B        | B_ap_vld     | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                      | DSP | Pragma | Variable | Op   | Impl    | Latency |
+-------------------------------------------+-----+--------+----------+------+---------+---------+
| + top                                     | 4   |        |          |      |         |         |
|   fadd_32ns_32ns_32_8_full_dsp_1_U46      | 2   |        | accum    | fadd | fulldsp | 7       |
|   fadd_32ns_32ns_32_8_full_dsp_1_U46      | 2   |        | accum_1  | fadd | fulldsp | 7       |
|   fadd_32ns_32ns_32_8_full_dsp_1_U47      | 2   |        | accum_2  | fadd | fulldsp | 7       |
|   fadd_32ns_32ns_32_8_full_dsp_1_U46      | 2   |        | accum_3  | fadd | fulldsp | 7       |
|  + reduce_basic_ii_is_3                   | 0   |        |          |      |         |         |
|    add_ln23_fu_80_p2                      | -   |        | add_ln23 | add  | fabric  | 0       |
|  + reduce_accum2_ii_is_4                  | 0   |        |          |      |         |         |
|   + reduce_accum2_ii_is_4_Pipeline_1      | 0   |        |          |      |         |         |
|     empty_17_fu_68_p2                     | -   |        | empty_17 | add  | fabric  | 0       |
|   + reduce_accum2_ii_is_4_Pipeline_accum2 | 0   |        |          |      |         |         |
|     add_ln33_fu_125_p2                    | -   |        | add_ln33 | add  | fabric  | 0       |
|  + reduce_accum4_ii_is_3                  | 0   |        |          |      |         |         |
|   + reduce_accum4_ii_is_3_Pipeline_1      | 0   |        |          |      |         |         |
|     empty_14_fu_152_p2                    | -   |        | empty_14 | add  | fabric  | 0       |
|   + reduce_accum4_ii_is_3_Pipeline_accum4 | 0   |        |          |      |         |         |
|     add_ln44_fu_253_p2                    | -   |        | add_ln44 | add  | fabric  | 0       |
|  + reduce_accum8_ii_is_1                  | 0   |        |          |      |         |         |
|   + reduce_accum8_ii_is_1_Pipeline_1      | 0   |        |          |      |         |         |
|     empty_12_fu_58_p2                     | -   |        | empty_12 | add  | fabric  | 0       |
|   + reduce_accum8_ii_is_1_Pipeline_accum8 | 0   |        |          |      |         |         |
|     add_ln54_fu_88_p2                     | -   |        | add_ln54 | add  | fabric  | 0       |
+-------------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------+------+------+--------+----------+---------+------+---------+
| Name                     | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------------------+------+------+--------+----------+---------+------+---------+
| + top                    | 0    | 0    |        |          |         |      |         |
|  + reduce_accum8_ii_is_1 | 0    | 0    |        |          |         |      |         |
|    accum_U               | -    | -    |        | accum    | ram_s2p | auto | 1       |
+--------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+--------+---------+----------------------------------------+
| Type   | Options | Location                               |
+--------+---------+----------------------------------------+
| inline | off     | reduce.cpp:21 in reduce_basic_ii_is_3  |
| inline | off     | reduce.cpp:31 in reduce_accum2_ii_is_4 |
| inline | off     | reduce.cpp:42 in reduce_accum4_ii_is_3 |
| inline | off     | reduce.cpp:52 in reduce_accum8_ii_is_1 |
+--------+---------+----------------------------------------+


