#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul 20 22:37:54 2023
# Process ID: 11840
# Current directory: D:/A/proj/Asynchoronous_fifo/src/src.runs/synth_1
# Command line: vivado.exe -log async_fifo_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source async_fifo_top.tcl
# Log file: D:/A/proj/Asynchoronous_fifo/src/src.runs/synth_1/async_fifo_top.vds
# Journal file: D:/A/proj/Asynchoronous_fifo/src/src.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source async_fifo_top.tcl -notrace
Command: synth_design -top async_fifo_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11188 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 573.141 ; gain = 242.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'async_fifo_top' [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/async_fifo_top.v:22]
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dual_memory' [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/memory.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_memory' (1#1) [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'write_ctrl' [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/write_ctrl.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bin_to_gray' [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/bin_to_gray.v:1]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_gray' (2#1) [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/bin_to_gray.v:1]
INFO: [Synth 8-6155] done synthesizing module 'write_ctrl' (3#1) [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/write_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'read_ctrl' [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/read_ctrl.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_ctrl' (4#1) [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/read_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'sync' [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/sync.v:1]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_bit' [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/sync_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_bit' (5#1) [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/sync_bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync' (6#1) [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_top' (7#1) [D:/A/proj/Asynchoronous_fifo/src/src.srcs/sources_1/new/async_fifo_top.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 646.688 ; gain = 316.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 646.688 ; gain = 316.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 646.688 ; gain = 316.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 646.688 ; gain = 316.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dual_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module bin_to_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module write_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module read_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 798.219 ; gain = 468.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.305 ; gain = 475.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 805.305 ; gain = 475.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 805.340 ; gain = 475.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 805.340 ; gain = 475.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 805.340 ; gain = 475.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 805.340 ; gain = 475.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 805.340 ; gain = 475.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 805.340 ; gain = 475.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     4|
|3     |LUT2  |     8|
|4     |LUT3  |     2|
|5     |LUT4  |     5|
|6     |LUT6  |    74|
|7     |MUXF7 |    32|
|8     |FDCE  |   288|
|9     |IBUF  |    38|
|10    |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------+--------------+------+
|      |Instance                        |Module        |Cells |
+------+--------------------------------+--------------+------+
|1     |top                             |              |   485|
|2     |  DUAL_MEMORY_inst              |dual_memory   |   353|
|3     |  READ_CTRL_inst                |read_ctrl     |    18|
|4     |    BIN_TO_GRAY_r               |bin_to_gray_8 |    10|
|5     |  SYNC_inst_r                   |sync          |     8|
|6     |    \bit_sync[0].sync_bit_inst  |sync_bit_4    |     2|
|7     |    \bit_sync[1].sync_bit_inst  |sync_bit_5    |     2|
|8     |    \bit_sync[2].sync_bit_inst  |sync_bit_6    |     2|
|9     |    \bit_sync[3].sync_bit_inst  |sync_bit_7    |     2|
|10    |  SYNC_inst_w                   |sync_0        |     8|
|11    |    \bit_sync[0].sync_bit_inst  |sync_bit      |     2|
|12    |    \bit_sync[1].sync_bit_inst  |sync_bit_1    |     2|
|13    |    \bit_sync[2].sync_bit_inst  |sync_bit_2    |     2|
|14    |    \bit_sync[3].sync_bit_inst  |sync_bit_3    |     2|
|15    |  WRITE_CTRL_inst               |write_ctrl    |    26|
|16    |    BIN_TO_GRAY_w               |bin_to_gray   |    18|
+------+--------------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 805.340 ; gain = 475.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 805.340 ; gain = 475.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 805.340 ; gain = 475.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 817.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 913.375 ; gain = 608.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/A/proj/Asynchoronous_fifo/src/src.runs/synth_1/async_fifo_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file async_fifo_top_utilization_synth.rpt -pb async_fifo_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 22:38:22 2023...
