# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../image_statistics.gen/sources_1/ip/sqrt_cordic/sim/sqrt_cordic.vhd" \
"../../../../image_statistics.gen/sources_1/ip/dsp_msub/sim/dsp_msub.vhd" \
"../../../../image_statistics.gen/sources_1/ip/dsp_acum/sim/dsp_acum.vhd" \
"../../../../image_statistics.gen/sources_1/ip/dsp_mac/sim/dsp_mac.vhd" \
"../../../../image_statistics.gen/sources_1/ip/dsp_macro_add_22b/sim/dsp_macro_add_22b.vhd" \
"../../../../image_statistics.gen/sources_1/ip/dsp_macro_simd/sim/dsp_macro_simd.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../image_statistics.srcs/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/rgb_to_grayscale.vhd" \
"../../../../image_statistics.srcs/sources_1/imports/new/sipo_reg.vhd" \
"../../../../image_statistics.srcs/sources_1/imports/FPGA/Gradient Core/gradient_core/gradient_core.srcs/sources_1/imports/new/data_delay_reg.vhd" \
"../../../../image_statistics.srcs/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/data_delay_reg.vhd" \
"../../../../image_statistics.srcs/sources_1/imports/FPGA/Laplacian Core/laplacian_core/laplacian_core.srcs/sources_1/new/laplacian_core.vhd" \
"../../../../image_statistics.srcs/sources_1/imports/FPGA/Gradient Core/gradient_core/gradient_core.srcs/sources_1/new/gradient_calc.vhd" \
"../../../../image_statistics.srcs/sources_1/imports/FPGA/Gradient Core/gradient_core/gradient_core.srcs/sources_1/new/statistics_core.vhd" \
"../../../../image_statistics.srcs/sources_1/new/image_statistics_top.vhd" \

vhdl xil_defaultlib  \
"../../../../image_statistics.srcs/sim_1/new/image_stats_sim.vhd" \

# Do not sort compile order
nosort
