Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 23 23:12:20 2019
| Host         : DESKTOP-MKHGP38 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_Top_control_sets_placed.rpt
| Design       : Basys3_Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           13 |
| No           | No                    | Yes                    |             393 |          155 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | cpu/ex_mem/E[0]                   | reset_IBUF       |                4 |             16 |
|  clk_IBUF_BUFG | cpu/ex_mem/mem_m_addr_reg[4]_0[0] | reset_IBUF       |               12 |             32 |
|  n_0_44_BUFG   |                                   |                  |               13 |             32 |
|  clk_IBUF_BUFG | cpu/mem_wb/p_0_in                 |                  |               12 |             96 |
|  clk_IBUF_BUFG |                                   | reset_IBUF       |              155 |            393 |
+----------------+-----------------------------------+------------------+------------------+----------------+


