Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 17 00:14:42 2023
| Host         : NicoleYu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main2_four_digits_timing_summary_routed.rpt -pb main2_four_digits_timing_summary_routed.pb -rpx main2_four_digits_timing_summary_routed.rpx -warn_on_violation
| Design       : main2_four_digits
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.497        0.000                      0                   34        0.264        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.497        0.000                      0                   34        0.264        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 2.385ns (52.504%)  route 2.158ns (47.496%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          1.347     6.951    four_digits_unit/count[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.531 r  four_digits_unit/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.540    four_digits_unit/count0_carry_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  four_digits_unit/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    four_digits_unit/count0_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  four_digits_unit/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    four_digits_unit/count0_carry__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  four_digits_unit/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    four_digits_unit/count0_carry__2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  four_digits_unit/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    four_digits_unit/count0_carry__3_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  four_digits_unit/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.110    four_digits_unit/count0_carry__4_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  four_digits_unit/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.224    four_digits_unit/count0_carry__5_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.558 r  four_digits_unit/count0_carry__6/O[1]
                         net (fo=1, routed)           0.802     9.360    four_digits_unit/data0[30]
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.331     9.691 r  four_digits_unit/count[30]_i_1/O
                         net (fo=1, routed)           0.000     9.691    four_digits_unit/count_0[30]
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509    14.850    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[30]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.075    15.188    four_digits_unit/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 2.241ns (49.954%)  route 2.245ns (50.046%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          1.347     6.951    four_digits_unit/count[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.531 r  four_digits_unit/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.540    four_digits_unit/count0_carry_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  four_digits_unit/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    four_digits_unit/count0_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  four_digits_unit/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    four_digits_unit/count0_carry__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  four_digits_unit/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    four_digits_unit/count0_carry__2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  four_digits_unit/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    four_digits_unit/count0_carry__3_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  four_digits_unit/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.110    four_digits_unit/count0_carry__4_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  four_digits_unit/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.224    four_digits_unit/count0_carry__5_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.446 r  four_digits_unit/count0_carry__6/O[0]
                         net (fo=1, routed)           0.890     9.335    four_digits_unit/data0[29]
    SLICE_X62Y31         LUT5 (Prop_lut5_I4_O)        0.299     9.634 r  four_digits_unit/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.634    four_digits_unit/count_0[29]
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509    14.850    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[29]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X62Y31         FDRE (Setup_fdre_C_D)        0.031    15.144    four_digits_unit/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 2.243ns (50.940%)  route 2.160ns (49.060%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          1.347     6.951    four_digits_unit/count[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.531 r  four_digits_unit/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.540    four_digits_unit/count0_carry_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  four_digits_unit/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    four_digits_unit/count0_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  four_digits_unit/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    four_digits_unit/count0_carry__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  four_digits_unit/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    four_digits_unit/count0_carry__2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  four_digits_unit/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    four_digits_unit/count0_carry__3_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  four_digits_unit/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.110    four_digits_unit/count0_carry__4_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.444 r  four_digits_unit/count0_carry__5/O[1]
                         net (fo=1, routed)           0.805     9.249    four_digits_unit/data0[26]
    SLICE_X62Y30         LUT5 (Prop_lut5_I4_O)        0.303     9.552 r  four_digits_unit/count[26]_i_1/O
                         net (fo=1, routed)           0.000     9.552    four_digits_unit/count_0[26]
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    four_digits_unit/clk
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)        0.031    15.119    four_digits_unit/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.127ns (48.903%)  route 2.222ns (51.097%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          1.347     6.951    four_digits_unit/count[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.531 r  four_digits_unit/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.540    four_digits_unit/count0_carry_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  four_digits_unit/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    four_digits_unit/count0_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  four_digits_unit/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    four_digits_unit/count0_carry__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  four_digits_unit/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    four_digits_unit/count0_carry__2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  four_digits_unit/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    four_digits_unit/count0_carry__3_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  four_digits_unit/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.110    four_digits_unit/count0_carry__4_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.332 r  four_digits_unit/count0_carry__5/O[0]
                         net (fo=1, routed)           0.867     9.199    four_digits_unit/data0[25]
    SLICE_X62Y30         LUT5 (Prop_lut5_I4_O)        0.299     9.498 r  four_digits_unit/count[25]_i_1/O
                         net (fo=1, routed)           0.000     9.498    four_digits_unit/count_0[25]
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    four_digits_unit/clk
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y30         FDRE (Setup_fdre_C_D)        0.029    15.117    four_digits_unit/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 2.033ns (48.507%)  route 2.158ns (51.493%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          1.347     6.951    four_digits_unit/count[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.531 r  four_digits_unit/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.540    four_digits_unit/count0_carry_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  four_digits_unit/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    four_digits_unit/count0_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  four_digits_unit/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    four_digits_unit/count0_carry__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  four_digits_unit/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    four_digits_unit/count0_carry__2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  four_digits_unit/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    four_digits_unit/count0_carry__3_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.235 r  four_digits_unit/count0_carry__4/O[2]
                         net (fo=1, routed)           0.803     9.037    four_digits_unit/data0[23]
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.302     9.339 r  four_digits_unit/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.339    four_digits_unit/count_0[23]
    SLICE_X62Y29         FDRE                                         r  four_digits_unit/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    four_digits_unit/clk
    SLICE_X62Y29         FDRE                                         r  four_digits_unit/count_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.032    15.120    four_digits_unit/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.890ns (21.711%)  route 3.209ns (78.289%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.626     5.147    four_digits_unit/clk
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  four_digits_unit/count_reg[27]/Q
                         net (fo=2, routed)           1.002     6.667    four_digits_unit/count[27]
    SLICE_X62Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.791 r  four_digits_unit/digit_counter[1]_i_10/O
                         net (fo=1, routed)           0.574     7.366    four_digits_unit/digit_counter[1]_i_10_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  four_digits_unit/digit_counter[1]_i_3/O
                         net (fo=34, routed)          1.633     9.123    four_digits_unit/digit_counter[1]_i_3_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.247 r  four_digits_unit/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.247    four_digits_unit/count_0[2]
    SLICE_X62Y24         FDRE                                         r  four_digits_unit/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    four_digits_unit/clk
    SLICE_X62Y24         FDRE                                         r  four_digits_unit/count_reg[2]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.031    15.099    four_digits_unit/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.890ns (21.848%)  route 3.184ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.626     5.147    four_digits_unit/clk
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  four_digits_unit/count_reg[27]/Q
                         net (fo=2, routed)           1.002     6.667    four_digits_unit/count[27]
    SLICE_X62Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.791 r  four_digits_unit/digit_counter[1]_i_10/O
                         net (fo=1, routed)           0.574     7.366    four_digits_unit/digit_counter[1]_i_10_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  four_digits_unit/digit_counter[1]_i_3/O
                         net (fo=34, routed)          1.607     9.097    four_digits_unit/digit_counter[1]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.221 r  four_digits_unit/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.221    four_digits_unit/count_0[5]
    SLICE_X62Y25         FDRE                                         r  four_digits_unit/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.502    14.843    four_digits_unit/clk
    SLICE_X62Y25         FDRE                                         r  four_digits_unit/count_reg[5]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.029    15.111    four_digits_unit/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.901ns (46.839%)  route 2.158ns (53.160%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          1.347     6.951    four_digits_unit/count[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.531 r  four_digits_unit/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.540    four_digits_unit/count0_carry_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  four_digits_unit/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    four_digits_unit/count0_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  four_digits_unit/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    four_digits_unit/count0_carry__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.102 r  four_digits_unit/count0_carry__2/O[1]
                         net (fo=1, routed)           0.802     8.904    four_digits_unit/data0[14]
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.303     9.207 r  four_digits_unit/count[14]_i_1/O
                         net (fo=1, routed)           0.000     9.207    four_digits_unit/count_0[14]
    SLICE_X62Y27         FDRE                                         r  four_digits_unit/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505    14.846    four_digits_unit/clk
    SLICE_X62Y27         FDRE                                         r  four_digits_unit/count_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y27         FDRE (Setup_fdre_C_D)        0.029    15.114    four_digits_unit/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.997ns (49.347%)  route 2.050ns (50.653%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          1.347     6.951    four_digits_unit/count[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.531 r  four_digits_unit/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.540    four_digits_unit/count0_carry_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  four_digits_unit/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    four_digits_unit/count0_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  four_digits_unit/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    four_digits_unit/count0_carry__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  four_digits_unit/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    four_digits_unit/count0_carry__2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.195 r  four_digits_unit/count0_carry__3/O[3]
                         net (fo=1, routed)           0.694     8.889    four_digits_unit/data0[20]
    SLICE_X62Y28         LUT5 (Prop_lut5_I4_O)        0.306     9.195 r  four_digits_unit/count[20]_i_1/O
                         net (fo=1, routed)           0.000     9.195    four_digits_unit/count_0[20]
    SLICE_X62Y28         FDRE                                         r  four_digits_unit/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.507    14.848    four_digits_unit/clk
    SLICE_X62Y28         FDRE                                         r  four_digits_unit/count_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.031    15.118    four_digits_unit/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 2.013ns (50.399%)  route 1.981ns (49.600%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.627     5.148    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          1.347     6.951    four_digits_unit/count[0]
    SLICE_X63Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.531 r  four_digits_unit/count0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.540    four_digits_unit/count0_carry_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.654 r  four_digits_unit/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    four_digits_unit/count0_carry__0_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  four_digits_unit/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    four_digits_unit/count0_carry__1_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  four_digits_unit/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    four_digits_unit/count0_carry__2_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  four_digits_unit/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    four_digits_unit/count0_carry__3_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.218 r  four_digits_unit/count0_carry__4/O[0]
                         net (fo=1, routed)           0.625     8.843    four_digits_unit/data0[21]
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.299     9.142 r  four_digits_unit/count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.142    four_digits_unit/count_0[21]
    SLICE_X62Y29         FDRE                                         r  four_digits_unit/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508    14.849    four_digits_unit/clk
    SLICE_X62Y29         FDRE                                         r  four_digits_unit/count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.031    15.119    four_digits_unit/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  5.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 four_digits_unit/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/digit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    four_digits_unit/clk
    SLICE_X64Y27         FDRE                                         r  four_digits_unit/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  four_digits_unit/digit_counter_reg[0]/Q
                         net (fo=10, routed)          0.175     1.807    four_digits_unit/digit_counter[0]
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  four_digits_unit/digit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    four_digits_unit/digit_counter[0]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  four_digits_unit/digit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.853     1.980    four_digits_unit/clk
    SLICE_X64Y27         FDRE                                         r  four_digits_unit/digit_counter_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.120     1.588    four_digits_unit/digit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.994%)  route 0.210ns (53.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          0.210     1.822    four_digits_unit/count[0]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  four_digits_unit/count[26]_i_1/O
                         net (fo=1, routed)           0.000     1.867    four_digits_unit/count_0[26]
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    four_digits_unit/clk
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[26]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.092     1.576    four_digits_unit/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.427%)  route 0.198ns (51.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          0.198     1.810    four_digits_unit/count[0]
    SLICE_X62Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.855 r  four_digits_unit/count[29]_i_1/O
                         net (fo=1, routed)           0.000     1.855    four_digits_unit/count_0[29]
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[29]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.092     1.563    four_digits_unit/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/digit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.243     1.850    four_digits_unit/digit_counter[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  four_digits_unit/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    four_digits_unit/digit_counter[1]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.092     1.558    four_digits_unit/digit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.833%)  route 0.281ns (60.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          0.281     1.893    four_digits_unit/count[0]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.938 r  four_digits_unit/count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.938    four_digits_unit/count_0[25]
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    four_digits_unit/clk
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[25]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.091     1.575    four_digits_unit/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.255%)  route 0.327ns (63.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          0.327     1.939    four_digits_unit/count[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.984 r  four_digits_unit/count[28]_i_1/O
                         net (fo=1, routed)           0.000     1.984    four_digits_unit/count_0[28]
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    four_digits_unit/clk
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[28]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     1.605    four_digits_unit/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.364%)  route 0.299ns (61.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          0.299     1.911    four_digits_unit/count[0]
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.956 r  four_digits_unit/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.956    four_digits_unit/count_0[18]
    SLICE_X62Y29         FDRE                                         r  four_digits_unit/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    four_digits_unit/clk
    SLICE_X62Y29         FDRE                                         r  four_digits_unit/count_reg[18]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.091     1.574    four_digits_unit/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.285%)  route 0.300ns (61.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          0.300     1.912    four_digits_unit/count[0]
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.957 r  four_digits_unit/count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.957    four_digits_unit/count_0[21]
    SLICE_X62Y29         FDRE                                         r  four_digits_unit/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.855     1.982    four_digits_unit/clk
    SLICE_X62Y29         FDRE                                         r  four_digits_unit/count_reg[21]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.092     1.575    four_digits_unit/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.905%)  route 0.332ns (64.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          0.332     1.944    four_digits_unit/count[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.989 r  four_digits_unit/count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.989    four_digits_unit/count_0[27]
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.856     1.983    four_digits_unit/clk
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[27]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120     1.604    four_digits_unit/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 four_digits_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            four_digits_unit/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.722%)  route 0.321ns (63.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.588     1.471    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  four_digits_unit/count_reg[0]/Q
                         net (fo=35, routed)          0.321     1.933    four_digits_unit/count[0]
    SLICE_X62Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.978 r  four_digits_unit/count[31]_i_2/O
                         net (fo=1, routed)           0.000     1.978    four_digits_unit/count_0[31]
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.857     1.984    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[31]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.092     1.563    four_digits_unit/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.415    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   four_digits_unit/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   four_digits_unit/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   four_digits_unit/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   four_digits_unit/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   four_digits_unit/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   four_digits_unit/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   four_digits_unit/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   four_digits_unit/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   four_digits_unit/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   four_digits_unit/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   four_digits_unit/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   four_digits_unit/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   four_digits_unit/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   four_digits_unit/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   four_digits_unit/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   four_digits_unit/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   four_digits_unit/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   four_digits_unit/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   four_digits_unit/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   four_digits_unit/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   four_digits_unit/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   four_digits_unit/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   four_digits_unit/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   four_digits_unit/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   four_digits_unit/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   four_digits_unit/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   four_digits_unit/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   four_digits_unit/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   four_digits_unit/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.870ns  (logic 5.478ns (46.153%)  route 6.392ns (53.847%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.748     5.207    four_digits_unit/sw_IBUF[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     6.167    four_digits_unit/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     6.319 r  four_digits_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.127    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    11.870 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.870    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.843ns  (logic 5.435ns (45.893%)  route 6.408ns (54.107%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.881     5.332    four_digits_unit/sw_IBUF[4]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.456 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.653     6.109    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.153     6.262 r  four_digits_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     8.136    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    11.843 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.843    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.830ns  (logic 5.230ns (44.211%)  route 6.600ns (55.789%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.881     5.332    four_digits_unit/sw_IBUF[4]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.456 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.656     6.112    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.236 r  four_digits_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     8.299    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.830 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.830    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.703ns  (logic 5.448ns (46.547%)  route 6.256ns (53.453%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.748     5.207    four_digits_unit/sw_IBUF[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     6.165    four_digits_unit/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     6.317 r  four_digits_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     7.991    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    11.703 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.703    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.658ns  (logic 5.219ns (44.766%)  route 6.439ns (55.234%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           3.881     5.332    four_digits_unit/sw_IBUF[4]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.456 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.653     6.109    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.233 r  four_digits_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     8.138    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.658 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.658    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.493ns  (logic 5.242ns (45.612%)  route 6.251ns (54.388%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.748     5.207    four_digits_unit/sw_IBUF[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     6.167    four_digits_unit/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.291 r  four_digits_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     7.957    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.493 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.493    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.482ns  (logic 5.236ns (45.600%)  route 6.246ns (54.400%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           3.748     5.207    four_digits_unit/sw_IBUF[7]
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     5.331 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     6.165    four_digits_unit/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.289 r  four_digits_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     7.953    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.482 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.482    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.725ns  (logic 1.543ns (56.610%)  route 1.182ns (43.390%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.610     0.833    four_digits_unit/sw_IBUF[8]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     1.119    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.164 r  four_digits_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.495    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.725 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.725    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.549ns (56.639%)  route 1.186ns (43.361%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.610     0.833    four_digits_unit/sw_IBUF[8]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.878 f  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     1.119    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.164 r  four_digits_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.498    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.734 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.734    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.585ns (57.354%)  route 1.179ns (42.646%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.610     0.833    four_digits_unit/sw_IBUF[8]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     1.119    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.044     1.163 r  four_digits_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.490    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.764 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.764    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.533ns (54.932%)  route 1.258ns (45.068%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.610     0.833    four_digits_unit/sw_IBUF[8]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     1.108    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.153 r  four_digits_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.571    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.792 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.792    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.583ns (55.645%)  route 1.262ns (44.355%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.610     0.833    four_digits_unit/sw_IBUF[8]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     1.108    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.153 r  four_digits_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.575    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     2.845 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.845    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.614ns (56.342%)  route 1.251ns (43.658%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.610     0.833    four_digits_unit/sw_IBUF[8]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.241     1.119    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.043     1.162 r  four_digits_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.561    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     2.865 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.865    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.887ns  (logic 1.545ns (53.517%)  route 1.342ns (46.483%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.610     0.833    four_digits_unit/sw_IBUF[8]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.878 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.231     1.109    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.154 r  four_digits_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.654    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.887 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.887    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 4.476ns (55.079%)  route 3.650ns (44.921%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.007     6.604    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.728 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     7.564    four_digits_unit/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     7.716 r  four_digits_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.523    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.267 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.267    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 4.440ns (55.223%)  route 3.601ns (44.777%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.074     6.671    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.795 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.653     7.448    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.153     7.601 r  four_digits_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     9.475    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    13.182 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.182    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.028ns  (logic 4.235ns (52.759%)  route 3.792ns (47.241%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.074     6.671    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.795 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.656     7.451    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124     7.575 r  four_digits_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     9.638    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.169 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.169    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.445ns (55.845%)  route 3.514ns (44.155%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.007     6.604    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.728 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.562    four_digits_unit/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.152     7.714 r  four_digits_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.388    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.100 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.100    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.856ns  (logic 4.224ns (53.769%)  route 3.632ns (46.231%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.074     6.671    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.795 r  four_digits_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.653     7.448    four_digits_unit/sel0[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.572 r  four_digits_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     9.477    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.997 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.997    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.748ns  (logic 4.239ns (54.712%)  route 3.509ns (45.288%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.007     6.604    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.728 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     7.564    four_digits_unit/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.688 r  four_digits_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.354    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.889 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.889    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.738ns  (logic 4.233ns (54.706%)  route 3.505ns (45.294%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           1.007     6.604    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.124     6.728 r  four_digits_unit/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.562    four_digits_unit/sel0[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.686 r  four_digits_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     9.350    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.879 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.879    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.326ns (61.586%)  route 2.698ns (38.414%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.891     6.488    four_digits_unit/digit_counter[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     6.640 r  four_digits_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.448    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.166 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.166    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.919ns  (logic 4.313ns (62.335%)  route 2.606ns (37.665%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.889     6.486    four_digits_unit/digit_counter[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     6.638 r  four_digits_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     8.355    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.060 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.060    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.775ns  (logic 4.079ns (60.210%)  route 2.696ns (39.790%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.620     5.141    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.889     6.486    four_digits_unit/digit_counter[1]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.610 r  four_digits_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.417    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.916 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.916    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.433ns (70.913%)  route 0.588ns (29.087%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    four_digits_unit/clk
    SLICE_X64Y27         FDRE                                         r  four_digits_unit/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  four_digits_unit/digit_counter_reg[0]/Q
                         net (fo=10, routed)          0.251     1.883    four_digits_unit/digit_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  four_digits_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.265    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.489 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.489    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.409ns (68.744%)  route 0.641ns (31.256%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    four_digits_unit/clk
    SLICE_X64Y27         FDRE                                         r  four_digits_unit/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  four_digits_unit/digit_counter_reg[0]/Q
                         net (fo=10, routed)          0.249     1.881    four_digits_unit/digit_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.926 r  four_digits_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.318    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.518 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.518    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.472ns (70.664%)  route 0.611ns (29.336%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    four_digits_unit/clk
    SLICE_X64Y27         FDRE                                         r  four_digits_unit/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  four_digits_unit/digit_counter_reg[0]/Q
                         net (fo=10, routed)          0.249     1.881    four_digits_unit/digit_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.042     1.923 r  four_digits_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.285    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.551 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.551    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.485ns (69.703%)  route 0.646ns (30.297%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.585     1.468    four_digits_unit/clk
    SLICE_X64Y27         FDRE                                         r  four_digits_unit/digit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  four_digits_unit/digit_counter_reg[0]/Q
                         net (fo=10, routed)          0.251     1.883    four_digits_unit/digit_counter[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I1_O)        0.043     1.926 r  four_digits_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.321    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.599 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.599    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.461ns (62.934%)  route 0.861ns (37.066%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.307     1.914    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  four_digits_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     2.181    four_digits_unit/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.226 r  four_digits_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.558    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.788 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.788    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.467ns (62.944%)  route 0.864ns (37.056%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.307     1.914    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  four_digits_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     2.181    four_digits_unit/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     2.226 r  four_digits_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.561    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.797 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.797    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.359ns  (logic 1.452ns (61.544%)  route 0.907ns (38.456%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.307     1.914    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  four_digits_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.182     2.141    four_digits_unit/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.186 r  four_digits_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.604    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.825 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.825    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.506ns (63.731%)  route 0.857ns (36.269%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.307     1.914    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  four_digits_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.222     2.181    four_digits_unit/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.046     2.227 r  four_digits_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.555    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.829 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.829    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.499ns (62.191%)  route 0.911ns (37.809%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.307     1.914    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  four_digits_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.182     2.141    four_digits_unit/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.042     2.183 r  four_digits_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.605    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.876 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.876    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 four_digits_unit/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.463ns (59.672%)  route 0.989ns (40.328%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.583     1.466    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  four_digits_unit/digit_counter_reg[1]/Q
                         net (fo=9, routed)           0.307     1.914    four_digits_unit/digit_counter[1]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  four_digits_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.181     2.140    four_digits_unit/sel0[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     2.185 r  four_digits_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.501     2.686    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.918 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.918    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.565ns (26.410%)  route 4.362ns (73.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          1.275     5.927    four_digits_unit/p_0_in
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    four_digits_unit/clk
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.565ns (26.410%)  route 4.362ns (73.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          1.275     5.927    four_digits_unit/p_0_in
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    four_digits_unit/clk
    SLICE_X62Y30         FDRE                                         r  four_digits_unit/count_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.565ns (27.083%)  route 4.214ns (72.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          1.128     5.780    four_digits_unit/p_0_in
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.565ns (27.083%)  route 4.214ns (72.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          1.128     5.780    four_digits_unit/p_0_in
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.565ns (27.083%)  route 4.214ns (72.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          1.128     5.780    four_digits_unit/p_0_in
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.565ns (27.083%)  route 4.214ns (72.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          1.128     5.780    four_digits_unit/p_0_in
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.509     4.850    four_digits_unit/clk
    SLICE_X62Y31         FDRE                                         r  four_digits_unit/count_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 1.565ns (28.485%)  route 3.930ns (71.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.843     5.495    four_digits_unit/p_0_in
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    four_digits_unit/clk
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.495ns  (logic 1.565ns (28.485%)  route 3.930ns (71.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.843     5.495    four_digits_unit/p_0_in
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.508     4.849    four_digits_unit/clk
    SLICE_X64Y30         FDRE                                         r  four_digits_unit/count_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.565ns (28.526%)  route 3.922ns (71.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.835     5.487    four_digits_unit/p_0_in
    SLICE_X62Y26         FDRE                                         r  four_digits_unit/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504     4.845    four_digits_unit/clk
    SLICE_X62Y26         FDRE                                         r  four_digits_unit/count_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.565ns (28.526%)  route 3.922ns (71.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           3.086     4.528    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.652 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.835     5.487    four_digits_unit/p_0_in
    SLICE_X62Y26         FDRE                                         r  four_digits_unit/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504     4.845    four_digits_unit/clk
    SLICE_X62Y26         FDRE                                         r  four_digits_unit/count_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/digit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.255ns (14.134%)  route 1.546ns (85.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.546     1.756    four_digits_unit/btnC_IBUF
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  four_digits_unit/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    four_digits_unit/digit_counter[1]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    four_digits_unit/clk
    SLICE_X65Y26         FDRE                                         r  four_digits_unit/digit_counter_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.255ns (13.322%)  route 1.656ns (86.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.486     1.696    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.170     1.911    four_digits_unit/p_0_in
    SLICE_X64Y26         FDRE                                         r  four_digits_unit/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    four_digits_unit/clk
    SLICE_X64Y26         FDRE                                         r  four_digits_unit/count_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.255ns (13.322%)  route 1.656ns (86.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.486     1.696    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.170     1.911    four_digits_unit/p_0_in
    SLICE_X64Y26         FDRE                                         r  four_digits_unit/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    four_digits_unit/clk
    SLICE_X64Y26         FDRE                                         r  four_digits_unit/count_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.255ns (13.322%)  route 1.656ns (86.678%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.486     1.696    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.170     1.911    four_digits_unit/p_0_in
    SLICE_X64Y26         FDRE                                         r  four_digits_unit/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    four_digits_unit/clk
    SLICE_X64Y26         FDRE                                         r  four_digits_unit/count_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.941ns  (logic 0.255ns (13.112%)  route 1.687ns (86.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.486     1.696    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.200     1.941    four_digits_unit/p_0_in
    SLICE_X62Y25         FDRE                                         r  four_digits_unit/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    four_digits_unit/clk
    SLICE_X62Y25         FDRE                                         r  four_digits_unit/count_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.941ns  (logic 0.255ns (13.112%)  route 1.687ns (86.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.486     1.696    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.200     1.941    four_digits_unit/p_0_in
    SLICE_X62Y25         FDRE                                         r  four_digits_unit/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    four_digits_unit/clk
    SLICE_X62Y25         FDRE                                         r  four_digits_unit/count_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.941ns  (logic 0.255ns (13.112%)  route 1.687ns (86.888%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.486     1.696    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.200     1.941    four_digits_unit/p_0_in
    SLICE_X62Y25         FDRE                                         r  four_digits_unit/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    four_digits_unit/clk
    SLICE_X62Y25         FDRE                                         r  four_digits_unit/count_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.255ns (13.012%)  route 1.702ns (86.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.486     1.696    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.215     1.956    four_digits_unit/p_0_in
    SLICE_X64Y25         FDRE                                         r  four_digits_unit/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    four_digits_unit/clk
    SLICE_X64Y25         FDRE                                         r  four_digits_unit/count_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.255ns (12.938%)  route 1.713ns (87.062%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.486     1.696    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.226     1.967    four_digits_unit/p_0_in
    SLICE_X62Y24         FDRE                                         r  four_digits_unit/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    four_digits_unit/clk
    SLICE_X62Y24         FDRE                                         r  four_digits_unit/count_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            four_digits_unit/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.255ns (12.938%)  route 1.713ns (87.062%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=3, routed)           1.486     1.696    four_digits_unit/btnC_IBUF
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.741 r  four_digits_unit/count[31]_i_1/O
                         net (fo=32, routed)          0.226     1.967    four_digits_unit/p_0_in
    SLICE_X62Y24         FDRE                                         r  four_digits_unit/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.850     1.977    four_digits_unit/clk
    SLICE_X62Y24         FDRE                                         r  four_digits_unit/count_reg[2]/C





