<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>porta_glue_coleco</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic13"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">porta_glue_coleco</div>
 <div id="NDPrototype13" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/43/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/43/2"><span class="SHKeyword">module</span> porta_glue_coleco (</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">clk,</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">input</span> [</div><div class="PType" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4"><span class="SHNumber">15</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">A,</div><div class="PType" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">C1P1,</div><div class="PType" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">C1P2,</div><div class="PType" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">C1P3,</div><div class="PType" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">C1P4,</div><div class="PType" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">C1P6,</div><div class="PType" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="8/4/9/5" data-NarrowGridArea="9/3/10/4" style="grid-area:8/4/9/5">C1P7,</div><div class="PType" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="9/4/10/5" data-NarrowGridArea="10/3/11/4" style="grid-area:9/4/10/5">C1P9,</div><div class="PType" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="10/4/11/5" data-NarrowGridArea="11/3/12/4" style="grid-area:10/4/11/5">C2P1,</div><div class="PType" data-WideGridArea="11/3/12/4" data-NarrowGridArea="12/2/13/3" style="grid-area:11/3/12/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="11/4/12/5" data-NarrowGridArea="12/3/13/4" style="grid-area:11/4/12/5">C2P2,</div><div class="PType" data-WideGridArea="12/3/13/4" data-NarrowGridArea="13/2/14/3" style="grid-area:12/3/13/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="12/4/13/5" data-NarrowGridArea="13/3/14/4" style="grid-area:12/4/13/5">C2P3,</div><div class="PType" data-WideGridArea="13/3/14/4" data-NarrowGridArea="14/2/15/3" style="grid-area:13/3/14/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="13/4/14/5" data-NarrowGridArea="14/3/15/4" style="grid-area:13/4/14/5">C2P4,</div><div class="PType" data-WideGridArea="14/3/15/4" data-NarrowGridArea="15/2/16/3" style="grid-area:14/3/15/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="14/4/15/5" data-NarrowGridArea="15/3/16/4" style="grid-area:14/4/15/5">C2P6,</div><div class="PType" data-WideGridArea="15/3/16/4" data-NarrowGridArea="16/2/17/3" style="grid-area:15/3/16/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="15/4/16/5" data-NarrowGridArea="16/3/17/4" style="grid-area:15/4/16/5">C2P7,</div><div class="PType" data-WideGridArea="16/3/17/4" data-NarrowGridArea="17/2/18/3" style="grid-area:16/3/17/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="16/4/17/5" data-NarrowGridArea="17/3/18/4" style="grid-area:16/4/17/5">C2P9,</div><div class="PType" data-WideGridArea="17/3/18/4" data-NarrowGridArea="18/2/19/3" style="grid-area:17/3/18/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="17/4/18/5" data-NarrowGridArea="18/3/19/4" style="grid-area:17/4/18/5">MREQn,</div><div class="PType" data-WideGridArea="18/3/19/4" data-NarrowGridArea="19/2/20/3" style="grid-area:18/3/19/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="18/4/19/5" data-NarrowGridArea="19/3/20/4" style="grid-area:18/4/19/5">IORQn,</div><div class="PType" data-WideGridArea="19/3/20/4" data-NarrowGridArea="20/2/21/3" style="grid-area:19/3/20/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="19/4/20/5" data-NarrowGridArea="20/3/21/4" style="grid-area:19/4/20/5">RFSHn,</div><div class="PType" data-WideGridArea="20/3/21/4" data-NarrowGridArea="21/2/22/3" style="grid-area:20/3/21/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="20/4/21/5" data-NarrowGridArea="21/3/22/4" style="grid-area:20/4/21/5">M1n,</div><div class="PType" data-WideGridArea="21/3/22/4" data-NarrowGridArea="22/2/23/3" style="grid-area:21/3/22/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="21/4/22/5" data-NarrowGridArea="22/3/23/4" style="grid-area:21/4/22/5">WRn,</div><div class="PType" data-WideGridArea="22/3/23/4" data-NarrowGridArea="23/2/24/3" style="grid-area:22/3/23/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="22/4/23/5" data-NarrowGridArea="23/3/24/4" style="grid-area:22/4/23/5">RESETn_SW,</div><div class="PType" data-WideGridArea="23/3/24/4" data-NarrowGridArea="24/2/25/3" style="grid-area:23/3/24/4"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="23/4/24/5" data-NarrowGridArea="24/3/25/4" style="grid-area:23/4/24/5">RDn,</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="24/2/25/3" data-NarrowGridArea="25/1/26/2" style="grid-area:24/2/25/3"><span class="SHKeyword">inout</span> [</div><div class="PType" data-WideGridArea="24/3/25/4" data-NarrowGridArea="25/2/26/3" style="grid-area:24/3/25/4"><span class="SHNumber">7</span>:<span class="SHNumber">0</span>]&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="24/4/25/5" data-NarrowGridArea="25/3/26/4" style="grid-area:24/4/25/5">D,</div><div class="PType" data-WideGridArea="25/3/26/4" data-NarrowGridArea="26/2/27/3" style="grid-area:25/3/26/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="25/4/26/5" data-NarrowGridArea="26/3/27/4" style="grid-area:25/4/26/5">CP5_ARM,</div><div class="PType" data-WideGridArea="26/3/27/4" data-NarrowGridArea="27/2/28/3" style="grid-area:26/3/27/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="26/4/27/5" data-NarrowGridArea="27/3/28/4" style="grid-area:26/4/27/5">CP8_FIRE,</div><div class="PType" data-WideGridArea="27/3/28/4" data-NarrowGridArea="28/2/29/3" style="grid-area:27/3/28/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="27/4/28/5" data-NarrowGridArea="28/3/29/4" style="grid-area:27/4/28/5">CS_h8000n,</div><div class="PType" data-WideGridArea="28/3/29/4" data-NarrowGridArea="29/2/30/3" style="grid-area:28/3/29/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="28/4/29/5" data-NarrowGridArea="29/3/30/4" style="grid-area:28/4/29/5">CS_hA000n,</div><div class="PType" data-WideGridArea="29/3/30/4" data-NarrowGridArea="30/2/31/3" style="grid-area:29/3/30/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="29/4/30/5" data-NarrowGridArea="30/3/31/4" style="grid-area:29/4/30/5">CS_hC000n,</div><div class="PType" data-WideGridArea="30/3/31/4" data-NarrowGridArea="31/2/32/3" style="grid-area:30/3/31/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="30/4/31/5" data-NarrowGridArea="31/3/32/4" style="grid-area:30/4/31/5">CS_hE000n,</div><div class="PType" data-WideGridArea="31/3/32/4" data-NarrowGridArea="32/2/33/3" style="grid-area:31/3/32/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="31/4/32/5" data-NarrowGridArea="32/3/33/4" style="grid-area:31/4/32/5">SND_ENABLEn,</div><div class="PType" data-WideGridArea="32/3/33/4" data-NarrowGridArea="33/2/34/3" style="grid-area:32/3/33/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="32/4/33/5" data-NarrowGridArea="33/3/34/4" style="grid-area:32/4/33/5">ROM_ENABLEn,</div><div class="PType" data-WideGridArea="33/3/34/4" data-NarrowGridArea="34/2/35/3" style="grid-area:33/3/34/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="33/4/34/5" data-NarrowGridArea="34/3/35/4" style="grid-area:33/4/34/5">RAM_CSn,</div><div class="PType" data-WideGridArea="34/3/35/4" data-NarrowGridArea="35/2/36/3" style="grid-area:34/3/35/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="34/4/35/5" data-NarrowGridArea="35/3/36/4" style="grid-area:34/4/35/5">RAM_OEn,</div><div class="PType" data-WideGridArea="35/3/36/4" data-NarrowGridArea="36/2/37/3" style="grid-area:35/3/36/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="35/4/36/5" data-NarrowGridArea="36/3/37/4" style="grid-area:35/4/36/5">CSWn,</div><div class="PType" data-WideGridArea="36/3/37/4" data-NarrowGridArea="37/2/38/3" style="grid-area:36/3/37/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="36/4/37/5" data-NarrowGridArea="37/3/38/4" style="grid-area:36/4/37/5">CSRn,</div><div class="PType" data-WideGridArea="37/3/38/4" data-NarrowGridArea="38/2/39/3" style="grid-area:37/3/38/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="37/4/38/5" data-NarrowGridArea="38/3/39/4" style="grid-area:37/4/38/5">WAITn,</div><div class="PType" data-WideGridArea="38/3/39/4" data-NarrowGridArea="39/2/40/3" style="grid-area:38/3/39/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="38/4/39/5" data-NarrowGridArea="39/3/40/4" style="grid-area:38/4/39/5">RESETn,</div><div class="PType" data-WideGridArea="39/3/40/4" data-NarrowGridArea="40/2/41/3" style="grid-area:39/3/40/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="39/4/40/5" data-NarrowGridArea="40/3/41/4" style="grid-area:39/4/40/5">RAM_MIRRORn,</div><div class="PType" data-WideGridArea="40/3/41/4" data-NarrowGridArea="41/2/42/3" style="grid-area:40/3/41/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="40/4/41/5" data-NarrowGridArea="41/3/42/4" style="grid-area:40/4/41/5">INTn,</div><div class="PType" data-WideGridArea="41/3/42/4" data-NarrowGridArea="42/2/43/3" style="grid-area:41/3/42/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="41/4/42/5" data-NarrowGridArea="42/3/43/4" style="grid-area:41/4/42/5">AS,</div><div class="PType" data-WideGridArea="42/3/43/4" data-NarrowGridArea="43/2/44/3" style="grid-area:42/3/43/4"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="42/4/43/5" data-NarrowGridArea="43/3/44/4" style="grid-area:42/4/43/5">AY_SND_ENABLEn</div><div class="PAfterParameters" data-WideGridArea="42/5/43/6" data-NarrowGridArea="44/1/45/5" style="grid-area:42/5/43/6">)</div></div></div></div>
 <div class="CBody"><p>Colecovision Super Game Module Glue Logic</p><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">A<div class="CDLParameterType"><span class="SHKeyword">input</span>[ <span class="SHNumber">15</span>: <span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Address input bus from Z80</p></td></tr><tr><td class="CDLEntry">C1P1<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 1 Pin 1</p></td></tr><tr><td class="CDLEntry">C1P2<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 1 Pin 2</p></td></tr><tr><td class="CDLEntry">C1P3<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 1 Pin 3</p></td></tr><tr><td class="CDLEntry">C1P4<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 1 Pin 4</p></td></tr><tr><td class="CDLEntry">C1P6<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 1 Pin 6</p></td></tr><tr><td class="CDLEntry">C1P7<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 1 Pin 7</p></td></tr><tr><td class="CDLEntry">C1P9<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 1 Pin 9</p></td></tr><tr><td class="CDLEntry">C2P1<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 2 Pin 1</p></td></tr><tr><td class="CDLEntry">C2P2<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 2 Pin 2</p></td></tr><tr><td class="CDLEntry">C2P3<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 2 Pin 3</p></td></tr><tr><td class="CDLEntry">C2P4<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 2 Pin 4</p></td></tr><tr><td class="CDLEntry">C2P6<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 2 Pin 6</p></td></tr><tr><td class="CDLEntry">C2P7<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 2 Pin 7</p></td></tr><tr><td class="CDLEntry">C2P9<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>DB9 Controller 2 Pin 9</p></td></tr><tr><td class="CDLEntry">MREQn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 memory request input, active low</p></td></tr><tr><td class="CDLEntry">IORQn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 IO request input, active low</p></td></tr><tr><td class="CDLEntry">RFSHn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 Refresh input, active low</p></td></tr><tr><td class="CDLEntry">M1n<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 M1 state, active low</p></td></tr><tr><td class="CDLEntry">WRn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 Write to bus, active low</p></td></tr><tr><td class="CDLEntry">RESETn_SW<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Input for reset switch</p></td></tr><tr><td class="CDLEntry">RDn<div class="CDLParameterType"><span class="SHKeyword">input</span></div></td><td class="CDLDefinition"><p>Z80 Read from bus, active low</p></td></tr><tr><td class="CDLEntry">D<div class="CDLParameterType"><span class="SHKeyword">inout</span>[ <span class="SHNumber">7</span>: <span class="SHNumber">0</span>]</div></td><td class="CDLDefinition"><p>Z80 8 bit data bus, tristate IN/OUT</p></td></tr><tr><td class="CDLEntry">CP5_ARM<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>DB9 Controller 1&amp;2 ARM Select</p></td></tr><tr><td class="CDLEntry">CP8_FIRE<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>DB9 Controller 1&amp;2 FIRE Select</p></td></tr><tr><td class="CDLEntry">CS_h8000n<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Select when Z80 requests memory at h8000 (GAME CART), active low</p></td></tr><tr><td class="CDLEntry">CS_hA000n<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Select when Z80 requests memory at hA000 (GAME CART), active low</p></td></tr><tr><td class="CDLEntry">CS_hC000n<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Select when Z80 requests memory at hC000 (GAME CART), active low</p></td></tr><tr><td class="CDLEntry">CS_hE000n<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Select when Z80 requests memory at hE000 (GAME CART), active low</p></td></tr><tr><td class="CDLEntry">SND_ENABLEn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>SN76489 Sound chip enable, active low</p></td></tr><tr><td class="CDLEntry">ROM_ENABLEn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Enable BIOS ROM, active low</p></td></tr><tr><td class="CDLEntry">RAM_CSn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>RAM chip select, active low</p></td></tr><tr><td class="CDLEntry">RAM_OEn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>RAM Ouput enable, active low</p></td></tr><tr><td class="CDLEntry">CSWn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Chip Select Write for VDP, active low</p></td></tr><tr><td class="CDLEntry">CSRn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Chip Select Read for VDP, active low</p></td></tr><tr><td class="CDLEntry">WAITn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Wait state generator for Z80, active low</p></td></tr><tr><td class="CDLEntry">RESETn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Timed reset generated by Logic, active low</p></td></tr><tr><td class="CDLEntry">RAM_MIRRORn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Extended RAM, high is extended RAM, active low is mirrored.</p></td></tr><tr><td class="CDLEntry">INTn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>Interrupt generator for Z80, active low</p></td></tr><tr><td class="CDLEntry">AS<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>AY sound chip address(0)/data(1) select</p></td></tr><tr><td class="CDLEntry">AY_SND_ENABLEn<div class="CDLParameterType"><span class="SHKeyword">output</span></div></td><td class="CDLDefinition"><p>AY sound enable, active low</p></td></tr></table></div>
</div>

<a name="Register_Information"></a><a name="Topic76"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Register Information</div>
 <div class="CBody"><p>Core has 3 registers at the addresses that follow.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:porta_glue_coleco:SOUND_ADDR_CACHE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,10);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SOUND_ADDR_CACHE</a></td><td class="CDLDefinition"><p>h50</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:porta_glue_coleco:SOUND_CACHE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,14);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SOUND_CACHE</a></td><td class="CDLDefinition"><p>h51</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:porta_glue_coleco:RAM_24K_ENABLE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,31);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RAM_24K_ENABLE</a></td><td class="CDLDefinition"><p>h53</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:porta_glue_coleco:SWAP_BIOS_TO_RAM" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,32);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SWAP_BIOS_TO_RAM</a></td><td class="CDLDefinition"><p>h7F</p></td></tr></table></div>
</div>

<a name="SOUND_ADDR_CACHE"></a><a name="Topic10"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">SOUND_ADDR_CACHE</div>
 <div id="NDPrototype10" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> SOUND_ADDR_CACHE = <span class="SHNumber">8'h50</span></div></div>
 <div class="CBody"><p>Defines the address of r_snd_addr_cache</p><div class="CImage"><a href="../../images/diagrams/reg_sound_addr_cache.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_sound_addr_cache.png" loading="lazy" class="KnownDimensions" width="1282" height="156" style="max-width: 1282px" alt="reg_sound_addr_cache" /></a></div><p>Setup an address for cache the sound address so each write will be to a proper address (opcode games need to write multiple and read multiple addresses) The resister is only 2 bits, and is set to data line bits 2:1 to create a shift to divide all address by 2. Reducing the number of registers in r_snd_cache to 4.</p></div>
</div>

<a name="SOUND_CACHE"></a><a name="Topic14"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">SOUND_CACHE</div>
 <div id="NDPrototype14" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> SOUND_CACHE = <span class="SHNumber">8'h51</span></div></div>
 <div class="CBody"><p>Defines the address of r_snd_cache</p><div class="CImage"><a href="../../images/diagrams/reg_sound_cache.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_sound_cache.png" loading="lazy" class="KnownDimensions" width="870" height="156" style="max-width: 870px" alt="reg_sound_cache" /></a></div><p>Cache Sound Chip as the SGM games read from it (Yamaha chip does not have a read like a GI does).</p></div>
</div>

<a name="RAM_24K_ENABLE"></a><a name="Topic31"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">RAM_24K_ENABLE</div>
 <div id="NDPrototype31" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> RAM_24K_ENABLE = <span class="SHNumber">8'h53</span></div></div>
 <div class="CBody"><p>Defines the address of r_24k_ena</p><div class="CImage"><a href="../../images/diagrams/reg_24k_ram_enable.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_24k_ram_enable.png" loading="lazy" class="KnownDimensions" width="874" height="156" style="max-width: 874px" alt="reg_24k_ram_enable" /></a></div><p>Super Game Module 24K RAM enable using bit 0 (Active High)</p></div>
</div>

<a name="SWAP_BIOS_TO_RAM"></a><a name="Topic32"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">SWAP_BIOS_TO_RAM</div>
 <div id="NDPrototype32" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> SWAP_BIOS_TO_RAM = <span class="SHNumber">8'h7F</span></div></div>
 <div class="CBody"><p>Defines the address of r_swap_ena</p><div class="CImage"><a href="../../images/diagrams/reg_swap_bios_enable.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_swap_bios_enable.png" loading="lazy" class="KnownDimensions" width="1162" height="156" style="max-width: 1162px" alt="reg_swap_bios_enable" /></a></div><p>Super Game Module BIOS to RAM swap on bit 1 (Active Low)</p></div>
</div>

<a name="r_snd_addr_cache"></a><a name="Topic78"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_snd_addr_cache</div>
 <div id="NDPrototype78" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] r_snd_addr_cache = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>register for SOUND_ADDR_CACHE See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:SOUND_ADDR_CACHE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,10);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SOUND_ADDR_CACHE</a></p></div>
</div>

<a name="r_24k_ena"></a><a name="Topic35"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_24k_ena</div>
 <div id="NDPrototype35" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] r_24k_ena = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>register for RAM_24K_ENABLE See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:RAM_24K_ENABLE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,31);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RAM_24K_ENABLE</a></p></div>
</div>

<a name="r_swap_ena"></a><a name="Topic36"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_swap_ena</div>
 <div id="NDPrototype36" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] r_swap_ena = <span class="SHNumber">8'h0F</span></div></div>
 <div class="CBody"><p>register for 8K RAM/ROM swap See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:SWAP_BIOS_TO_RAM" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,32);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SWAP_BIOS_TO_RAM</a></p></div>
</div>

<a name="r_snd_cache"></a><a name="Topic79"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_snd_cache</div>
 <div id="NDPrototype79" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] r_snd_cache[<span class="SHNumber">3</span>:<span class="SHNumber">0</span>]</div></div>
 <div class="CBody"><p>register for SOUND_CACHE See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:SOUND_CACHE" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,14);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >SOUND_CACHE</a></p></div>
</div>

<a name="r_int_p1"></a><a name="Topic18"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_int_p1</div>
 <div id="NDPrototype18" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> r_int_p1 = <span class="SHNumber">1'b0</span></div></div>
 <div class="CBody"><p>Interrupt from player one control</p></div>
</div>

<a name="r_int_p2"></a><a name="Topic19"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_int_p2</div>
 <div id="NDPrototype19" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> r_int_p2 = <span class="SHNumber">1'b0</span></div></div>
 <div class="CBody"><p>Interrupt from player two control</p></div>
</div>

<a name="r_wait"></a><a name="Topic20"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_wait</div>
 <div id="NDPrototype20" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> r_wait = <span class="SHNumber">1'b0</span></div></div>
 <div class="CBody"><p>Wait state generated register</p></div>
</div>

<a name="r_reset_counter"></a><a name="Topic80"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_reset_counter</div>
 <div id="NDPrototype80" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] r_reset_counter = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>Timed reset counter</p></div>
</div>

<a name="r_resetn"></a><a name="Topic22"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_resetn</div>
 <div id="NDPrototype22" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> r_resetn = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>Registered reset output, active low</p></div>
</div>

<a name="r_mono_count_p1"></a><a name="Topic23"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_mono_count_p1</div>
 <div id="NDPrototype23" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [<span class="SHNumber">11</span>:<span class="SHNumber">0</span>] r_mono_count_p1 = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>monostable circuit counters, player 1 AND</p></div>
</div>

<a name="r_mono_count_p2"></a><a name="Topic24"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_mono_count_p2</div>
 <div id="NDPrototype24" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [<span class="SHNumber">11</span>:<span class="SHNumber">0</span>] r_mono_count_p2 = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>monostable circuit counters, player 2 AND</p></div>
</div>

<a name="r_mono_count_int_p1"></a><a name="Topic25"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_mono_count_int_p1</div>
 <div id="NDPrototype25" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] r_mono_count_int_p1 = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>monostable circuit counters, player 1 interrupt</p></div>
</div>

<a name="r_mono_count_int_p2"></a><a name="Topic26"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_mono_count_int_p2</div>
 <div id="NDPrototype26" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] r_mono_count_int_p2 = <span class="SHNumber">0</span></div></div>
 <div class="CBody"><p>monostable circuit counters, player 2 interrupt</p></div>
</div>

<a name="r_mono_p1"></a><a name="Topic27"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_mono_p1</div>
 <div id="NDPrototype27" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> r_mono_p1 = <span class="SHNumber">1'b0</span></div></div>
 <div class="CBody"><p>Feedback from IRQ to controller 1 register</p></div>
</div>

<a name="r_mono_p2"></a><a name="Topic28"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_mono_p2</div>
 <div id="NDPrototype28" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> r_mono_p2 = <span class="SHNumber">1'b0</span></div></div>
 <div class="CBody"><p>Feedback from IRQ to controller 2 register</p></div>
</div>

<a name="r_ctrl_fire"></a><a name="Topic29"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_ctrl_fire</div>
 <div id="NDPrototype29" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> r_ctrl_fire = <span class="SHNumber">1'b1</span></div></div>
 <div class="CBody"><p>NAND Feedback Flip Flop FIRE select.</p></div>
</div>

<a name="r_ctrl_arm"></a><a name="Topic30"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">r_ctrl_arm</div>
 <div id="NDPrototype30" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">reg</span> r_ctrl_arm = <span class="SHNumber">1'b0</span></div></div>
 <div class="CBody"><p>NAND Feedback Flip Flop ARM select.</p></div>
</div>

<a name="Assignment_Information"></a><a name="Topic16"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Assignment Information</div>
 <div class="CBody"><p>How signals are created</p></div>
</div>

<a name="s_ram_csn"></a><a name="Topic17"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ram_csn</div>
 <div id="NDPrototype17" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ram_csn = (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_y0_seln |&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">r_swap_ena[<span class="SHNumber">1</span>]</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">) &amp; (s_ram2_csn | ~r_24k_ena[<span class="SHNumber">0</span>]) &amp; (s_ram1_csn | ~r_24k_ena[<span class="SHNumber">0</span>]) &amp; s_ram0_csn</div></div></div></div>
 <div class="CBody"><p>RAM Chip select when address is requested (active low).</p><table class="CDefinitionList"><tr><td class="CDLEntry">(s_y0_seln | r_swap_ena[1])</td><td class="CDLDefinition"><p>address range starting at h0000, swap bios/rom bit is enabled (1 is disabled).</p></td></tr><tr><td class="CDLEntry">(s_ram1_csn&nbsp; | ~r_24k_ena[0])</td><td class="CDLDefinition"><p>address range starting at h4000, 24k enable bit from register.</p></td></tr><tr><td class="CDLEntry">(s_ram2_csn&nbsp; | ~r_24k_ena[0])</td><td class="CDLDefinition"><p>address range starting at h2000, 24k enable bit from register.</p></td></tr><tr><td class="CDLEntry">s_ram0_csn</td><td class="CDLDefinition"><p>address range starting h6000, this is always an available range.</p></td></tr></table></div>
</div>

<a name="RAM_OEn"></a><a name="Topic34"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">RAM_OEn</div>
 <div id="NDPrototype34" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> RAM_OEn = RDn | s_ram_csn</div></div>
 <div class="CBody"><p>RAM Output enable when read is requested (active low).</p><table class="CDefinitionList"><tr><td class="CDLEntry">RDn</td><td class="CDLDefinition"><p>Z80 read request, active low.</p></td></tr><tr><td class="CDLEntry">s_ram_csn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ram_csn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,17);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ram_csn</a></p></td></tr></table></div>
</div>

<a name="RAM_CSn"></a><a name="Topic38"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">RAM_CSn</div>
 <div id="NDPrototype38" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> RAM_CSn = s_ram_csn</div></div>
 <div class="CBody"><p>RAM Chip Select output assignment.</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ram_csn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ram_csn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,17);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ram_csn</a></p></td></tr></table></div>
</div>

<a name="RAM_MIRRORn"></a><a name="Topic39"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">RAM_MIRRORn</div>
 <div id="NDPrototype39" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> RAM_MIRRORn = (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">r_24k_ena[<span class="SHNumber">0</span>] |&nbsp;</div><div class="PSymbols" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">r_swap_ena[<span class="SHNumber">1</span>]</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>RAM Mirror enable. Output to AND gates that block address lines (active low)</p><table class="CDefinitionList"><tr><td class="CDLEntry">r_24k_ena[0]</td><td class="CDLDefinition"><p>If 24k ram extension is disabled, enable ram mirror</p></td></tr><tr><td class="CDLEntry">r_swap_ena[1]</td><td class="CDLDefinition"><p>If ram/bios swap is disabled, enable ram mirror.</p></td></tr></table></div>
</div>

<a name="ROM_ENABLEn"></a><a name="Topic40"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">ROM_ENABLEn</div>
 <div id="NDPrototype40" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> ROM_ENABLEn = (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_y0_seln |&nbsp;</div><div class="PSymbols" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">r_swap_ena[<span class="SHNumber">1</span>]</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>ROM enable (active low).</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_y0_seln</td><td class="CDLDefinition"><p>Only select ROM when address range h0000 is enabled.</p></td></tr><tr><td class="CDLEntry">r_swap_ena[1]</td><td class="CDLDefinition"><p>If ram/bios swap is disabled, enable ROM.</p></td></tr></table></div>
</div>

<a name="Decoder_Information_for_U5"></a><a name="Topic41"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Decoder Information for U5</div>
 <div class="CBody"><p>How address decoder is created.</p></div>
</div>

<a name="s_enable_u5"></a><a name="Topic42"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_enable_u5</div>
 <div id="NDPrototype42" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_enable_u5 = (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">RFSHn &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">MREQn</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>Enable the the decoder, duplicates U5 functionality from colecovision.&nbsp; always 1, RFSH is a double inversion on coleco (inverter + 138 internal)</p><table class="CDefinitionList"><tr><td class="CDLEntry">RFSHn</td><td class="CDLDefinition"><p>Z80 Refresh line, when not in refresh enable is active.</p></td></tr><tr><td class="CDLEntry">MREQn</td><td class="CDLDefinition"><p>When the MREQn is active then encoder is enabled.</p></td></tr></table></div>
</div>

<a name="s_y0_seln"></a><a name="Topic43"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_y0_seln</div>
 <div id="NDPrototype43" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_y0_seln = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u5 &amp; ~A[<span class="SHNumber">15</span>] &amp; ~</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">14</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">A[<span class="SHNumber">13</span>]</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Address h0000, ROM/RAM</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u5</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[15:13]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr></table></div>
</div>

<a name="s_ram2_csn"></a><a name="Topic44"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ram2_csn</div>
 <div id="NDPrototype44" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ram2_csn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u5 &amp; ~A[<span class="SHNumber">15</span>] &amp; ~</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">14</span>] &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">A[<span class="SHNumber">13</span>]</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>Address h2000, RAM</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u5</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[15:13]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr></table></div>
</div>

<a name="s_ram1_csn"></a><a name="Topic45"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ram1_csn</div>
 <div id="NDPrototype45" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ram1_csn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u5 &amp; ~A[<span class="SHNumber">15</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">14</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">A[<span class="SHNumber">13</span>]</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Address h4000, RAM</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u5</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[15:13]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr></table></div>
</div>

<a name="s_ram0_csn"></a><a name="Topic46"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ram0_csn</div>
 <div id="NDPrototype46" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ram0_csn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u5 &amp; ~A[<span class="SHNumber">15</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">14</span>] &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">A[<span class="SHNumber">13</span>]</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>Address h6000, RAM</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u5</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[15:13]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr></table></div>
</div>

<a name="CS_h8000n"></a><a name="Topic47"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">CS_h8000n</div>
 <div id="NDPrototype47" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> CS_h8000n = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u5 &amp; A[<span class="SHNumber">15</span>] &amp; ~</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">14</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">A[<span class="SHNumber">13</span>]</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Address h8000, Game ROM bank select.</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u5</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[15:13]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr></table></div>
</div>

<a name="CS_hA000n"></a><a name="Topic48"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">CS_hA000n</div>
 <div id="NDPrototype48" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> CS_hA000n = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u5 &amp; A[<span class="SHNumber">15</span>] &amp; ~</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">14</span>] &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">A[<span class="SHNumber">13</span>]</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>Address hA000, Game ROM bank select.</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u5</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[15:13]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr></table></div>
</div>

<a name="CS_hC000n"></a><a name="Topic49"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">CS_hC000n</div>
 <div id="NDPrototype49" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> CS_hC000n = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u5 &amp; A[<span class="SHNumber">15</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">14</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">A[<span class="SHNumber">13</span>]</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Address hC000, Game ROM bank select.</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u5</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[15:13]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr></table></div>
</div>

<a name="CS_hE000n"></a><a name="Topic50"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">CS_hE000n</div>
 <div id="NDPrototype50" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> CS_hE000n = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u5 &amp; A[<span class="SHNumber">15</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">14</span>] &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">A[<span class="SHNumber">13</span>]</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>Address hE000, Game ROM bank select.</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u5</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[15:13]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr></table></div>
</div>

<a name="Decoder_Information_for_U6"></a><a name="Topic51"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Decoder Information for U6</div>
 <div class="CBody"><p>How address decoder is created</p></div>
</div>

<a name="s_enable_u5(2)"></a><a name="Topic52"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_enable_u5</div>
 <div class="CBody"><p>Enable the the decoder, duplicates U6 functionality from colecovision.</p><table class="CDefinitionList"><tr><td class="CDLEntry">A[7]</td><td class="CDLDefinition"><p>Address IO range h80 to hFF</p></td></tr><tr><td class="CDLEntry">IORQn</td><td class="CDLDefinition"><p>When the IORQn is active then encoder is enabled.</p></td></tr></table></div>
</div>

<a name="s_ctrl_en_2n"></a><a name="Topic53"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ctrl_en_2n</div>
 <div id="NDPrototype53" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ctrl_en_2n = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u6 &amp; ~A[<span class="SHNumber">6</span>] &amp; ~</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">5</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">WRn</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>h80 PORT IO for controller Fire Select</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u6</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[6:5]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Select write or read.</p></td></tr></table></div>
</div>

<a name="CSWn"></a><a name="Topic54"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">CSWn</div>
 <div id="NDPrototype54" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> CSWn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u6 &amp; ~A[<span class="SHNumber">6</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">5</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">WRn</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>hBE PORT IO for VDP write</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u6</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[6:5]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Select write or read.</p></td></tr></table></div>
</div>

<a name="CSRn"></a><a name="Topic55"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">CSRn</div>
 <div id="NDPrototype55" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> CSRn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u6 &amp; ~A[<span class="SHNumber">6</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">5</span>] &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">WRn</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>hBF PORT IO for VDP read</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u6</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[6:5]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Select write or read.</p></td></tr></table></div>
</div>

<a name="s_ctrl_en_1n"></a><a name="Topic56"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ctrl_en_1n</div>
 <div id="NDPrototype56" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ctrl_en_1n = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u6 &amp; A[<span class="SHNumber">6</span>] &amp; ~</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">5</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">WRn</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>hC0 PORT IO for controller ARM select</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u6</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[6:5]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Select write or read.</p></td></tr></table></div>
</div>

<a name="SND_ENABLEn"></a><a name="Topic57"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">SND_ENABLEn</div>
 <div id="NDPrototype57" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> SND_ENABLEn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u6 &amp; A[<span class="SHNumber">6</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">5</span>] &amp;&nbsp;</div><div class="PSymbols" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">~</div><div class="PName InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6">WRn</div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>hFF PORT IO for sound enable.</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u6</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[6:5]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Select write or read.</p></td></tr></table></div>
</div>

<a name="s_ctrl_readn"></a><a name="Topic58"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_ctrl_readn</div>
 <div id="NDPrototype58" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_ctrl_readn = ~(</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">s_enable_u6 &amp; A[<span class="SHNumber">6</span>] &amp;&nbsp;</div><div class="PType" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">A[<span class="SHNumber">5</span>] &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">WRn</div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>hFC/FF PORT IO for controller read</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_enable_u6</td><td class="CDLDefinition"><p>Enable decoder</p></td></tr><tr><td class="CDLEntry">A[6:5]</td><td class="CDLDefinition"><p>Address lines used for select lines.</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Select write or read.</p></td></tr></table></div>
</div>

<a name="Decoder_Information_for_Super_Game_Module"></a><a name="Topic85"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Decoder Information for Super Game Module</div>
 <div class="CBody"><p>How address decoder is created for Super Game Module</p><table class="CDefinitionList"><tr><td class="CDLEntry">SGM IO REG</td><td class="CDLDefinition"><p>Clocked IO decoder for Super Game Module.</p></td></tr></table></div>
</div>

<a name="AS"></a><a name="Topic60"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">AS</div>
 <div id="NDPrototype60" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> AS = (</div><div class="PName InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">A[<span class="SHNumber">7</span>:<span class="SHNumber">0</span>]</div><div class="PDefaultValueSeparator" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">= <span class="SHNumber">8'h50</span> &amp; ~IORQn &amp; ~WRn ? <span class="SHNumber">1'b0</span> : <span class="SHNumber">1'b1</span></div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>h50 is the address select, when selected its in data mode</p><table class="CDefinitionList"><tr><td class="CDLEntry">A[7:0]</td><td class="CDLDefinition"><p>If address matches h50, enable</p></td></tr><tr><td class="CDLEntry">IORQn</td><td class="CDLDefinition"><p>Active IO request, enable</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Z80 write is active, enable</p></td></tr></table></div>
</div>

<a name="AY_SND_ENABLEn"></a><a name="Topic61"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">AY_SND_ENABLEn</div>
 <div id="NDPrototype61" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="5" data-NarrowColumnCount="4"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/5" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> AY_SND_ENABLEn = (</div><div class="PName InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">A[<span class="SHNumber">7</span>:<span class="SHNumber">1</span>]</div><div class="PDefaultValueSeparator" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">= <span class="SHNumber">7'b0101000</span> &amp; ~IORQn &amp; ~WRn ? <span class="SHNumber">1'b0</span> : <span class="SHNumber">1'b1</span></div><div class="PAfterParameters" data-WideGridArea="1/5/2/6" data-NarrowGridArea="3/1/4/5" style="grid-area:1/5/2/6">)</div></div></div></div>
 <div class="CBody"><p>match both h50 and h51 by ignoring bit 0. Enable AY sound chip.</p><table class="CDefinitionList"><tr><td class="CDLEntry">A[7:0]</td><td class="CDLDefinition"><p>If address matches h50 or h51, enable</p></td></tr><tr><td class="CDLEntry">IORQn</td><td class="CDLDefinition"><p>Active IO request, enable</p></td></tr><tr><td class="CDLEntry">WRn</td><td class="CDLDefinition"><p>Z80 write is active, enable</p></td></tr></table></div>
</div>

<a name="AY_SND_ENABLEn(2)"></a><a name="Topic15"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">AY_SND_ENABLEn</div>
 <div class="CBody"><p>read cached register from previous write (AY emulation), at set address location (0=0,1=0,2=1,3=1,4=2,5=2,6=3,7=3).</p><table class="CDefinitionList"><tr><td class="CDLEntry">A[7:0]</td><td class="CDLDefinition"><p>If address matches h52, enable</p></td></tr><tr><td class="CDLEntry">IORQn</td><td class="CDLDefinition"><p>Active IO request, enable</p></td></tr><tr><td class="CDLEntry">RDn</td><td class="CDLDefinition"><p>Z80 read is active, enable</p></td></tr></table></div>
</div>

<a name="Controller_Register_Read"></a><a name="Topic63"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Controller Register Read</div>
 <div class="CBody"><p>How to read controller inputs for player 1 and 2, works with roller and standard gamepads.</p></div>
</div>

<a name="CP5_ARM"></a><a name="Topic64"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">CP5_ARM</div>
 <div id="NDPrototype64" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> CP5_ARM = r_ctrl_arm</div></div>
 <div class="CBody"><p>Activate ARM porition of controllers.</p><table class="CDefinitionList"><tr><td class="CDLEntry">r_ctrl_arm</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:r_ctrl_arm" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,30);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >r_ctrl_arm</a></p></td></tr></table></div>
</div>

<a name="CP8_FIRE"></a><a name="Topic65"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">CP8_FIRE</div>
 <div id="NDPrototype65" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">assign</span> CP8_FIRE = r_ctrl_fire</div></div>
 <div class="CBody"><p>Activate FIRE porition of controllers.</p><table class="CDefinitionList"><tr><td class="CDLEntry">r_ctrl_fire</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:r_ctrl_fire" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,29);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >r_ctrl_fire</a></p></td></tr></table></div>
</div>

<a name="D"></a><a name="Topic66"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[0]</div>
 <div id="NDPrototype66" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">0</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; ~A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C1P1</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit zero for P1</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 0, read</p></td></tr></table></div>
</div>

<a name="D(2)"></a><a name="Topic67"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[1]</div>
 <div id="NDPrototype67" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">1</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; ~A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C1P4</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit one for P1</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 0, read</p></td></tr></table></div>
</div>

<a name="D(3)"></a><a name="Topic68"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[2]</div>
 <div id="NDPrototype68" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">2</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; ~A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C1P2</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit two for P1</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 0, read</p></td></tr></table></div>
</div>

<a name="D(4)"></a><a name="Topic69"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[3]</div>
 <div id="NDPrototype69" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">3</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; ~A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C1P3</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit three for P1</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 0, read</p></td></tr></table></div>
</div>

<a name="D(5)"></a><a name="Topic70"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[4]</div>
 <div id="NDPrototype70" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">4</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; ~A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">r_mono_p1</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit one for P1</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 0, read</p></td></tr></table></div>
</div>

<a name="D(6)"></a><a name="Topic71"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[5]</div>
 <div id="NDPrototype71" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">5</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; ~A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C1P7</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit five for P1</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 0, read</p></td></tr></table></div>
</div>

<a name="D(7)"></a><a name="Topic72"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[6]</div>
 <div id="NDPrototype72" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">6</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; ~A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C1P6</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit six for P1</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 0, read</p></td></tr></table></div>
</div>

<a name="D(8)"></a><a name="Topic73"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[7]</div>
 <div id="NDPrototype73" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">7</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; ~A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">s_int_p1</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit seven for P1</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 0, read</p></td></tr></table></div>
</div>

<a name="s_int_p1"></a><a name="Topic74"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_int_p1</div>
 <div id="NDPrototype74" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_int_p1 = ~(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">r_mono_p1 &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C1P9</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>generate interrupt for player one</p><table class="CDefinitionList"><tr><td class="CDLEntry">r_mono_p1</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:r_mono_p1" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,27);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >r_mono_p1</a>, RC TL emulation</p></td></tr><tr><td class="CDLEntry">C1P9</td><td class="CDLDefinition"><p>Input from controller port. Roller controller only.</p></td></tr></table></div>
</div>

<a name="D(9)"></a><a name="Topic33"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[0]</div>
 <div id="NDPrototype33" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">0</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C2P1</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit zero for P2</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 1, read</p></td></tr></table></div>
</div>

<a name="D(10)"></a><a name="Topic59"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[1]</div>
 <div id="NDPrototype59" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">1</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C2P4</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit one for P2</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 1, read</p></td></tr></table></div>
</div>

<a name="D(11)"></a><a name="Topic87"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[2]</div>
 <div id="NDPrototype87" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">2</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C2P2</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit two for P2</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 1, read</p></td></tr></table></div>
</div>

<a name="D(12)"></a><a name="Topic88"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[3]</div>
 <div id="NDPrototype88" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">3</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C2P3</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit three for P2</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 1, read</p></td></tr></table></div>
</div>

<a name="D(13)"></a><a name="Topic89"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[4]</div>
 <div id="NDPrototype89" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">4</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">r_mono_p2</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit four for P2</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 1, read</p></td></tr></table></div>
</div>

<a name="D(14)"></a><a name="Topic90"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[5]</div>
 <div id="NDPrototype90" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">5</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C2P7</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit five for P2</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 1, read</p></td></tr></table></div>
</div>

<a name="D(15)"></a><a name="Topic91"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[6]</div>
 <div id="NDPrototype91" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">6</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C2P6</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit six for P2</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 1, read</p></td></tr></table></div>
</div>

<a name="D(16)"></a><a name="Topic92"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">D[7]</div>
 <div id="NDPrototype92" class="NDPrototype WideForm"><div class="PSection PParameterSection PascalStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> D[<span class="SHNumber">7</span>] = (</div><div class="PModifierQualifier InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">~s_ctrl_readn &amp; A[<span class="SHNumber">1</span>] ?&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">s_int_p2</div><div class="PTypeNameSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">:&nbsp;</div><div class="PType InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">1'</span><span class="SHNumber">bz</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Data bit seven for P2</p><table class="CDefinitionList"><tr><td class="CDLEntry">s_ctrl_readn</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:s_ctrl_readn" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,58);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >s_ctrl_readn</a>, read when active low</p></td></tr><tr><td class="CDLEntry">A[1]</td><td class="CDLDefinition"><p>Address bit 1 is 1, read</p></td></tr></table></div>
</div>

<a name="s_int_p2"></a><a name="Topic83"></a><div class="CTopic TAssignment LSystemVerilog">
 <div class="CTitle">s_int_p2</div>
 <div id="NDPrototype83" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> s_int_p2 = ~(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">r_mono_p2 &amp;&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">C2P9</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>generate interrupt for player one</p><table class="CDefinitionList"><tr><td class="CDLEntry">r_mono_p1</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:r_mono_p1" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,27);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >r_mono_p1</a>, RC TL emulation</p></td></tr><tr><td class="CDLEntry">C2P9</td><td class="CDLDefinition"><p>Input from controller port. Roller controller only.</p></td></tr></table></div>
</div>

<a name="INTn"></a><a name="Topic84"></a><div class="CTopic TAssignment LSystemVerilog last">
 <div class="CTitle">INTn</div>
 <div id="NDPrototype84" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">assign</span> INTn = ~(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">r_int_p1 |&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">r_int_p2</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>INTn is generated by monostable circuit based on NAND outputs.</p><table class="CDefinitionList"><tr><td class="CDLEntry">r_int_p1</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:r_int_p1" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,18);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >r_int_p1</a>, RC TL emulation</p></td></tr><tr><td class="CDLEntry">r_int_p2</td><td class="CDLDefinition"><p>See Also: <a href="../../index.html#SystemVerilogModule:porta_glue_coleco:r_int_p2" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,19);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >r_int_p2</a>, RC TL emulation</p></td></tr></table></div>
</div>

</body></html>