
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="sarita" />
<meta name="CreateDate" content="2023-09-14" />
<meta name="CreateTime" content="1694753574" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="The Dracula product offers a complete set of integrated applications for verifying IC layout design.  This book contains task-related information about the Dracula standalone verification product." />
<meta name="DocTitle" content="Dracula User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="draculauser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-14" />
<meta name="ModifiedTime" content="1694753574" />
<meta name="NextFile" content="preface.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Physical Verification  Analysis" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Dracula" />
<meta name="Product" content="Dracula" />
<meta name="ProductFamily" content="Dracula" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Dracula User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="draculauserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="draculauserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="draculauser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="preface.html" title="Preface">Preface</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Dracula User Guide<br />Product Version IC23.1, September 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a id="pgfId-59052"></a><a href="preface.html#pgfId-1015430">Preface</a></h2>
<dd> <a id="pgfId-59054"></a><a href="preface.html#pgfId-1016425">Related Documents</a></dd>
<dd> <a id="pgfId-59056"></a><a href="preface.html#pgfId-1016433">Typographic and Syntax Conventions</a></dd>
<h2> <a href="chap1.html#pgfId-1008781">1</a></h2>
<h2> <a id="pgfId-59060"></a><a href="chap1.html#pgfId-1011663">Interfaces to Dracula</a></h2>
<p> <a id="pgfId-59062"></a><a href="chap1.html#pgfId-1015856">Overview of This Chapter</a></p>
<p> <a id="pgfId-59064"></a><a href="chap1.html#pgfId-1014285">Using Cadence Data in Dracula</a></p>
<dd> <a id="pgfId-59066"></a><a href="chap1.html#pgfId-1014298">Preparing To Use a DFII Database</a></dd>
<dd> <a id="pgfId-59068"></a><a href="chap1.html#pgfId-1014324">Specifying the Path to Your Layout</a></dd>
<dd> <a id="pgfId-59070"></a><a href="chap1.html#pgfId-1014347">Controlling Case Sensitivity</a></dd>
<dd> <a id="pgfId-59072"></a><a href="chap1.html#pgfId-1014393">Extracting Objects from a DFII Layout</a></dd>
<dd> <a id="pgfId-59074"></a><a href="chap1.html#pgfId-1014431">Sample Rules File</a></dd>
<dd> <a id="pgfId-59076"></a><a href="chap1.html#pgfId-1014437">Converting a GDSII Rules File for Cadence Input</a></dd>
<h2> <a href="chap2.html#pgfId-1008781">2</a></h2>
<h2> <a id="pgfId-59080"></a><a href="chap2.html#pgfId-1011663">Writing Rules for Dracula</a></h2>
<p> <a id="pgfId-59082"></a><a href="chap2.html#pgfId-1014282">Writing Dracula Rules Files</a></p>
<dd> <a id="pgfId-59084"></a><a href="chap2.html#pgfId-1014287">Using Rules File Examples</a></dd>
<dd> <a id="pgfId-59086"></a><a href="chap2.html#pgfId-1014455">Techniques for Preparing Your Rules File</a></dd>
<p> <a id="pgfId-59088"></a><a href="chap2.html#pgfId-1014483">Writing DRC Checks</a></p>
<dd> <a id="pgfId-59090"></a><a href="chap2.html#pgfId-1014498">Writing Antenna Checks</a></dd>
<dd> <a id="pgfId-59092"></a><a href="chap2.html#pgfId-1014833">Writing In-the-Direction-Of Checks</a></dd>
<dd> <a id="pgfId-59094"></a><a href="chap2.html#pgfId-1014990">Writing Exact Contact Size Checks</a></dd>
<dd> <a id="pgfId-59096"></a><a href="chap2.html#pgfId-1015004">Writing Metal Reflection/ Crosstalk Checks</a></dd>
<dd> <a id="pgfId-59098"></a><a href="chap2.html#pgfId-1015010">Writing Electromigration Checks</a></dd>
<dd> <a id="pgfId-59100"></a><a href="chap2.html#pgfId-1015213">Writing Corner Checks</a></dd>
<dd> <a id="pgfId-59102"></a><a href="chap2.html#pgfId-1015239">Writing Edge Checks</a></dd>
<p> <a id="pgfId-59104"></a><a href="chap2.html#pgfId-1015335">Defining Devices</a></p>
<p> <a id="pgfId-59106"></a><a href="chap2.html#pgfId-1015397">Connecting Your Network</a></p>
<dd> <a id="pgfId-59108"></a><a href="chap2.html#pgfId-1015400">Determining the Master Layer</a></dd>
<dd> <a id="pgfId-59110"></a><a href="chap2.html#pgfId-1015413">Connecting Multiple Layers</a></dd>
<p> <a id="pgfId-59112"></a><a href="chap2.html#pgfId-1015473">Preparing To Use Dracula Interactive</a></p>
<h2> <a href="chap3.html#pgfId-1065082">3</a></h2>
<h2> <a id="pgfId-59116"></a><a href="chap3.html#pgfId-1065083">Working With 32 and 64-bit Applications</a></h2>
<h2> <a href="chap4.html#pgfId-1008781">4</a></h2>
<h2> <a id="pgfId-59120"></a><a href="chap4.html#pgfId-1011663">Selecting a Run Mode</a></h2>
<p> <a id="pgfId-59122"></a><a href="chap4.html#pgfId-1014267">About Run Modes</a></p>
<p> <a id="pgfId-59124"></a><a href="chap4.html#pgfId-1014286">Using Flat Mode</a></p>
<dd> <a id="pgfId-59126"></a><a href="chap4.html#pgfId-1014290">Running Dracula in Flat Mode</a></dd>
<dd> <a id="pgfId-59128"></a><a href="chap4.html#pgfId-1014297">When To Use Flat Mode</a></dd>
<dd> <a id="pgfId-59130"></a><a href="chap4.html#pgfId-1014310">Verifying Gate Arrays</a></dd>
<dd> <a id="pgfId-59132"></a><a href="chap4.html#pgfId-1014319">Texting for Flat Mode</a></dd>
<p> <a id="pgfId-59134"></a><a href="chap4.html#pgfId-1014324">Using Dracula Distributed Processing</a></p>
<dd> <a id="pgfId-59136"></a><a href="chap4.html#pgfId-1014327">When To Use Dracula Distributed Processing</a></dd>
<p> <a id="pgfId-59138"></a><a href="chap4.html#pgfId-1014343">Using Hierarchical Mode</a></p>
<dd> <a id="pgfId-59140"></a><a href="chap4.html#pgfId-1014347">Running Dracula in Hierarchical Mode</a></dd>
<dd> <a id="pgfId-59142"></a><a href="chap4.html#pgfId-1014354">What the Hierarchical Design Rule Checker Checks</a></dd>
<dd> <a id="pgfId-59144"></a><a href="chap4.html#pgfId-1014363">When To Use the Hierarchical Design Rule Checker</a></dd>
<p> <a id="pgfId-59146"></a><a href="chap4.html#pgfId-1014386">Using Multilevel Mode</a></p>
<dd> <a id="pgfId-59148"></a><a href="chap4.html#pgfId-1014389">Running Dracula in Multilevel Mode</a></dd>
<dd> <a id="pgfId-59150"></a><a href="chap4.html#pgfId-1014395">Selecting Hcells for a Multilevel Run</a></dd>
<dd> <a id="pgfId-59152"></a><a href="chap4.html#pgfId-1014403">When To Use Multilevel Mode</a></dd>
<p> <a id="pgfId-59154"></a><a href="chap4.html#pgfId-1014411">Using Cell Mode</a></p>
<dd> <a id="pgfId-59156"></a><a href="chap4.html#pgfId-1014416">Running Dracula in Cell Mode</a></dd>
<dd> <a id="pgfId-59158"></a><a href="chap4.html#pgfId-1014425">When To Use Cell Mode</a></dd>
<dd> <a id="pgfId-59160"></a><a href="chap4.html#pgfId-1014487">Texting for Cell Mode</a></dd>
<p> <a id="pgfId-59162"></a><a href="chap4.html#pgfId-1014780">Using Composite Mode</a></p>
<dd> <a id="pgfId-59164"></a><a href="chap4.html#pgfId-1014785">Running Dracula in Composite Mode</a></dd>
<dd> <a id="pgfId-59166"></a><a href="chap4.html#pgfId-1014790">Checks in Composite Mode</a></dd>
<dd> <a id="pgfId-59168"></a><a href="chap4.html#pgfId-1014811">When To Use Composite Mode</a></dd>
<dd> <a id="pgfId-59170"></a><a href="chap4.html#pgfId-1014830">Composite Mode and Blackbox LVS</a></dd>
<dd> <a id="pgfId-59172"></a><a href="chap4.html#pgfId-1014835">Texting for Composite Mode</a></dd>
<p> <a id="pgfId-59174"></a><a href="chap4.html#pgfId-1014936">Improving Performance</a></p>
<dd> <a id="pgfId-59176"></a><a href="chap4.html#pgfId-1014939">Grouping Functions</a></dd>
<dd> <a id="pgfId-59178"></a><a href="chap4.html#pgfId-1014995">Preallocating Swap Space</a></dd>
<dd> <a id="pgfId-59180"></a><a href="chap4.html#pgfId-1015013">Optimizing Rules</a></dd>
<dd> <a id="pgfId-59182"></a><a href="chap4.html#pgfId-1015018">X-to-Y Ratio of the Circuit</a></dd>
<h2> <a href="chap5.html#pgfId-1008781">5</a></h2>
<h2> <a id="pgfId-59186"></a><a href="chap5.html#pgfId-1011663">Extracting RC Parasitics</a></h2>
<p> <a id="pgfId-59188"></a><a href="chap5.html#pgfId-1014292">About RC Extraction</a></p>
<p> <a id="pgfId-59190"></a><a href="chap5.html#pgfId-1014304">Ensuring Accuracy in RC Extraction</a></p>
<dd> <a id="pgfId-59192"></a><a href="chap5.html#pgfId-1014312">Providing Constants</a></dd>
<dd> <a id="pgfId-59194"></a><a href="chap5.html#pgfId-1014321">Adjusting Your Design Database for Fabrication Effects</a></dd>
<dd> <a id="pgfId-59196"></a><a href="chap5.html#pgfId-1014332">Using Equations with Flexible LPE</a></dd>
<p> <a id="pgfId-59198"></a><a href="chap5.html#pgfId-1014382">Extracting Parasitic Capacitance</a></p>
<dd> <a id="pgfId-59200"></a><a href="chap5.html#pgfId-1014396">Preparing To Extract Capacitance</a></dd>
<dd> <a id="pgfId-59202"></a><a href="chap5.html#pgfId-1014532">Constants for Debugging Capacitance</a></dd>
<dd> <a id="pgfId-59204"></a><a href="chap5.html#pgfId-1014547">Extracting Overlap and Sidewall Capacitance</a></dd>
<dd> <a id="pgfId-59206"></a><a href="chap5.html#pgfId-1014603">Extracting Directional Sidewall Capacitance</a></dd>
<dd> <a id="pgfId-59208"></a><a href="chap5.html#pgfId-1014703">Correcting for Colinear Sidewall Capacitance</a></dd>
<dd> <a id="pgfId-59210"></a><a href="chap5.html#pgfId-1014797">Extracting Single-Layer Fringe Capacitance</a></dd>
<dd> <a id="pgfId-59212"></a><a href="chap5.html#pgfId-1014813">Extracting Two-Layer Fringe Capacitance</a></dd>
<dd> <a id="pgfId-59214"></a><a href="chap5.html#pgfId-1014831">Extracting Over-the-Cell Routing Wire Overlap Capacitance with Cell Geometries in HLPE</a></dd>
<p> <a id="pgfId-59216"></a><a href="chap5.html#pgfId-1014910">Extracting Parasitic Resistance</a></p>
<dd> <a id="pgfId-59218"></a><a href="chap5.html#pgfId-1014930">Preparing to Extract Resistance</a></dd>
<dd> <a id="pgfId-59220"></a><a href="chap5.html#pgfId-1018063">Creating Resistor Recognition Layers</a></dd>
<dd> <a id="pgfId-59222"></a><a href="chap5.html#pgfId-1015169">Extracting Simple Metal and Poly Resistors</a></dd>
<dd> <a id="pgfId-59224"></a><a href="chap5.html#pgfId-1015187">Extracting Two-Layer Metal Parasitics</a></dd>
<dd> <a id="pgfId-59226"></a><a href="chap5.html#pgfId-1015209">Extracting Contact Resistors</a></dd>
<dd> <a id="pgfId-59228"></a><a href="chap5.html#pgfId-1015264">Extracting Diffusion Resistors</a></dd>
<dd> <a id="pgfId-59230"></a><a href="chap5.html#pgfId-1015322">Correcting Sidewall Capacitance</a></dd>
<dd> <a id="pgfId-59232"></a><a href="chap5.html#pgfId-1015375">Extracting Fringe Capacitance in PRE</a></dd>
<dd> <a id="pgfId-59234"></a><a href="chap5.html#pgfId-1015449">Controlling How Contacts Are Cut</a></dd>
<p> <a id="pgfId-59236"></a><a href="chap5.html#pgfId-1015493">Extracting 2.5D MB Parasitics</a></p>
<dd> <a id="pgfId-59238"></a><a href="chap5.html#pgfId-1015501">Dracula 2.5D MB Capabilities</a></dd>
<dd> <a id="pgfId-59240"></a><a href="chap5.html#pgfId-1015511">Using Piecewise Analysis</a></dd>
<dd> <a id="pgfId-59242"></a><a href="chap5.html#pgfId-1015524">Extracting Sidewall Capacitance with Fringing Effects</a></dd>
<p> <a id="pgfId-59244"></a><a href="chap5.html#pgfId-1015584">Using One Function to Extract RC Parasitics</a></p>
<dd> <a id="pgfId-59246"></a><a href="chap5.html#pgfId-1015598">Defining Parasitics Layers</a></dd>
<dd> <a id="pgfId-59248"></a><a href="chap5.html#pgfId-1015621">Extracting Overlap and Sidewall Capacitance</a></dd>
<dd> <a id="pgfId-59250"></a><a href="chap5.html#pgfId-1015632">Extracting Directional Sidewall and Colinear Edge Capacitance</a></dd>
<dd> <a id="pgfId-59252"></a><a href="chap5.html#pgfId-1015642">Extracting 2D3B Capacitance</a></dd>
<dd> <a id="pgfId-59254"></a><a href="chap5.html#pgfId-1015650">Extracting One- and Two-Layer Fringe Capacitance</a></dd>
<dd> <a id="pgfId-59256"></a><a href="chap5.html#pgfId-1015665">Modifying the Coefficient Generator Interface with Dracula to Improve LPE Accuracy</a></dd>
<dd> <a id="pgfId-59258"></a><a href="chap5.html#pgfId-1015819">Extracting Sheet Resistance</a></dd>
<dd> <a id="pgfId-59260"></a><a href="chap5.html#pgfId-1015832">Extracting Multiple Resistance on the Same Metal Layer</a></dd>
<dd> <a id="pgfId-59262"></a><a href="chap5.html#pgfId-1015931">Extracting Contact Resistance</a></dd>
<dd> <a id="pgfId-59264"></a><a href="chap5.html#pgfId-1016540">Capacitance or Resistor Model in the Extracted Netlist</a></dd>
<dd> <a id="pgfId-59266"></a><a href="chap5.html#pgfId-1015938">Function Syntax</a></dd>
<dd> <a id="pgfId-59268"></a><a href="chap5.html#pgfId-1015945">Before You Start</a></dd>
<dd> <a id="pgfId-59270"></a><a href="chap5.html#pgfId-1015960">Creating Additional Subtypes</a></dd>
<dd> <a id="pgfId-59272"></a><a href="chap5.html#pgfId-1015975">Examples</a></dd>
<p> <a id="pgfId-59274"></a><a href="chap5.html#pgfId-1015999">Extracting a Single Net</a></p>
<dd> <a id="pgfId-59276"></a><a href="chap5.html#pgfId-1016031">Before You Start</a></dd>
<dd> <a id="pgfId-59278"></a><a href="chap5.html#pgfId-1016038">Coding Single-Net Extraction</a></dd>
<p> <a id="pgfId-59280"></a><a href="chap5.html#pgfId-1018174">The Dracula To RCX (dracToRcx) Interface</a></p>
<dd> <a id="pgfId-59282"></a><a href="chap5.html#pgfId-1019003">Module Descriptions</a></dd>
<dd> <a id="pgfId-59284"></a><a href="chap5.html#pgfId-1018641">RCX Commands</a></dd>
<dd> <a id="pgfId-59286"></a><a href="chap5.html#pgfId-1018354">Running the DracToRCX Interface</a></dd>
<h2> <a href="chap6.html#pgfId-1008781">6</a></h2>
<h2> <a id="pgfId-59290"></a><a href="chap6.html#pgfId-1011663">Setting up Hierarchical Dracula</a></h2>
<p> <a id="pgfId-59292"></a><a href="chap6.html#pgfId-1014269">About Hierarchical Dracula</a></p>
<dd> <a id="pgfId-59294"></a><a href="chap6.html#pgfId-1014282">Prerequisites</a></dd>
<dd> <a id="pgfId-59296"></a><a href="chap6.html#pgfId-1014287">Hierarchical Products and Modes</a></dd>
<p> <a id="pgfId-59298"></a><a href="chap6.html#pgfId-1014363">Running a Hierarchical Design Rule Check</a></p>
<dd> <a id="pgfId-59300"></a><a href="chap6.html#pgfId-1014371">Writing Hierarchical Design Rules</a></dd>
<dd> <a id="pgfId-59302"></a><a href="chap6.html#pgfId-1014710">Checking Memories and Arrays</a></dd>
<dd> <a id="pgfId-59304"></a><a href="chap6.html#pgfId-1014811">Using HDRC Output</a></dd>
<p> <a id="pgfId-59306"></a><a href="chap6.html#pgfId-1015033">Selecting Hcells</a></p>
<dd> <a id="pgfId-59308"></a><a href="chap6.html#pgfId-1015039">Selecting Hcells Automatically</a></dd>
<dd> <a id="pgfId-59310"></a><a href="chap6.html#pgfId-1015063">Selecting Hcells Manually To Improve Performance</a></dd>
<p> <a id="pgfId-59312"></a><a href="chap6.html#pgfId-1015093">Running a Multilevel Design Rule Check</a></p>
<dd> <a id="pgfId-59314"></a><a href="chap6.html#pgfId-1015100">Understanding Multilevel Processing</a></dd>
<dd> <a id="pgfId-59316"></a><a href="chap6.html#pgfId-1015152">Running a Multilevel Hierarchical DRC</a></dd>
<p> <a id="pgfId-59318"></a><a href="chap6.html#pgfId-1015162">Running a Hierarchical Electrical Rules Check</a></p>
<dd> <a id="pgfId-59320"></a><a href="chap6.html#pgfId-1015165">Writing Hierarchical Electrical Rules</a></dd>
<dd> <a id="pgfId-59322"></a><a href="chap6.html#pgfId-1015312">Deciding What To Check</a></dd>
<dd> <a id="pgfId-59324"></a><a href="chap6.html#pgfId-1015326">Connecting the Network</a></dd>
<dd> <a id="pgfId-59326"></a><a href="chap6.html#pgfId-1015346">Flattening Power and Ground Text</a></dd>
<dd> <a id="pgfId-59328"></a><a href="chap6.html#pgfId-1015394">Excluding Hcell Geometries in HERC</a></dd>
<dd> <a id="pgfId-59330"></a><a href="chap6.html#pgfId-1015403">Using Composite Plane Geometries in Hcells</a></dd>
<dd> <a id="pgfId-59332"></a><a href="chap6.html#pgfId-1015474">Using HERC Output</a></dd>
<p> <a id="pgfId-59334"></a><a href="chap6.html#pgfId-1015693">Running a Hierarchical Network Comparison</a></p>
<dd> <a id="pgfId-59336"></a><a href="chap6.html#pgfId-1015698">Writing Hierarchical Network Comparison Rules</a></dd>
<dd> <a id="pgfId-59338"></a><a href="chap6.html#pgfId-1015892">HLVS Prerequisites</a></dd>
<dd> <a id="pgfId-59340"></a><a href="chap6.html#pgfId-1015990">Excluding Hcell Geometries in HLVS</a></dd>
<dd> <a id="pgfId-59342"></a><a href="chap6.html#pgfId-1016066">Using Cell Boundaries</a></dd>
<dd> <a id="pgfId-59344"></a><a href="chap6.html#pgfId-1016109">Marking Feedthroughs on the Layout</a></dd>
<dd> <a id="pgfId-59346"></a><a href="chap6.html#pgfId-1016126">Using a Cross-Reference File for Hcell Names</a></dd>
<dd> <a id="pgfId-59348"></a><a href="chap6.html#pgfId-1016135">Preparing Your Netlist</a></dd>
<dd> <a id="pgfId-59350"></a><a href="chap6.html#pgfId-1016181">Compiling Your Netlist</a></dd>
<p> <a id="pgfId-59352"></a><a href="chap6.html#pgfId-1016190">Running Hierarchical Parameter Extractions</a></p>
<dd> <a id="pgfId-59354"></a><a href="chap6.html#pgfId-1016200">About Hierarchical Parameter Extraction</a></dd>
<dd> <a id="pgfId-59356"></a><a href="chap6.html#pgfId-1016254">Writing Parameter Extraction Rules</a></dd>
<dd> <a id="pgfId-59358"></a><a href="chap6.html#pgfId-1016264">Using a Cross-Reference File for Hcell Names</a></dd>
<dd> <a id="pgfId-59360"></a><a href="chap6.html#pgfId-1016273">Using HLPE To Extract a Complete Netlist</a></dd>
<p> <a id="pgfId-59362"></a><a href="chap6.html#pgfId-1016294">Making Hierarchical Dracula Run Faster</a></p>
<dd> <a id="pgfId-59364"></a><a href="chap6.html#pgfId-1019235">Maximizing Operations</a></dd>
<dd> <a id="pgfId-59366"></a><a href="chap6.html#pgfId-1016310">Minimizing Redundant Checking</a></dd>
<dd> <a id="pgfId-59368"></a><a href="chap6.html#pgfId-1016345">Altering the Hcell Selection Criteria</a></dd>
<h2> <a id="pgfId-59370"></a><a href="draculauserIX.html#pgfId-1036761">Index</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="preface.html" id="nex" title="Preface">Preface</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>