// Seed: 1759574135
module module_0 (
    output tri0 id_0,
    output wor  module_0
);
  assign id_1 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri id_4,
    output wor id_5,
    output supply1 id_6,
    input uwire id_7,
    output wire id_8,
    output tri id_9,
    input wand id_10,
    input tri0 id_11,
    output wand id_12,
    input tri1 id_13,
    output wand id_14,
    output tri0 id_15,
    input tri0 id_16,
    inout supply0 id_17,
    input tri1 id_18,
    output wire id_19,
    input supply1 id_20,
    input wor id_21,
    input wor id_22,
    input supply1 id_23,
    input tri0 id_24,
    output wor id_25
    , id_32,
    output tri id_26,
    input supply1 id_27,
    output logic id_28,
    input uwire id_29,
    output wor id_30
);
  always @(negedge -1) begin : LABEL_0
    id_28 <= id_22;
  end
  module_0 modCall_1 (
      id_6,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
