
# Messages from "go new"


# Messages from "go analyze"

flow package require /SCVerify
10.4
solution file add [file join $sfd FIR_FILTER.h] -type C++
/INPUTFILES/1
solution file add [file join $sfd sc_main.cpp] -type C++ -exclude true
/INPUTFILES/2
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Creating project directory '/mnt/campux/github/CHLS2025/TP_sysc_filter/Catapult_1/'. (PRJ-1)
Moving session transcript to file "/mnt/campux/github/CHLS2025/TP_sysc_filter/catapult.log"
Front End called with arguments: -I/usr/local/bin/Siemens_EDA/Catapult_Synthesis_2022.2_1-1019737/Mgc_home/shared/include -- /mnt/campux/github/CHLS2025/TP_sysc_filter/FIR_FILTER.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
# Warning: Command-line warning #1819-D: "/usr/local/bin/Siemens_EDA/Catapult_Synthesis_2022.2_1-1019737/Mgc_home/shared/include" was specified as both a system and non-system include directory -- the non-system entry will be ignored ()
Pragma 'hls_design<top>' detected on class 'top_level' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 8.13 seconds, memory usage 1574636kB, peak memory usage 1574636kB (SOL-9)
# Info: Project was written to disk. (PRJ-10)

# Messages from "go compile"

solution library add mgc_Xilinx-ARTIX-7-3_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family ARTIX-7 -speed -3 -part xc7a200tsbg484-3
solution library add Xilinx_RAMS
go libraries
# Info: Starting transformation 'compile' on solution 'top_level.v1' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'top_level' specified by directive (CIN-52)
Inlining member function 'top_level::top_level' on object '' (CIN-64)
Inlining member function 'top_level::FIR_FILTER' on object '' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'valid_out' (CIN-64)
Inlining member function 'sc_core::sc_inout<d_type>::write' on object 'data_out' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'valid_out' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'valid_out' (CIN-64)
Optimizing block '/top_level' ... (CIN-4)
# Info: Partition '/top_level/SC_CTOR' is found empty and is optimized away. (OPT-12)
Loop '/top_level/FIR_FILTER/SHIFT' iterated at most 16 times. (LOOP-2)
Loop '/top_level/FIR_FILTER/MAC' iterated at most 16 times. (LOOP-2)
# Warning: SystemC thread 'FIR_FILTER' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'data_out'. (CIN-124)
# Warning: SystemC thread 'FIR_FILTER' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'valid_out'. (CIN-124)
# Warning: SystemC thread 'FIR_FILTER' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'valid_out'. (CIN-124)
# Warning: SystemC thread 'FIR_FILTER' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'valid_out'. (CIN-124)
Design 'top_level' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_msim.mk'
# Info: CDesignChecker Shell script written to '/mnt/campux/github/CHLS2025/TP_sysc_filter/Catapult_1/top_level.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'top_level.v1': elapsed time 4.17 seconds, memory usage 1574636kB, peak memory usage 1574636kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 106, Real ops = 19, Vars = 34 (SOL-21)

# Messages from "go libraries"

# Info: Project was written to disk. (PRJ-10)
# Info: Starting transformation 'libraries' on solution 'top_level.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/fpops.lib' [FPOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-ARTIX-7-3_beh.lib' [mgc_Xilinx-ARTIX-7-3_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'top_level.v1': elapsed time 0.60 seconds, memory usage 1574636kB, peak memory usage 1574636kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 106, Real ops = 19, Vars = 34 (SOL-21)

# Messages from "go assembly"

# Info: Project was written to disk. (PRJ-10)
directive set -CLOCKS {clk {-CLOCK_PERIOD 10.0 }}
/CLOCKS {clk {-CLOCK_PERIOD 10.0 }}
go assembly
# Info: Starting transformation 'assembly' on solution 'top_level.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'top_level.v1': elapsed time 0.23 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 106, Real ops = 19, Vars = 34 (SOL-21)

# Messages from "go architect"

# Info: Project was written to disk. (PRJ-10)
directive set /top_level/FIR_FILTER/while -PIPELINE_INIT_INTERVAL 1
/top_level/FIR_FILTER/while/PIPELINE_INIT_INTERVAL 1
directive set /top_level/FIR_FILTER/while/SHIFT -UNROLL yes
/top_level/FIR_FILTER/while/SHIFT/UNROLL yes
directive set /top_level/FIR_FILTER/while/MAC -UNROLL no
/top_level/FIR_FILTER/while/MAC/UNROLL no
go extract
# Info: Starting transformation 'loops' on solution 'top_level.v1' (SOL-8)
Loop '/top_level/FIR_FILTER/SHIFT' is being fully unrolled (16 times). (LOOP-7)
Loop '/top_level/FIR_FILTER/MAC' is left rolled. (LOOP-4)
Loop '/top_level/FIR_FILTER/while' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'top_level.v1': elapsed time 0.24 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 126, Real ops = 17, Vars = 32 (SOL-21)
# Info: Project was written to disk. (PRJ-10)
# Info: Starting transformation 'memories' on solution 'top_level.v1' (SOL-8)
# Info: Completed transformation 'memories' on solution 'top_level.v1': elapsed time 0.16 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 126, Real ops = 17, Vars = 47 (SOL-21)
# Info: Project was written to disk. (PRJ-10)
# Info: Starting transformation 'cluster' on solution 'top_level.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'top_level.v1': elapsed time 0.03 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 126, Real ops = 17, Vars = 47 (SOL-21)
# Info: Project was written to disk. (PRJ-10)
# Info: Starting transformation 'architect' on solution 'top_level.v1' (SOL-8)
Deleting operations after LOOP "while" FIR_FILTER.h(40,2,5) without exit (OPT-1)
Design 'top_level' contains '132' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'top_level.v1': elapsed time 0.41 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 405, Real ops = 132, Vars = 90 (SOL-21)

# Messages from "go allocate"

# Info: Project was written to disk. (PRJ-10)
# Info: Starting transformation 'allocate' on solution 'top_level.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/top_level/FIR_FILTER' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/top_level/FIR_FILTER/while' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/top_level/FIR_FILTER/FIR_FILTER:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/top_level/FIR_FILTER' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/top_level/FIR_FILTER': Latency = 18, Area (Datapath, Register, Total) = 2464.53, 0.00, 2464.53 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/top_level/FIR_FILTER': Latency = 18, Area (Datapath, Register, Total) = 2464.53, 0.00, 2464.53 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'top_level.v1': elapsed time 0.26 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 405, Real ops = 132, Vars = 90 (SOL-21)

# Messages from "go schedule"

# Info: Project was written to disk. (PRJ-10)
# Info: Starting transformation 'schedule' on solution 'top_level.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/top_level/FIR_FILTER' (CRAAS-1)
# Info: Loop '/top_level/FIR_FILTER/while' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'top_level.v1': elapsed time 2.13 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 240, Real ops = 69, Vars = 131 (SOL-21)

# Messages from "go dpfsm"

# Info: Project was written to disk. (PRJ-10)
# Info: Starting transformation 'dpfsm' on solution 'top_level.v1' (SOL-8)
Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'top_level.v1': elapsed time 0.28 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 221, Real ops = 147, Vars = 102 (SOL-21)

# Messages from "go extract"

# Info: Project was written to disk. (PRJ-10)
# Info: Starting transformation 'instance' on solution 'top_level.v1' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'top_level.v1': elapsed time 0.29 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 195, Real ops = 122, Vars = 215 (SOL-21)
# Info: Project was written to disk. (PRJ-10)
# Info: Starting transformation 'extract' on solution 'top_level.v1' (SOL-8)
Report written to file 'rtl.rpt'
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
order file name is: rtl.vhdl_order.txt
Add dependent file: ./rtl.vhdl
Finished writing concatenated file: /mnt/campux/github/CHLS2025/TP_sysc_filter/Catapult_1/top_level.v1/concat_rtl.vhdl
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: ./rtl.vhdl
Finished writing concatenated simulation file: /mnt/campux/github/CHLS2025/TP_sysc_filter/Catapult_1/top_level.v1/concat_sim_rtl.vhdl
Generating SCVerify SystemC wrapper
# Info: Wrote wave database file to /mnt/campux/github/CHLS2025/TP_sysc_filter/Catapult_1/top_level.v1/scverify/ccs_wave_signals.dat
Makefile for RTL VHDL written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Makefile for Concat concat_sim_rtl VHDL written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: ./rtl.v
Finished writing concatenated file: /mnt/campux/github/CHLS2025/TP_sysc_filter/Catapult_1/top_level.v1/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /mnt/campux/github/CHLS2025/TP_sysc_filter/Catapult_1/top_level.v1/concat_sim_rtl.v
Makefile for RTL Verilog written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat concat_sim_rtl Verilog written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'top_level.v1': elapsed time 4.69 seconds, memory usage 1582884kB, peak memory usage 1582884kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 195, Real ops = 122, Vars = 98 (SOL-21)
