<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREI2C</name><vendor>Actel</vendor><library>DirectCore</library><version>7.1.102</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl\vlog\test\user\i2c_spk.v</name><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl\vlog\test\user\tb_user_corei2c.v</name><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>tb_user_corei2c</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="2"><name>mti\scripts\wave_usertb_vlog.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="3"><name>rtl\vlog\core\corei2c.v</name><fileType>verilogSource</fileType></file><file fileid="4"><name>rtl\vlog\core\corei2creal.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>