{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539184950129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539184950162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 10:22:29 2018 " "Processing started: Wed Oct 10 10:22:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539184950162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184950162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM11_test -c PWM11_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM11_test -c PWM11_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184950163 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1539184952514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_dwn_cnt4.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_dwn_cnt4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_dwn_cnt4 " "Found entity 1: up_dwn_cnt4" {  } { { "up_dwn_cnt4.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/up_dwn_cnt4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539184964236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184964236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(5) " "Verilog HDL Declaration information at rst_synch.sv(5): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/rst_synch.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539184964241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539184964242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184964242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n PWM11_test.sv(4) " "Verilog HDL Declaration information at PWM11_test.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "PWM11_test.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539184964246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm11_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm11_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM11_test " "Found entity 1: PWM11_test" {  } { { "PWM11_test.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539184964246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184964246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm11.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM11 " "Found entity 1: PWM11" {  } { { "PWM11.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539184964251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184964251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_release.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_release.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_release " "Found entity 1: PB_release" {  } { { "PB_release.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PB_release.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539184964257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184964257 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PWM_sig PWM11_test.sv(65) " "Verilog HDL Implicit Net warning at PWM11_test.sv(65): created implicit net for \"PWM_sig\"" {  } { { "PWM11_test.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184964257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM11_test " "Elaborating entity \"PWM11_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539184964370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "PWM11_test.sv" "iRST" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184964385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_release PB_release:iPB " "Elaborating entity \"PB_release\" for hierarchy \"PB_release:iPB\"" {  } { { "PWM11_test.sv" "iPB" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184964399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dwn_cnt4 up_dwn_cnt4:iCNT " "Elaborating entity \"up_dwn_cnt4\" for hierarchy \"up_dwn_cnt4:iCNT\"" {  } { { "PWM11_test.sv" "iCNT" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184964412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_dwn_cnt4.sv(12) " "Verilog HDL assignment warning at up_dwn_cnt4.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "up_dwn_cnt4.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/up_dwn_cnt4.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539184964423 "|PWM11_test|up_dwn_cnt4:iCNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_dwn_cnt4.sv(14) " "Verilog HDL assignment warning at up_dwn_cnt4.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "up_dwn_cnt4.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/up_dwn_cnt4.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539184964424 "|PWM11_test|up_dwn_cnt4:iCNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM11 PWM11:iDUT " "Elaborating entity \"PWM11\" for hierarchy \"PWM11:iDUT\"" {  } { { "PWM11_test.sv" "iDUT" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184964425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWM11.sv(21) " "Verilog HDL assignment warning at PWM11.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "PWM11.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539184964425 "|PWM11_test|PWM11:iDUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PWM11.sv(22) " "Verilog HDL assignment warning at PWM11.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "PWM11.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539184964427 "|PWM11_test|PWM11:iDUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 PWM11.sv(29) " "Verilog HDL assignment warning at PWM11.sv(29): truncated value with size 32 to match size of target (11)" {  } { { "PWM11.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1539184964427 "|PWM11_test|PWM11:iDUT"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PB_release.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PB_release.sv" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1539184965738 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1539184965738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "PWM11_test.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539184965756 "|PWM11_test|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "PWM11_test.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539184965756 "|PWM11_test|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "PWM11_test.sv" "" { Text "I:/ece551/exercise10_mappingToFGPA/PWM11_test.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539184965756 "|PWM11_test|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1539184965756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1539184965849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/exercise10_mappingToFGPA/PWM11_test.map.smsg " "Generated suppressed messages file I:/ece551/exercise10_mappingToFGPA/PWM11_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184966466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539184967200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539184967200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539184968870 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539184968870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539184968870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539184968870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539184969019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 10:22:49 2018 " "Processing ended: Wed Oct 10 10:22:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539184969019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539184969019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539184969019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539184969019 ""}
