# Sam-VSD
# ğŸ–¥ï¸ RISC-V Reference SoC Tapeout Program â€“ VSD  
**Participant: RISC-V VSD Program (India)**  

Welcome to my journey through the **SoC Tapeout Program by VSD**!  
This repository documents my **week-by-week progress**, tasks, and learnings as part of **Indiaâ€™s largest collaborative RISC-V tapeout initiative**.  

---

## ğŸ“Œ Program Overview  
In this program, we learn to design a **System-on-Chip (SoC)** from **basic RTL to GDSII**, using **open-source EDA tools**.  
It connects **3500+ participants across India**, empowering them to build silicon and strengthen the nationâ€™s **semiconductor ecosystem**.  

---

## ğŸ“… Week 0 â€” Setup & Tools  

| Task   | Description                                               | Status   |
|--------|-----------------------------------------------------------|----------|
| Task 0 | ğŸ› ï¸ Tools Installation â€” Installed Icarus Verilog, Yosys, and GTKWave | âœ… Done |

### ğŸŒŸ Key Learnings  
- Installed and verified open-source EDA tools successfully.  
- Learned about basic environment setup for RTL design and synthesis.  
- Prepared the system for upcoming **RTL â†’ GDSII flow experiments**.  

---

## ğŸ™ Acknowledgment  
Special thanks to **Kunal Ghosh** and the **VLSI System Design (VSD) Team** for organizing this program.  

I also acknowledge the support of:  
- **RISC-V International**  
- **India Semiconductor Mission (ISM)**  
- **VLSI Society of India (VSI)**  
- **Efabless**  

---

## ğŸ“ˆ Weekly Progress Tracker  
- âœ… Week 0 â€” Setup & Tools  
- â³ Week 1 â€” RTL Design  
- â³ Week 2 â€” Logic Synthesis  
- â³ Week 3 â€” Floorplanning  
- â³ Week 4 â€” Placement & Routing  
- â³ Week 5 â€” GDSII & Tapeout  

---

## ğŸ”— Useful Links  
- [VSD Website](https://www.vlsisystemdesign.com/)  
- [RISC-V International](https://riscv.org/)  
- [Efabless Platform](https://efabless.com/)  

---
