{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771695537893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 22 01:38:57 2026 " "Processing started: Sun Feb 22 01:38:57 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771695537893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695537893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off terasic_de1soc -c terasic_de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off terasic_de1soc -c terasic_de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695537893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771695538278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771695538278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/myproject.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/myproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 myproject " "Found entity 1: myproject" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/myproject.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/myproject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: myproject_i_llvm_fpga_pipeline_keep_going_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_buffer.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_wire.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B5_branch " "Found entity 1: myproject_B5_branch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_branch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B1_start " "Found entity 1: myproject_bb_B1_start" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_loop_limiter_1 " "Found entity 1: myproject_loop_limiter_1" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_1.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_latency.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_internal " "Found entity 1: myproject_internal" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544207 ""} { "Info" "ISGN_ENTITY_NAME" "2 myproject_internal_ic_7436495412112580750 " "Found entity 2: myproject_internal_ic_7436495412112580750" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544207 ""} { "Info" "ISGN_ENTITY_NAME" "3 myproject_internal_ic_13253979640037325965 " "Found entity 3: myproject_internal_ic_13253979640037325965" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544207 ""} { "Info" "ISGN_ENTITY_NAME" "4 myproject_internal_ic_9777321516519335942 " "Found entity 4: myproject_internal_ic_9777321516519335942" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 4130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_prefetch_block.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_wide_wrapper.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_word_coalescer.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_scfifo_wrapped.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_global_load_store.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_debug_mem.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544221 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_high_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: myproject_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B1_start_stall_region " "Found entity 1: myproject_bb_B1_start_stall_region" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_sim_latency_tracker.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B3_merge " "Found entity 1: myproject_B3_merge" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_merge.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pipeline_keep_going48_2_sr " "Found entity 1: myproject_i_llvm_fpga_pipeline_keep_going48_2_sr" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_sr.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B0_runOnce " "Found entity 1: myproject_bb_B0_runOnce" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1 " "Found entity 1: myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B0_runOnce_branch " "Found entity 1: myproject_B0_runOnce_branch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_branch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_one_ram_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond53_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond53_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i1_notexitcond53_0 " "Found entity 1: myproject_i_llvm_fpga_push_i1_notexitcond53_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond53_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond53_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0 " "Found entity 1: myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_intf.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544258 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_intf.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544258 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_intf.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544263 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544263 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming_prefetch.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1771695544265 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1771695544266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_data_alignment.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544274 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_non_aligned_write.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1 " "Found entity 1: myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B4_merge " "Found entity 1: myproject_B4_merge" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg " "Found entity 1: myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_remaining_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_remaining_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_remaining_width " "Found entity 1: hld_ram_remaining_width" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_remaining_width.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_remaining_width.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_function_wrapper " "Found entity 1: myproject_function_wrapper" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function_wrapper.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771695544292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771695544293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771695544294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771695544294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544295 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544295 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544295 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544295 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544295 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544295 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond49_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond49_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i1_notexitcond49_0 " "Found entity 1: myproject_i_llvm_fpga_push_i1_notexitcond49_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond49_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond49_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iord_bl_call_unnamed_myproject1_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iord_bl_call_unnamed_myproject1_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_iord_bl_call_unnamed_myproject1_myproject0 " "Found entity 1: myproject_i_iord_bl_call_unnamed_myproject1_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iord_bl_call_unnamed_myproject1_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iord_bl_call_unnamed_myproject1_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B3_stall_region " "Found entity 1: myproject_bb_B3_stall_region" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_stall_region.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B4_stall_region " "Found entity 1: myproject_bb_B4_stall_region" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_stall_region.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_loop_limiter_0 " "Found entity 1: myproject_loop_limiter_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B0_runOnce_merge_reg " "Found entity 1: myproject_B0_runOnce_merge_reg" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge_reg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0 " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pop.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771695544324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pop.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_valid.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_decr.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_decr " "Found entity 1: acl_tessellated_incr_decr_decr" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544331 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_decr.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B3_sr_0 " "Found entity 1: myproject_bb_B3_sr_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_sr_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0 " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_short_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_short_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_short_depth_stitch " "Found entity 1: hld_ram_short_depth_stitch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_short_depth_stitch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_short_depth_stitch.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iowr_bl_return_unnamed_myproject4_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iowr_bl_return_unnamed_myproject4_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_iowr_bl_return_unnamed_myproject4_myproject0 " "Found entity 1: myproject_i_iowr_bl_return_unnamed_myproject4_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iowr_bl_return_unnamed_myproject4_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iowr_bl_return_unnamed_myproject4_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B0_runOnce_stall_region " "Found entity 1: myproject_bb_B0_runOnce_stall_region" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_enabled.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544344 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_enabled.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B0_runOnce_merge " "Found entity 1: myproject_B0_runOnce_merge" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0 " "Found entity 1: myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0 " "Found entity 1: myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_latency.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_std_synchronizer_nocut.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0 " "Found entity 1: myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544372 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544372 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0 " "Found entity 1: myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo " "Found entity 1: myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg " "Found entity 1: myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_host.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: myproject_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_arb_intf.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544377 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_arb_intf.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_low_latency_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_staging_reg.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B5_merge_reg " "Found entity 1: myproject_B5_merge_reg" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge_reg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo " "Found entity 1: myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0 " "Found entity 1: myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B4_sr_1 " "Found entity 1: myproject_bb_B4_sr_1" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_sr_1.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B5 " "Found entity 1: myproject_bb_B5" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) " "Found design unit 1: acl_ecc_pkg (SystemVerilog)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_pkg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_lower_m20k_true_dual_port " "Found entity 1: hld_ram_lower_m20k_true_dual_port" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_avm_to_ic.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544413 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771695544414 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771695544415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544415 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B2_merge " "Found entity 1: myproject_B2_merge" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_merge.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_fifo.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B1_start_merge_reg " "Found entity 1: myproject_B1_start_merge_reg" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge_reg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_ecc " "Found entity 1: hld_ram_ecc" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544434 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_ram_ecc_pulse_stretch_and_sticky " "Found entity 2: hld_ram_ecc_pulse_stretch_and_sticky" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0 " "Found entity 1: myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_tall_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_tall_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_tall_depth_stitch " "Found entity 1: hld_ram_tall_depth_stitch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_tall_depth_stitch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_tall_depth_stitch.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_rrp.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_decoder.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544445 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_decoder.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B5_sr_1 " "Found entity 1: myproject_bb_B5_sr_1" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_sr_1.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_bottom_depth_stitch " "Found entity 1: hld_ram_bottom_depth_stitch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_depth_stitch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_depth_stitch.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mlab_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B2_sr_0 " "Found entity 1: myproject_bb_B2_sr_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_sr_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544462 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0 " "Found entity 1: myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_generic_three_way_depth_stitch " "Found entity 1: hld_ram_generic_three_way_depth_stitch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_atomic.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544473 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1771695544474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B5_merge " "Found entity 1: myproject_B5_merge" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_burst_coalescer.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_read_cache.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram " "Found entity 1: hld_ram" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_memdep_41_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_memdep_41_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_memdep_41_0 " "Found entity 1: myproject_i_llvm_fpga_mem_memdep_41_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_memdep_41_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_memdep_41_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0 " "Found entity 1: myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_cache.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544499 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_cache.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_lower_mlab_simple_dual_port " "Found entity 1: hld_ram_lower_mlab_simple_dual_port" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_width_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_width_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_bottom_width_stitch " "Found entity 1: hld_ram_bottom_width_stitch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_width_stitch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_width_stitch.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_zero_latency_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0 " "Found entity 1: myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B1_start_branch " "Found entity 1: myproject_B1_start_branch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_branch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pipeline_keep_going52_2_sr " "Found entity 1: myproject_i_llvm_fpga_pipeline_keep_going52_2_sr" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_sr.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6 " "Found entity 1: myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_shift_register_no_reset.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0 " "Found entity 1: myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0 " "Found entity 1: myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_simple.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544572 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_simple.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B3_branch " "Found entity 1: myproject_B3_branch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_branch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B2_branch " "Found entity 1: myproject_B2_branch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_branch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_permute_address.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544579 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544579 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544579 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544579 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544579 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_bits_per_enable " "Found entity 1: hld_ram_bits_per_enable" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B1_start_merge " "Found entity 1: myproject_B1_start_merge" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_enable_sink.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0 " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_local_mem_router.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_local_mem_router.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_local_mem_router " "Found entity 1: acl_ic_local_mem_router" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_local_mem_router.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_local_mem_router.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0 " "Found entity 1: myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1 " "Found entity 1: myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_function " "Found entity 1: myproject_function" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_unaligned_controller.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B4_merge_reg " "Found entity 1: myproject_B4_merge_reg" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge_reg.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pipeline_keep_going_2_sr " "Found entity 1: myproject_i_llvm_fpga_pipeline_keep_going_2_sr" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_sr.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544609 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1771695544610 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1771695544610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_encoder.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544617 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_encoder.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0 " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B1_start_sr_1 " "Found entity 1: myproject_bb_B1_start_sr_1" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_sr_1.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B2 " "Found entity 1: myproject_bb_B2" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0 " "Found entity 1: myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_toggle_detect.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo " "Found entity 1: myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fanout_pipeline.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544644 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544644 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544644 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0 " "Found entity 1: myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_data_alignment.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771695544652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_data_alignment.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector " "Found entity 1: myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0 " "Found entity 1: myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B4 " "Found entity 1: myproject_bb_B4" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0 " "Found entity 1: myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_generic_two_way_depth_stitch " "Found entity 1: hld_ram_generic_two_way_depth_stitch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0 " "Found entity 1: myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B5_stall_region " "Found entity 1: myproject_bb_B5_stall_region" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_stall_region.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_B4_branch " "Found entity 1: myproject_B4_branch" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_branch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pipeline_keep_going48_0 " "Found entity 1: myproject_i_llvm_fpga_pipeline_keep_going48_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_lower_m20k_simple_dual_port " "Found entity 1: hld_ram_lower_m20k_simple_dual_port" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B3 " "Found entity 1: myproject_bb_B3" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pipeline_keep_going52_0 " "Found entity 1: myproject_i_llvm_fpga_pipeline_keep_going52_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0 " "Found entity 1: myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771695544707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_ram_lower " "Found entity 1: hld_ram_lower" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_wrp.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo_zero_width.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_bb_B2_stall_region " "Found entity 1: myproject_bb_B2_stall_region" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_stall_region.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0 " "Found entity 1: myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_data_aligner.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0 " "Found entity 1: myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1771695544735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544737 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544737 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544737 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_altera_syncram_wrapped.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mem1x " "Found entity 1: acl_mem1x" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0 " "Found entity 1: myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544748 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(509) " "Verilog HDL Attribute warning at VexRiscv.v(509): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695544750 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(511) " "Verilog HDL Attribute warning at VexRiscv.v(511): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695544750 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(582) " "Verilog HDL Attribute warning at VexRiscv.v(582): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695544750 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1323 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544752 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(1323)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1323 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544752 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5381 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5381)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5381 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5382 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5382)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5382 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5383 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5383)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5383 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5384 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5384)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5384 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5385 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(5385)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5385 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544760 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(6071) " "Verilog HDL Attribute warning at VexRiscv.v(6071): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6071 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695544762 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscv.v(6086) " "Verilog HDL Attribute warning at VexRiscv.v(6086): overriding existing value for attribute \"syn_keep\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6086 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695544762 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544762 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6127)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544762 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "no_rw_check ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128) " "Unrecognized synthesis attribute \"no_rw_check\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544762 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128) " "Unrecognized synthesis attribute \"ram_style\" at ../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v(6128)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 VexRiscv " "Found entity 1: VexRiscv" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544765 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataCache " "Found entity 2: DataCache" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544765 ""} { "Info" "ISGN_ENTITY_NAME" "3 InstructionCache " "Found entity 3: InstructionCache" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6021 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544765 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "terasic_de1soc.v(4796) " "Verilog HDL information at terasic_de1soc.v(4796): always construct contains both blocking and non-blocking assignments" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4796 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1771695544778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "terasic_de1soc.v 1 1 " "Found 1 design units, including 1 entities, in source file terasic_de1soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 terasic_de1soc " "Found entity 1: terasic_de1soc" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695544791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695544791 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1771695544948 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(2256) " "Verilog HDL or VHDL warning at terasic_de1soc.v(2256): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 2256 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545211 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(2372) " "Verilog HDL or VHDL warning at terasic_de1soc.v(2372): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 2372 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545211 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(3172) " "Verilog HDL or VHDL warning at terasic_de1soc.v(3172): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3172 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(3180) " "Verilog HDL or VHDL warning at terasic_de1soc.v(3180): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3180 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(3183) " "Verilog HDL or VHDL warning at terasic_de1soc.v(3183): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3183 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(3216) " "Verilog HDL or VHDL warning at terasic_de1soc.v(3216): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3216 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(3224) " "Verilog HDL or VHDL warning at terasic_de1soc.v(3224): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3224 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545215 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(3227) " "Verilog HDL or VHDL warning at terasic_de1soc.v(3227): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3227 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(3359) " "Verilog HDL or VHDL warning at terasic_de1soc.v(3359): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3359 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(3373) " "Verilog HDL or VHDL warning at terasic_de1soc.v(3373): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3373 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545216 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(3394) " "Verilog HDL or VHDL warning at terasic_de1soc.v(3394): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3394 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545217 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(5022) " "Verilog HDL or VHDL warning at terasic_de1soc.v(5022): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 5022 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545231 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(5068) " "Verilog HDL or VHDL warning at terasic_de1soc.v(5068): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 5068 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545233 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(5114) " "Verilog HDL or VHDL warning at terasic_de1soc.v(5114): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 5114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545235 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(5160) " "Verilog HDL or VHDL warning at terasic_de1soc.v(5160): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 5160 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545237 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(5310) " "Verilog HDL or VHDL warning at terasic_de1soc.v(5310): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 5310 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545241 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "terasic_de1soc.v(5325) " "Verilog HDL or VHDL warning at terasic_de1soc.v(5325): conditional expression evaluates to a constant" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 5325 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1771695545241 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "terasic_de1soc " "Elaborating entity \"terasic_de1soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771695545394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_control0_we terasic_de1soc.v(351) " "Verilog HDL or VHDL warning at terasic_de1soc.v(351): object \"builder_csr_bankarray_csrbank0_control0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545405 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_input_addr0_we terasic_de1soc.v(355) " "Verilog HDL or VHDL warning at terasic_de1soc.v(355): object \"builder_csr_bankarray_csrbank0_input_addr0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545405 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_input_data0_we terasic_de1soc.v(359) " "Verilog HDL or VHDL warning at terasic_de1soc.v(359): object \"builder_csr_bankarray_csrbank0_input_data0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 359 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_input_we0_we terasic_de1soc.v(363) " "Verilog HDL or VHDL warning at terasic_de1soc.v(363): object \"builder_csr_bankarray_csrbank0_input_we0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_output_addr0_we terasic_de1soc.v(367) " "Verilog HDL or VHDL warning at terasic_de1soc.v(367): object \"builder_csr_bankarray_csrbank0_output_addr0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_output_data_r terasic_de1soc.v(368) " "Verilog HDL or VHDL warning at terasic_de1soc.v(368): object \"builder_csr_bankarray_csrbank0_output_data_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 368 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank0_status_r terasic_de1soc.v(373) " "Verilog HDL or VHDL warning at terasic_de1soc.v(373): object \"builder_csr_bankarray_csrbank0_status_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank1_bus_errors_r terasic_de1soc.v(377) " "Verilog HDL or VHDL warning at terasic_de1soc.v(377): object \"builder_csr_bankarray_csrbank1_bus_errors_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 377 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank1_reset0_we terasic_de1soc.v(384) " "Verilog HDL or VHDL warning at terasic_de1soc.v(384): object \"builder_csr_bankarray_csrbank1_reset0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank1_scratch0_we terasic_de1soc.v(388) " "Verilog HDL or VHDL warning at terasic_de1soc.v(388): object \"builder_csr_bankarray_csrbank1_scratch0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank2_out0_we terasic_de1soc.v(393) " "Verilog HDL or VHDL warning at terasic_de1soc.v(393): object \"builder_csr_bankarray_csrbank2_out0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_control0_we terasic_de1soc.v(398) " "Verilog HDL or VHDL warning at terasic_de1soc.v(398): object \"builder_csr_bankarray_csrbank3_dfii_control0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_address0_we terasic_de1soc.v(402) " "Verilog HDL or VHDL warning at terasic_de1soc.v(402): object \"builder_csr_bankarray_csrbank3_dfii_pi0_address0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 402 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we terasic_de1soc.v(406) " "Verilog HDL or VHDL warning at terasic_de1soc.v(406): object \"builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 406 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_command0_we terasic_de1soc.v(410) " "Verilog HDL or VHDL warning at terasic_de1soc.v(410): object \"builder_csr_bankarray_csrbank3_dfii_pi0_command0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 410 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_rddata_r terasic_de1soc.v(411) " "Verilog HDL or VHDL warning at terasic_de1soc.v(411): object \"builder_csr_bankarray_csrbank3_dfii_pi0_rddata_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 411 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we terasic_de1soc.v(418) " "Verilog HDL or VHDL warning at terasic_de1soc.v(418): object \"builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_en0_we terasic_de1soc.v(423) " "Verilog HDL or VHDL warning at terasic_de1soc.v(423): object \"builder_csr_bankarray_csrbank4_en0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_ev_enable0_we terasic_de1soc.v(427) " "Verilog HDL or VHDL warning at terasic_de1soc.v(427): object \"builder_csr_bankarray_csrbank4_ev_enable0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_ev_status_r terasic_de1soc.v(432) " "Verilog HDL or VHDL warning at terasic_de1soc.v(432): object \"builder_csr_bankarray_csrbank4_ev_status_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 432 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545406 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_load0_we terasic_de1soc.v(439) " "Verilog HDL or VHDL warning at terasic_de1soc.v(439): object \"builder_csr_bankarray_csrbank4_load0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 439 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_reload0_we terasic_de1soc.v(443) " "Verilog HDL or VHDL warning at terasic_de1soc.v(443): object \"builder_csr_bankarray_csrbank4_reload0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 443 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_update_value0_we terasic_de1soc.v(448) " "Verilog HDL or VHDL warning at terasic_de1soc.v(448): object \"builder_csr_bankarray_csrbank4_update_value0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 448 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank4_value_r terasic_de1soc.v(449) " "Verilog HDL or VHDL warning at terasic_de1soc.v(449): object \"builder_csr_bankarray_csrbank4_value_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 449 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_ev_enable0_we terasic_de1soc.v(456) " "Verilog HDL or VHDL warning at terasic_de1soc.v(456): object \"builder_csr_bankarray_csrbank5_ev_enable0_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 456 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_ev_status_r terasic_de1soc.v(461) " "Verilog HDL or VHDL warning at terasic_de1soc.v(461): object \"builder_csr_bankarray_csrbank5_ev_status_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_rxempty_r terasic_de1soc.v(465) " "Verilog HDL or VHDL warning at terasic_de1soc.v(465): object \"builder_csr_bankarray_csrbank5_rxempty_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_rxfull_r terasic_de1soc.v(469) " "Verilog HDL or VHDL warning at terasic_de1soc.v(469): object \"builder_csr_bankarray_csrbank5_rxfull_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_txempty_r terasic_de1soc.v(474) " "Verilog HDL or VHDL warning at terasic_de1soc.v(474): object \"builder_csr_bankarray_csrbank5_txempty_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 474 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_csrbank5_txfull_r terasic_de1soc.v(478) " "Verilog HDL or VHDL warning at terasic_de1soc.v(478): object \"builder_csr_bankarray_csrbank5_txfull_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_sram_bus_dat_w terasic_de1soc.v(517) " "Verilog HDL or VHDL warning at terasic_de1soc.v(517): object \"builder_csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_sram_bus_re terasic_de1soc.v(518) " "Verilog HDL or VHDL warning at terasic_de1soc.v(518): object \"builder_csr_bankarray_sram_bus_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_csr_bankarray_sram_bus_we terasic_de1soc.v(519) " "Verilog HDL or VHDL warning at terasic_de1soc.v(519): object \"builder_csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 519 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545407 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_interface0_bte terasic_de1soc.v(600) " "Verilog HDL or VHDL warning at terasic_de1soc.v(600): object \"builder_interface0_bte\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 600 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_interface0_cti terasic_de1soc.v(601) " "Verilog HDL or VHDL warning at terasic_de1soc.v(601): object \"builder_interface0_cti\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 601 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin0_ce terasic_de1soc.v(646) " "Verilog HDL or VHDL warning at terasic_de1soc.v(646): object \"builder_roundrobin0_ce\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin0_request terasic_de1soc.v(648) " "Verilog HDL or VHDL warning at terasic_de1soc.v(648): object \"builder_roundrobin0_request\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin1_ce terasic_de1soc.v(649) " "Verilog HDL or VHDL warning at terasic_de1soc.v(649): object \"builder_roundrobin1_ce\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 649 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin1_request terasic_de1soc.v(651) " "Verilog HDL or VHDL warning at terasic_de1soc.v(651): object \"builder_roundrobin1_request\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 651 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin2_ce terasic_de1soc.v(652) " "Verilog HDL or VHDL warning at terasic_de1soc.v(652): object \"builder_roundrobin2_ce\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 652 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin2_request terasic_de1soc.v(654) " "Verilog HDL or VHDL warning at terasic_de1soc.v(654): object \"builder_roundrobin2_request\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 654 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin3_ce terasic_de1soc.v(655) " "Verilog HDL or VHDL warning at terasic_de1soc.v(655): object \"builder_roundrobin3_ce\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 655 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "builder_roundrobin3_request terasic_de1soc.v(657) " "Verilog HDL or VHDL warning at terasic_de1soc.v(657): object \"builder_roundrobin3_request\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 657 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545408 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_ai_accelerator_control_re terasic_de1soc.v(794) " "Verilog HDL or VHDL warning at terasic_de1soc.v(794): object \"main_ai_accelerator_control_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 794 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545410 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_ai_accelerator_input_addr_re terasic_de1soc.v(796) " "Verilog HDL or VHDL warning at terasic_de1soc.v(796): object \"main_ai_accelerator_input_addr_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545410 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_ai_accelerator_input_data_re terasic_de1soc.v(798) " "Verilog HDL or VHDL warning at terasic_de1soc.v(798): object \"main_ai_accelerator_input_data_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 798 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545410 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_ai_accelerator_input_we_re terasic_de1soc.v(800) " "Verilog HDL or VHDL warning at terasic_de1soc.v(800): object \"main_ai_accelerator_input_we_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 800 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545410 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_ai_accelerator_output_addr_re terasic_de1soc.v(809) " "Verilog HDL or VHDL warning at terasic_de1soc.v(809): object \"main_ai_accelerator_output_addr_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 809 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_ai_accelerator_output_data_re terasic_de1soc.v(811) " "Verilog HDL or VHDL warning at terasic_de1soc.v(811): object \"main_ai_accelerator_output_data_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 811 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_ai_accelerator_output_data_we terasic_de1soc.v(813) " "Verilog HDL or VHDL warning at terasic_de1soc.v(813): object \"main_ai_accelerator_output_data_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 813 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_ai_accelerator_status_re terasic_de1soc.v(814) " "Verilog HDL or VHDL warning at terasic_de1soc.v(814): object \"main_ai_accelerator_status_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 814 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_ai_accelerator_status_we terasic_de1soc.v(816) " "Verilog HDL or VHDL warning at terasic_de1soc.v(816): object \"main_ai_accelerator_status_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_dfi_p0_act_n terasic_de1soc.v(825) " "Verilog HDL or VHDL warning at terasic_de1soc.v(825): object \"main_dfi_p0_act_n\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 825 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_dfi_p0_odt terasic_de1soc.v(831) " "Verilog HDL or VHDL warning at terasic_de1soc.v(831): object \"main_dfi_p0_odt\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 831 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_dfi_p0_reset_n terasic_de1soc.v(836) " "Verilog HDL or VHDL warning at terasic_de1soc.v(836): object \"main_dfi_p0_reset_n\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 836 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_bus_errors_re terasic_de1soc.v(847) " "Verilog HDL or VHDL warning at terasic_de1soc.v(847): object \"main_my_de1soc_ai_bus_errors_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 847 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_bus_errors_we terasic_de1soc.v(849) " "Verilog HDL or VHDL warning at terasic_de1soc.v(849): object \"main_my_de1soc_ai_bus_errors_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 849 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_my_de1soc_ai_ram_bus_bte terasic_de1soc.v(891) " "Verilog HDL or VHDL warning at terasic_de1soc.v(891): object \"main_my_de1soc_ai_my_de1soc_ai_ram_bus_bte\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 891 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_my_de1soc_ai_ram_bus_cti terasic_de1soc.v(892) " "Verilog HDL or VHDL warning at terasic_de1soc.v(892): object \"main_my_de1soc_ai_my_de1soc_ai_ram_bus_cti\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545412 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_my_de1soc_ai_ram_bus_dat_w terasic_de1soc.v(895) " "Verilog HDL or VHDL warning at terasic_de1soc.v(895): object \"main_my_de1soc_ai_my_de1soc_ai_ram_bus_dat_w\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 895 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_my_de1soc_ai_ram_bus_sel terasic_de1soc.v(897) " "Verilog HDL or VHDL warning at terasic_de1soc.v(897): object \"main_my_de1soc_ai_my_de1soc_ai_ram_bus_sel\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 897 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_my_de1soc_ai_ram_bus_we terasic_de1soc.v(899) " "Verilog HDL or VHDL warning at terasic_de1soc.v(899): object \"main_my_de1soc_ai_my_de1soc_ai_ram_bus_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 899 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_port_rdata_ready terasic_de1soc.v(907) " "Verilog HDL or VHDL warning at terasic_de1soc.v(907): object \"main_my_de1soc_ai_port_rdata_ready\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 907 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_port_wdata_first terasic_de1soc.v(909) " "Verilog HDL or VHDL warning at terasic_de1soc.v(909): object \"main_my_de1soc_ai_port_wdata_first\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 909 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_port_wdata_last terasic_de1soc.v(910) " "Verilog HDL or VHDL warning at terasic_de1soc.v(910): object \"main_my_de1soc_ai_port_wdata_last\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 910 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_port_wdata_valid terasic_de1soc.v(914) " "Verilog HDL or VHDL warning at terasic_de1soc.v(914): object \"main_my_de1soc_ai_port_wdata_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 914 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_ram_bus_ram_bus_bte terasic_de1soc.v(919) " "Verilog HDL or VHDL warning at terasic_de1soc.v(919): object \"main_my_de1soc_ai_ram_bus_ram_bus_bte\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 919 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_ram_bus_ram_bus_cti terasic_de1soc.v(920) " "Verilog HDL or VHDL warning at terasic_de1soc.v(920): object \"main_my_de1soc_ai_ram_bus_ram_bus_cti\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 920 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_rx_source_ready terasic_de1soc.v(947) " "Verilog HDL or VHDL warning at terasic_de1soc.v(947): object \"main_my_de1soc_ai_rx_source_ready\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 947 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_scratch_re terasic_de1soc.v(950) " "Verilog HDL or VHDL warning at terasic_de1soc.v(950): object \"main_my_de1soc_ai_scratch_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 950 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_address_re terasic_de1soc.v(952) " "Verilog HDL or VHDL warning at terasic_de1soc.v(952): object \"main_my_de1soc_ai_sdram_address_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 952 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_baddress_re terasic_de1soc.v(954) " "Verilog HDL or VHDL warning at terasic_de1soc.v(954): object \"main_my_de1soc_ai_sdram_baddress_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 954 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine0_source_source_first terasic_de1soc.v(1026) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1026): object \"main_my_de1soc_ai_sdram_bankmachine0_source_source_first\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1026 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine0_source_source_last terasic_de1soc.v(1027) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1027): object \"main_my_de1soc_ai_sdram_bankmachine0_source_source_last\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1027 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545413 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine0_trascon_valid terasic_de1soc.v(1040) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1040): object \"main_my_de1soc_ai_sdram_bankmachine0_trascon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1040 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine0_trccon_valid terasic_de1soc.v(1042) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1042): object \"main_my_de1soc_ai_sdram_bankmachine0_trccon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1042 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine0_wrport_dat_r terasic_de1soc.v(1047) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1047): object \"main_my_de1soc_ai_sdram_bankmachine0_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1047 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine1_source_source_first terasic_de1soc.v(1120) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1120): object \"main_my_de1soc_ai_sdram_bankmachine1_source_source_first\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine1_source_source_last terasic_de1soc.v(1121) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1121): object \"main_my_de1soc_ai_sdram_bankmachine1_source_source_last\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine1_trascon_valid terasic_de1soc.v(1134) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1134): object \"main_my_de1soc_ai_sdram_bankmachine1_trascon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine1_trccon_valid terasic_de1soc.v(1136) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1136): object \"main_my_de1soc_ai_sdram_bankmachine1_trccon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine1_wrport_dat_r terasic_de1soc.v(1141) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1141): object \"main_my_de1soc_ai_sdram_bankmachine1_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine2_source_source_first terasic_de1soc.v(1214) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1214): object \"main_my_de1soc_ai_sdram_bankmachine2_source_source_first\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine2_source_source_last terasic_de1soc.v(1215) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1215): object \"main_my_de1soc_ai_sdram_bankmachine2_source_source_last\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545414 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine2_trascon_valid terasic_de1soc.v(1228) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1228): object \"main_my_de1soc_ai_sdram_bankmachine2_trascon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545415 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine2_trccon_valid terasic_de1soc.v(1230) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1230): object \"main_my_de1soc_ai_sdram_bankmachine2_trccon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545415 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine2_wrport_dat_r terasic_de1soc.v(1235) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1235): object \"main_my_de1soc_ai_sdram_bankmachine2_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545415 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine3_source_source_first terasic_de1soc.v(1308) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1308): object \"main_my_de1soc_ai_sdram_bankmachine3_source_source_first\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine3_source_source_last terasic_de1soc.v(1309) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1309): object \"main_my_de1soc_ai_sdram_bankmachine3_source_source_last\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine3_trascon_valid terasic_de1soc.v(1322) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1322): object \"main_my_de1soc_ai_sdram_bankmachine3_trascon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine3_trccon_valid terasic_de1soc.v(1324) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1324): object \"main_my_de1soc_ai_sdram_bankmachine3_trccon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_bankmachine3_wrport_dat_r terasic_de1soc.v(1329) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1329): object \"main_my_de1soc_ai_sdram_bankmachine3_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_a terasic_de1soc.v(1334) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1334): object \"main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_a\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_ba terasic_de1soc.v(1335) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1335): object \"main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_ba\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_cas terasic_de1soc.v(1336) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1336): object \"main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_cas\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1336 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_is_cmd terasic_de1soc.v(1337) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1337): object \"main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_is_cmd\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_is_read terasic_de1soc.v(1338) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1338): object \"main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_is_read\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_is_write terasic_de1soc.v(1339) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1339): object \"main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_is_write\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1339 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_ras terasic_de1soc.v(1340) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1340): object \"main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_ras\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_we terasic_de1soc.v(1341) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1341): object \"main_my_de1soc_ai_sdram_choose_cmd_cmd_payload_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_choose_req_cmd_payload_is_cmd terasic_de1soc.v(1355) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1355): object \"main_my_de1soc_ai_sdram_choose_req_cmd_payload_is_cmd\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_command_issue_r terasic_de1soc.v(1380) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1380): object \"main_my_de1soc_ai_sdram_command_issue_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_command_issue_we terasic_de1soc.v(1383) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1383): object \"main_my_de1soc_ai_sdram_command_issue_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1383 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_command_re terasic_de1soc.v(1384) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1384): object \"main_my_de1soc_ai_sdram_command_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545416 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_dfi_p0_rddata_valid terasic_de1soc.v(1420) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1420): object \"main_my_de1soc_ai_sdram_dfi_p0_rddata_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_ext_dfi_p0_rddata terasic_de1soc.v(1436) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1436): object \"main_my_de1soc_ai_sdram_ext_dfi_p0_rddata\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_ext_dfi_p0_rddata_valid terasic_de1soc.v(1438) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1438): object \"main_my_de1soc_ai_sdram_ext_dfi_p0_rddata_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1438 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_rddata_re terasic_de1soc.v(1502) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1502): object \"main_my_de1soc_ai_sdram_rddata_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1502 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_rddata_we terasic_de1soc.v(1504) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1504): object \"main_my_de1soc_ai_sdram_rddata_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1504 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_re terasic_de1soc.v(1505) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1505): object \"main_my_de1soc_ai_sdram_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1505 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_tfawcon_valid terasic_de1soc.v(1539) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1539): object \"main_my_de1soc_ai_sdram_tfawcon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_timer_count0 terasic_de1soc.v(1542) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1542): object \"main_my_de1soc_ai_sdram_timer_count0\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1542 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_trrdcon_valid terasic_de1soc.v(1548) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1548): object \"main_my_de1soc_ai_sdram_trrdcon_valid\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1548 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_sdram_wrdata_re terasic_de1soc.v(1553) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1553): object \"main_my_de1soc_ai_sdram_wrdata_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1553 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_en_re terasic_de1soc.v(1567) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1567): object \"main_my_de1soc_ai_timer_en_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1567 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_enable_re terasic_de1soc.v(1569) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1569): object \"main_my_de1soc_ai_timer_enable_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1569 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_load_re terasic_de1soc.v(1572) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1572): object \"main_my_de1soc_ai_timer_load_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_pending_we terasic_de1soc.v(1577) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1577): object \"main_my_de1soc_ai_timer_pending_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_reload_re terasic_de1soc.v(1578) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1578): object \"main_my_de1soc_ai_timer_reload_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1578 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_status_re terasic_de1soc.v(1580) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1580): object \"main_my_de1soc_ai_timer_status_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_status_we terasic_de1soc.v(1582) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1582): object \"main_my_de1soc_ai_timer_status_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1582 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_value_re terasic_de1soc.v(1586) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1586): object \"main_my_de1soc_ai_timer_value_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545417 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_value_we terasic_de1soc.v(1588) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1588): object \"main_my_de1soc_ai_timer_value_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_timer_zero2 terasic_de1soc.v(1591) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1591): object \"main_my_de1soc_ai_timer_zero2\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1591 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_tx_sink_first terasic_de1soc.v(1605) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1605): object \"main_my_de1soc_ai_tx_sink_first\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_tx_sink_last terasic_de1soc.v(1606) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1606): object \"main_my_de1soc_ai_tx_sink_last\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_enable_re terasic_de1soc.v(1611) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1611): object \"main_my_de1soc_ai_uart_enable_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_pending_we terasic_de1soc.v(1617) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1617): object \"main_my_de1soc_ai_uart_pending_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rx2 terasic_de1soc.v(1620) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1620): object \"main_my_de1soc_ai_uart_rx2\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rx_fifo_level1 terasic_de1soc.v(1631) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1631): object \"main_my_de1soc_ai_uart_rx_fifo_level1\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1631 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rx_fifo_source_first terasic_de1soc.v(1644) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1644): object \"main_my_de1soc_ai_uart_rx_fifo_source_first\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1644 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rx_fifo_source_last terasic_de1soc.v(1645) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1645): object \"main_my_de1soc_ai_uart_rx_fifo_source_last\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1645 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rx_fifo_wrport_dat_r terasic_de1soc.v(1656) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1656): object \"main_my_de1soc_ai_uart_rx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1656 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rxempty_re terasic_de1soc.v(1662) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1662): object \"main_my_de1soc_ai_uart_rxempty_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rxempty_we terasic_de1soc.v(1664) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1664): object \"main_my_de1soc_ai_uart_rxempty_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rxfull_re terasic_de1soc.v(1665) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1665): object \"main_my_de1soc_ai_uart_rxfull_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1665 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rxfull_we terasic_de1soc.v(1667) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1667): object \"main_my_de1soc_ai_uart_rxfull_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1667 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_rxtx_we terasic_de1soc.v(1671) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1671): object \"main_my_de1soc_ai_uart_rxtx_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1671 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_status_re terasic_de1soc.v(1672) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1672): object \"main_my_de1soc_ai_uart_status_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_status_we terasic_de1soc.v(1674) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1674): object \"main_my_de1soc_ai_uart_status_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1674 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_tx2 terasic_de1soc.v(1677) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1677): object \"main_my_de1soc_ai_uart_tx2\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1677 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_tx_clear terasic_de1soc.v(1678) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1678): object \"main_my_de1soc_ai_uart_tx_clear\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1678 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_tx_fifo_level1 terasic_de1soc.v(1688) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1688): object \"main_my_de1soc_ai_uart_tx_fifo_level1\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1688 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545418 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_tx_fifo_wrport_dat_r terasic_de1soc.v(1713) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1713): object \"main_my_de1soc_ai_uart_tx_fifo_wrport_dat_r\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1713 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_txempty_re terasic_de1soc.v(1719) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1719): object \"main_my_de1soc_ai_uart_txempty_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1719 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_txempty_we terasic_de1soc.v(1721) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1721): object \"main_my_de1soc_ai_uart_txempty_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1721 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_txfull_re terasic_de1soc.v(1722) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1722): object \"main_my_de1soc_ai_uart_txfull_re\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1722 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_uart_txfull_we terasic_de1soc.v(1724) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1724): object \"main_my_de1soc_ai_uart_txfull_we\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_wb_sdram_bte terasic_de1soc.v(1738) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1738): object \"main_my_de1soc_ai_wb_sdram_bte\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_wb_sdram_cti terasic_de1soc.v(1739) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1739): object \"main_my_de1soc_ai_wb_sdram_cti\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1739 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_wishbone_bridge_cmd_last terasic_de1soc.v(1756) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1756): object \"main_my_de1soc_ai_wishbone_bridge_cmd_last\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1756 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_wishbone_bridge_flush terasic_de1soc.v(1764) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1764): object \"main_my_de1soc_ai_wishbone_bridge_flush\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count terasic_de1soc.v(1776) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1776): object \"main_my_de1soc_ai_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1776 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_wishbone_bridge_rdata_first terasic_de1soc.v(1795) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1795): object \"main_my_de1soc_ai_wishbone_bridge_rdata_first\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1795 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_wishbone_bridge_rdata_last terasic_de1soc.v(1796) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1796): object \"main_my_de1soc_ai_wishbone_bridge_rdata_last\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1796 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count terasic_de1soc.v(1811) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1811): object \"main_my_de1soc_ai_wishbone_bridge_wdata_converter_converter_source_payload_valid_token_count\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1811 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545419 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_word_clr terasic_de1soc.v(1837) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1837): object \"main_my_de1soc_ai_word_clr\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1837 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_my_de1soc_ai_word_inc terasic_de1soc.v(1838) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1838): object \"main_my_de1soc_ai_word_inc\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1838 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_1 terasic_de1soc.v(1845) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1845): object \"sdrio_clk_1\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1845 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_10 terasic_de1soc.v(1846) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1846): object \"sdrio_clk_10\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1846 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_11 terasic_de1soc.v(1847) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1847): object \"sdrio_clk_11\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1847 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_12 terasic_de1soc.v(1848) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1848): object \"sdrio_clk_12\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_13 terasic_de1soc.v(1849) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1849): object \"sdrio_clk_13\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1849 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_14 terasic_de1soc.v(1850) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1850): object \"sdrio_clk_14\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1850 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_15 terasic_de1soc.v(1851) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1851): object \"sdrio_clk_15\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1851 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_2 terasic_de1soc.v(1852) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1852): object \"sdrio_clk_2\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_3 terasic_de1soc.v(1853) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1853): object \"sdrio_clk_3\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1853 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_4 terasic_de1soc.v(1854) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1854): object \"sdrio_clk_4\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1854 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_5 terasic_de1soc.v(1855) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1855): object \"sdrio_clk_5\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1855 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_6 terasic_de1soc.v(1856) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1856): object \"sdrio_clk_6\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_7 terasic_de1soc.v(1857) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1857): object \"sdrio_clk_7\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1857 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_8 terasic_de1soc.v(1858) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1858): object \"sdrio_clk_8\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1858 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdrio_clk_9 terasic_de1soc.v(1859) " "Verilog HDL or VHDL warning at terasic_de1soc.v(1859): object \"sdrio_clk_9\" assigned a value but never read" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 1859 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695545420 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 terasic_de1soc.v(2289) " "Verilog HDL assignment warning at terasic_de1soc.v(2289): truncated value with size 2 to match size of target (1)" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 2289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695545512 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(2355) " "Verilog HDL Case Statement information at terasic_de1soc.v(2355): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 2355 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545513 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(2471) " "Verilog HDL Case Statement information at terasic_de1soc.v(2471): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 2471 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545514 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(2634) " "Verilog HDL Case Statement information at terasic_de1soc.v(2634): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 2634 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545516 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(2797) " "Verilog HDL Case Statement information at terasic_de1soc.v(2797): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 2797 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545518 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(2960) " "Verilog HDL Case Statement information at terasic_de1soc.v(2960): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 2960 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545520 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(3168) " "Verilog HDL Case Statement information at terasic_de1soc.v(3168): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545522 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 28 terasic_de1soc.v(3320) " "Verilog HDL assignment warning at terasic_de1soc.v(3320): truncated value with size 30 to match size of target (28)" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695545525 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(3333) " "Verilog HDL Case Statement information at terasic_de1soc.v(3333): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3333 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545526 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 22 terasic_de1soc.v(3387) " "Verilog HDL assignment warning at terasic_de1soc.v(3387): truncated value with size 28 to match size of target (22)" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695545526 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(3571) " "Verilog HDL Case Statement information at terasic_de1soc.v(3571): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3571 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545531 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 terasic_de1soc.v(3666) " "Verilog HDL assignment warning at terasic_de1soc.v(3666): truncated value with size 30 to match size of target (14)" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695545540 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(3647) " "Verilog HDL Case Statement information at terasic_de1soc.v(3647): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 3647 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545541 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4200) " "Verilog HDL Case Statement information at terasic_de1soc.v(4200): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4200 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545547 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4217) " "Verilog HDL Case Statement information at terasic_de1soc.v(4217): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545547 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4234) " "Verilog HDL Case Statement information at terasic_de1soc.v(4234): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4234 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545547 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4251) " "Verilog HDL Case Statement information at terasic_de1soc.v(4251): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4251 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4268) " "Verilog HDL Case Statement information at terasic_de1soc.v(4268): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4268 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4285) " "Verilog HDL Case Statement information at terasic_de1soc.v(4285): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4285 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4302) " "Verilog HDL Case Statement information at terasic_de1soc.v(4302): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4302 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4319) " "Verilog HDL Case Statement information at terasic_de1soc.v(4319): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4319 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4336) " "Verilog HDL Case Statement information at terasic_de1soc.v(4336): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4336 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4353) " "Verilog HDL Case Statement information at terasic_de1soc.v(4353): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4353 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4370) " "Verilog HDL Case Statement information at terasic_de1soc.v(4370): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4370 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4387) " "Verilog HDL Case Statement information at terasic_de1soc.v(4387): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4387 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4404) " "Verilog HDL Case Statement information at terasic_de1soc.v(4404): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4404 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545548 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4421) " "Verilog HDL Case Statement information at terasic_de1soc.v(4421): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545549 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4438) " "Verilog HDL Case Statement information at terasic_de1soc.v(4438): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4438 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545549 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4455) " "Verilog HDL Case Statement information at terasic_de1soc.v(4455): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4455 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545549 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4472) " "Verilog HDL Case Statement information at terasic_de1soc.v(4472): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4472 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545549 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4489) " "Verilog HDL Case Statement information at terasic_de1soc.v(4489): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4489 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545549 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4637) " "Verilog HDL Case Statement information at terasic_de1soc.v(4637): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4637 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545552 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4654) " "Verilog HDL Case Statement information at terasic_de1soc.v(4654): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4654 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545552 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4671) " "Verilog HDL Case Statement information at terasic_de1soc.v(4671): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4671 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545552 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4688) " "Verilog HDL Case Statement information at terasic_de1soc.v(4688): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4688 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545552 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4705) " "Verilog HDL Case Statement information at terasic_de1soc.v(4705): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4705 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545552 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4722) " "Verilog HDL Case Statement information at terasic_de1soc.v(4722): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4722 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545552 "|terasic_de1soc"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "terasic_de1soc.v(4739) " "Verilog HDL Case Statement information at terasic_de1soc.v(4739): all case item expressions in this case statement are onehot" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4739 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695545553 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 terasic_de1soc.v(4923) " "Verilog HDL assignment warning at terasic_de1soc.v(4923): truncated value with size 4 to match size of target (3)" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 4923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695545555 "|terasic_de1soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 terasic_de1soc.v(5424) " "Verilog HDL assignment warning at terasic_de1soc.v(5424): truncated value with size 11 to match size of target (10)" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 5424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695545560 "|terasic_de1soc"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 terasic_de1soc.v(6898) " "Verilog HDL warning at terasic_de1soc.v(6898): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6898 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1771695546037 "|terasic_de1soc"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 terasic_de1soc.v(6915) " "Verilog HDL warning at terasic_de1soc.v(6915): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6915 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1771695546045 "|terasic_de1soc"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 terasic_de1soc.v(6932) " "Verilog HDL warning at terasic_de1soc.v(6932): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6932 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1771695546051 "|terasic_de1soc"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 terasic_de1soc.v(6949) " "Verilog HDL warning at terasic_de1soc.v(6949): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6949 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1771695546058 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 terasic_de1soc.v(6263) " "Net \"mem.data_a\" at terasic_de1soc.v(6263) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 terasic_de1soc.v(6263) " "Net \"mem.waddr_a\" at terasic_de1soc.v(6263) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.data_a 0 terasic_de1soc.v(6836) " "Net \"rom_grain0.data_a\" at terasic_de1soc.v(6836) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6836 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.waddr_a 0 terasic_de1soc.v(6836) " "Net \"rom_grain0.waddr_a\" at terasic_de1soc.v(6836) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6836 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.data_a 0 terasic_de1soc.v(6851) " "Net \"rom_grain1.data_a\" at terasic_de1soc.v(6851) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6851 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.waddr_a 0 terasic_de1soc.v(6851) " "Net \"rom_grain1.waddr_a\" at terasic_de1soc.v(6851) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6851 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.data_a 0 terasic_de1soc.v(6866) " "Net \"rom_grain2.data_a\" at terasic_de1soc.v(6866) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6866 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.waddr_a 0 terasic_de1soc.v(6866) " "Net \"rom_grain2.waddr_a\" at terasic_de1soc.v(6866) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6866 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.data_a 0 terasic_de1soc.v(6881) " "Net \"rom_grain3.data_a\" at terasic_de1soc.v(6881) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6881 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.waddr_a 0 terasic_de1soc.v(6881) " "Net \"rom_grain3.waddr_a\" at terasic_de1soc.v(6881) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6881 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546295 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 terasic_de1soc.v(6263) " "Net \"mem.we_a\" at terasic_de1soc.v(6263) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546297 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain0.we_a 0 terasic_de1soc.v(6836) " "Net \"rom_grain0.we_a\" at terasic_de1soc.v(6836) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6836 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546297 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain1.we_a 0 terasic_de1soc.v(6851) " "Net \"rom_grain1.we_a\" at terasic_de1soc.v(6851) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6851 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546297 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain2.we_a 0 terasic_de1soc.v(6866) " "Net \"rom_grain2.we_a\" at terasic_de1soc.v(6866) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6866 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546298 "|terasic_de1soc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_grain3.we_a 0 terasic_de1soc.v(6881) " "Net \"rom_grain3.we_a\" at terasic_de1soc.v(6881) has no driver or initial value, using a default initial value '0'" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6881 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1771695546298 "|terasic_de1soc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject myproject:myproject " "Elaborating entity \"myproject\" for hierarchy \"myproject:myproject\"" {  } { { "terasic_de1soc.v" "myproject" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695547486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_internal myproject:myproject\|myproject_internal:myproject_internal_inst " "Elaborating entity \"myproject_internal\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/myproject.v" "myproject_internal_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/myproject.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695547605 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace64_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace64_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace64_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace64_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace64_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace64_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace64_readdata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace64_readdata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace66_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace66_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace66_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace66_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace66_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace66_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_avm_aspace66_readdata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_avm_aspace66_readdata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace64.local_icm_arb_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace64.local_icm_arb_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace64.local_icm_arb_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace64.local_icm_arb_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace64.local_icm_arb_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace64.local_icm_arb_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace64.local_icm_rrp_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace64.local_icm_rrp_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556610 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace66.local_icm_arb_writedata " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace66.local_icm_arb_writedata\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556612 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace66.local_icm_arb_byteenable " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace66.local_icm_arb_byteenable\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556612 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "local_mem_system_aspace66.local_icm_rrp_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"local_mem_system_aspace66.local_icm_rrp_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695556612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_function_wrapper myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal " "Elaborating entity \"myproject_function_wrapper\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "myproject_internal" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695557126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_function myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function " "Elaborating entity \"myproject_function\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function_wrapper.sv" "themyproject_function" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function_wrapper.sv" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695562037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo " "Elaborating entity \"myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "counter" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695565914 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (5)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695565914 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695565916 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (5)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695565916 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going52_myproject2_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo " "Elaborating entity \"myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going48_myproject2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "counter" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B2_sr_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2_sr_0:thebb_myproject_B2_sr_0_aunroll_x " "Elaborating entity \"myproject_bb_B2_sr_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2_sr_0:thebb_myproject_B2_sr_0_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B2_sr_0_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695565951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pipeline_keep_going48_2_sr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_sr:thei_llvm_fpga_pipeline_keep_going48_myproject2_sr " "Elaborating entity \"myproject_i_llvm_fpga_pipeline_keep_going48_2_sr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going48_2_sr:thei_llvm_fpga_pipeline_keep_going48_myproject2_sr\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thei_llvm_fpga_pipeline_keep_going48_myproject2_sr" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695566095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B5 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5 " "Elaborating entity \"myproject_bb_B5\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B5" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695566099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B5_branch myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_B5_branch:themyproject_B5_branch " "Elaborating entity \"myproject_B5_branch\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_B5_branch:themyproject_B5_branch\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv" "themyproject_B5_branch" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695568272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B5_merge myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_B5_merge:themyproject_B5_merge " "Elaborating entity \"myproject_B5_merge\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_B5_merge:themyproject_B5_merge\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv" "themyproject_B5_merge" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695568401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B5_stall_region myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region " "Elaborating entity \"myproject_bb_B5_stall_region\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv" "thebb_myproject_B5_stall_region" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695568406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B5_merge_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_B5_merge_reg:themyproject_B5_merge_reg_aunroll_x " "Elaborating entity \"myproject_B5_merge_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_B5_merge_reg:themyproject_B5_merge_reg_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_stall_region.sv" "themyproject_B5_merge_reg_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_stall_region.sv" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695570514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x " "Elaborating entity \"myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_stall_region.sv" "thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_stall_region.sv" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695570519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1.sv" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695572643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695572732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0 " "Elaborating entity \"hld_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695572952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695572953 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695573166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695573167 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695573314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695573884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695573910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2176 " "Parameter \"width\" = \"2176\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695573911 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695573911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_pu32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_pu32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_pu32 " "Found entity 1: dpram_pu32" {  } { { "db/dpram_pu32.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/dpram_pu32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695574131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695574131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_pu32 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_pu32:auto_generated " "Elaborating entity \"dpram_pu32\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_pu32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695574134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695575348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695575364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" "lfsr_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695575369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695575384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695575384 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695575395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695575395 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695575409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695575413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(174) " "Verilog HDL assignment warning at acl_full_detector.v(174): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695575414 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695575414 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(187) " "Verilog HDL assignment warning at acl_full_detector.v(187): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695575414 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i114_31_myprojects_c0_exit257_myproject1_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x " "Elaborating entity \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1.sv" "thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1.sv" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695575423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431 " "Elaborating entity \"myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431\|acl_push:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431\|acl_push:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0.sv" "thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431\|acl_push:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431\|acl_push:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431\|acl_push:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject431\|acl_push:thei_llvm_fpga_push_i9_fpga_indvars_iv_push8_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0:thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0:thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 2599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0:thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392\|acl_pop:thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject1 " "Elaborating entity \"acl_pop\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0:thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject392\|acl_pop:thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0.sv" "thei_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i1_notexitcond49_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond49_0:thei_llvm_fpga_push_i1_notexitcond49_myproject429 " "Elaborating entity \"myproject_i_llvm_fpga_push_i1_notexitcond49_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond49_0:thei_llvm_fpga_push_i1_notexitcond49_myproject429\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i1_notexitcond49_myproject429" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond49_0:thei_llvm_fpga_push_i1_notexitcond49_myproject429\|acl_push:thei_llvm_fpga_push_i1_notexitcond49_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond49_0:thei_llvm_fpga_push_i1_notexitcond49_myproject429\|acl_push:thei_llvm_fpga_push_i1_notexitcond49_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond49_0.sv" "thei_llvm_fpga_push_i1_notexitcond49_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond49_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond49_0:thei_llvm_fpga_push_i1_notexitcond49_myproject429\|acl_push:thei_llvm_fpga_push_i1_notexitcond49_myproject1\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond49_0:thei_llvm_fpga_push_i1_notexitcond49_myproject429\|acl_push:thei_llvm_fpga_push_i1_notexitcond49_myproject1\|acl_staging_reg:staging_reg\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "staging_reg" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pipeline_keep_going48_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2 " "Elaborating entity \"myproject_i_llvm_fpga_pipeline_keep_going48_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pipeline_keep_going48_myproject2" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2\|acl_dspba_buffer:thepassthru\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_0.sv" "thepassthru" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_0.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going48_myproject1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going48_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_0.sv" "thei_llvm_fpga_pipeline_keep_going48_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578413 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695578414 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going48_myproject1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695578414 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going48_myproject1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going48_myproject1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going48_0:thei_llvm_fpga_pipeline_keep_going48_myproject2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going48_myproject1\|acl_staging_reg:asr\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" "asr" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395 " "Elaborating entity \"myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395\|acl_push:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395\|acl_push:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0.sv" "thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395\|acl_push:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395\|acl_push:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395\|acl_push:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject395\|acl_push:thei_llvm_fpga_push_i32_ir_0_i_i71404_push41_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0:thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0:thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 2782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0:thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3\|acl_pop:thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject1 " "Elaborating entity \"acl_pop\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0:thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject3\|acl_pop:thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0.sv" "thei_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695578481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1 " "Elaborating entity \"lsu_top\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0.sv" "thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579286 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695579357 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695579357 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_permute_address:u_permute_address\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "u_permute_address" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "pipelined_read" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v" "req_fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695579861 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1|lsu_pipelined_read:pipelined_read|hld_fifo:req_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_low_latency_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\|acl_low_latency_fifo:llreg.acl_low_latency_fifo_inst " "Elaborating entity \"acl_low_latency_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\|acl_low_latency_fifo:llreg.acl_low_latency_fifo_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "llreg.acl_low_latency_fifo_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\|acl_low_latency_fifo:llreg.acl_low_latency_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject6\|lsu_top:thei_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_myproject1\|lsu_pipelined_read:pipelined_read\|hld_fifo:req_fifo\|acl_low_latency_fifo:llreg.acl_low_latency_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_low_latency_fifo.sv" "acl_reset_handler_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_low_latency_fifo.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9\|lsu_top:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1 " "Elaborating entity \"lsu_top\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9\|lsu_top:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579908 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695579915 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9|lsu_top:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695579916 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B5:thebb_myproject_B5|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9|lsu_top:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9\|lsu_top:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9\|lsu_top:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1\|lsu_permute_address:u_permute_address\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "u_permute_address" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9\|lsu_top:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject9\|lsu_top:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_myproject1\|lsu_pipelined_read:pipelined_read\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "pipelined_read" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_110_myproject13" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 3104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_211_myproject17" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 3223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695579972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_312_myproject21" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_413_myproject25" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 3461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_514_myproject29" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_615_myproject33" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 3699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_716_myproject37" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 3818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_817_myproject41" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 3937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_918_myproject45" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 4056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1019_myproject49" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1120_myproject53" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 4294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1221_myproject57" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 4413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1322_myproject61" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 4532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1423_myproject65" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 4651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1524_myproject69" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 4770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1625_myproject73" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 4889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1726_myproject77" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 5008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1827_myproject81" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 5127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_1928_myproject85" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 5246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2029_myproject89" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 5365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2130_myproject93" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 5484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2231_myproject97" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 5603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2332_myproject101" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 5722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2433_myproject105" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 5841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2534_myproject109" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 5960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2635_myproject113" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2736_myproject117" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2837_myproject121" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_2938_myproject125" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3039_myproject129" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133 " "Elaborating entity \"myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0:thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload_3140_myproject133" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|dspba_delay_ver:redist38_sync_together682_aunroll_x_in_i_valid_8 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|dspba_delay_ver:redist38_sync_together682_aunroll_x_in_i_valid_8\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "redist38_sync_together682_aunroll_x_in_i_valid_8" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|dspba_delay_ver:redist33_i_exitcond_myproject393_cmp_nsign_q_9 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|dspba_delay_ver:redist33_i_exitcond_myproject393_cmp_nsign_q_9\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "redist33_i_exitcond_myproject393_cmp_nsign_q_9" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396\|acl_push:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396\|acl_push:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396\|acl_push:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396\|acl_push:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396\|acl_push:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject396\|acl_push:thei_llvm_fpga_push_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_push40_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383\|acl_pop:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject1 " "Elaborating entity \"acl_pop\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject383\|acl_pop:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_127_sroa_0_sroa_0_pm_1_pop40_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|dspba_delay_ver:i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|dspba_delay_ver:i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "i_llvm_fpga_dot_product_i41_i41_v1i16_v1i16_dot_prod184_myproject0_dspb_native_dot_product_vmul_0_x_cma_delay" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_push39_myproject397" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_123_sroa_0_sroa_0_pm_1_pop39_myproject375" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 6964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_push9_myproject427" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_119_sroa_0_sroa_0_pm_1_pop9_myproject367" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695580984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_push10_myproject426" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_115_sroa_0_sroa_0_pm_1_pop10_myproject359" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_push11_myproject425" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_111_sroa_0_sroa_0_pm_1_pop11_myproject351" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_push12_myproject424" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_107_sroa_0_sroa_0_pm_1_pop12_myproject343" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_push13_myproject423" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_103_sroa_0_sroa_0_pm_1_pop13_myproject335" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_push14_myproject422" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_99_sroa_0_sroa_0_pm_1_pop14_myproject327" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 7918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_push15_myproject421" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_95_sroa_0_sroa_0_pm_1_pop15_myproject319" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_push16_myproject420" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_91_sroa_0_sroa_0_pm_1_pop16_myproject311" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_push17_myproject419" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_87_sroa_0_sroa_0_pm_1_pop17_myproject303" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_push18_myproject418" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_83_sroa_0_sroa_0_pm_1_pop18_myproject295" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_push19_myproject417" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_79_sroa_0_sroa_0_pm_1_pop19_myproject287" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_push20_myproject416" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_75_sroa_0_sroa_0_pm_1_pop20_myproject279" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 8872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_push21_myproject415" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_71_sroa_0_sroa_0_pm_1_pop21_myproject271" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_push22_myproject414" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_67_sroa_0_sroa_0_pm_1_pop22_myproject263" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_push23_myproject413" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_63_sroa_0_sroa_0_pm_1_pop23_myproject255" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_push24_myproject412" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_59_sroa_0_sroa_0_pm_1_pop24_myproject247" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_push25_myproject411" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_55_sroa_0_sroa_0_pm_1_pop25_myproject239" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_push26_myproject410" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_51_sroa_0_sroa_0_pm_1_pop26_myproject231" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_push27_myproject409" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_47_sroa_0_sroa_0_pm_1_pop27_myproject223" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 9985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_push28_myproject408" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_43_sroa_0_sroa_0_pm_1_pop28_myproject215" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_push29_myproject407" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_39_sroa_0_sroa_0_pm_1_pop29_myproject207" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_push30_myproject406" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_35_sroa_0_sroa_0_pm_1_pop30_myproject199" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_push31_myproject405" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_31_sroa_0_sroa_0_pm_1_pop31_myproject191" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_push32_myproject404" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_27_sroa_0_sroa_0_pm_1_pop32_myproject183" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_push33_myproject403" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695581996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_23_sroa_0_sroa_0_pm_1_pop33_myproject175" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 10933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_push34_myproject402" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_19_sroa_0_sroa_0_pm_1_pop34_myproject167" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_push35_myproject401" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_15_sroa_0_sroa_0_pm_1_pop35_myproject159" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_push36_myproject400" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_11_sroa_0_sroa_0_pm_1_pop36_myproject151" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_push37_myproject399" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_7_sroa_0_sroa_0_pm_1_pop37_myproject143" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398 " "Elaborating entity \"myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0:thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_push_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_push38_myproject398" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5:thebb_myproject_B5\|myproject_bb_B5_stall_region:thebb_myproject_B5_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1:thei_sfc_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i114_31_myprojects_c0_enter24346_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0:thei_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" "thei_llvm_fpga_pop_i64_acc_i_i43_sroa_0_sroa_0_sroa_0_pm_1_pop38_myproject134" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv" 11728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B5_sr_1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5_sr_1:thebb_myproject_B5_sr_1_aunroll_x " "Elaborating entity \"myproject_bb_B5_sr_1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B5_sr_1:thebb_myproject_B5_sr_1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B5_sr_1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_loop_limiter_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_loop_limiter_0:theloop_limiter_myproject0 " "Elaborating entity \"myproject_loop_limiter_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_loop_limiter_0:theloop_limiter_myproject0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "theloop_limiter_myproject0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_loop_limiter_0:theloop_limiter_myproject0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_loop_limiter_0:theloop_limiter_myproject0\|acl_loop_limiter:thelimiter\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_0.sv" "thelimiter" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (2)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695582272 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_loop_limiter_0:theloop_limiter_myproject0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (2)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695582272 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_loop_limiter_0:theloop_limiter_myproject0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (2)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695582272 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_loop_limiter_0:theloop_limiter_myproject0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (2)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695582272 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_loop_limiter_0:theloop_limiter_myproject0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_loop_limiter_0:theloop_limiter_myproject0\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_loop_limiter_0:theloop_limiter_myproject0\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" "acl_reset_handler_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pipeline_keep_going52_2_sr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_sr:thei_llvm_fpga_pipeline_keep_going52_myproject2_sr " "Elaborating entity \"myproject_i_llvm_fpga_pipeline_keep_going52_2_sr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going52_2_sr:thei_llvm_fpga_pipeline_keep_going52_myproject2_sr\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thei_llvm_fpga_pipeline_keep_going52_myproject2_sr" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo " "Elaborating entity \"myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thei_llvm_fpga_pipeline_keep_going_myproject2_valid_fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B3_sr_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3_sr_0:thebb_myproject_B3_sr_0_aunroll_x " "Elaborating entity \"myproject_bb_B3_sr_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3_sr_0:thebb_myproject_B3_sr_0_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B3_sr_0_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pipeline_keep_going_2_sr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going_2_sr:thei_llvm_fpga_pipeline_keep_going_myproject2_sr " "Elaborating entity \"myproject_i_llvm_fpga_pipeline_keep_going_2_sr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_i_llvm_fpga_pipeline_keep_going_2_sr:thei_llvm_fpga_pipeline_keep_going_myproject2_sr\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thei_llvm_fpga_pipeline_keep_going_myproject2_sr" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x " "Elaborating entity \"myproject_bb_B4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B4_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B4_merge myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_B4_merge:themyproject_B4_merge_aunroll_x " "Elaborating entity \"myproject_B4_merge\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_B4_merge:themyproject_B4_merge_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv" "themyproject_B4_merge_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B4_stall_region myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region " "Elaborating entity \"myproject_bb_B4_stall_region\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv" "thebb_myproject_B4_stall_region" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B4_merge_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_B4_merge_reg:themyproject_B4_merge_reg_aunroll_x " "Elaborating entity \"myproject_B4_merge_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_B4_merge_reg:themyproject_B4_merge_reg_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_stall_region.sv" "themyproject_B4_merge_reg_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_stall_region.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x " "Elaborating entity \"myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_stall_region.sv" "thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_stall_region.sv" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0 " "Elaborating entity \"hld_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695582614 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B4:thebb_myproject_B4_aunroll_x|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695582641 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B4:thebb_myproject_B4_aunroll_x|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 384 " "Parameter \"width\" = \"384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695582774 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695582774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_8t32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_8t32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_8t32 " "Found entity 1: dpram_8t32" {  } { { "db/dpram_8t32.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/dpram_8t32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695582841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695582841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_8t32 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_8t32:auto_generated " "Elaborating entity \"dpram_8t32\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_8t32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695582844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_full_detector " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_full_detector\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_cleanup_i_i_9_myprojects_c0_exit239_myproject1_full_detector" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x " "Elaborating entity \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1.sv" "thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134 " "Elaborating entity \"myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject134\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv43_push42_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject112 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject112\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject112" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject112\|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject1 " "Elaborating entity \"acl_pop\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject112\|acl_pop:thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i1_notexitcond_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_myproject132 " "Elaborating entity \"myproject_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_myproject132\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i1_notexitcond_myproject132" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pipeline_keep_going_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_myproject2 " "Elaborating entity \"myproject_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_myproject2\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pipeline_keep_going_myproject2" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0:thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115 " "Elaborating entity \"myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0:thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_myproject115" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0:thei_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_myproject3 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0:thei_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_myproject3\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_myproject3" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0.sv" "thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject116_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_push57_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject18_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject18_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject18_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject18_aunroll_x\|acl_pop:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject1 " "Elaborating entity \"acl_pop\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject18_aunroll_x\|acl_pop:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0.sv" "thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign4659_pop57_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0:thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120 " "Elaborating entity \"myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0:thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i32_ir_0_i_i395_push53_myproject120" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0:thei_llvm_fpga_pop_i32_ir_0_i_i395_pop53_myproject9 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0:thei_llvm_fpga_pop_i32_ir_0_i_i395_pop53_myproject9\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i32_ir_0_i_i395_pop53_myproject9" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|dspba_delay_ver:dupName_5_comparator_x_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|dspba_delay_ver:dupName_5_comparator_x_delay\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "dupName_5_comparator_x_delay" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 2379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695583872 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 2379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695583872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_i362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_i362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_i362 " "Found entity 1: altera_syncram_i362" {  } { { "db/altera_syncram_i362.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_i362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695583906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695583906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_i362 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem\|altera_syncram_i362:auto_generated " "Elaborating entity \"altera_syncram_i362\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem\|altera_syncram_i362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n94 " "Found entity 1: altsyncram_5n94" {  } { { "db/altsyncram_5n94.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_5n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695583946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695583946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n94 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1 " "Elaborating entity \"altsyncram_5n94\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:redist39_sync_together247_aunroll_x_in_c0_eni6_25_tpl_3_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1\"" {  } { { "db/altera_syncram_i362.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_i362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695583950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 3299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject117_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0.sv" "thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_push56_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_pop56_myproject16_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_pop56_myproject16_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign3658_pop56_myproject16_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 3346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_push55_myproject118_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 3677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_pop55_myproject14_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_pop55_myproject14_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_1s_case_assign2657_pop55_myproject14_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 3709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0.sv" "thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject119_aunroll_x\|acl_push:thei_llvm_fpga_push_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_push54_myproject1\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject12_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject12_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject12_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject12_aunroll_x\|acl_pop:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject1 " "Elaborating entity \"acl_pop\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject12_aunroll_x\|acl_pop:thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0.sv" "thei_llvm_fpga_pop_s_case_assign_struct_myproject_fpgaunique_0s_case_assign1756_pop54_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4584 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0004ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0004ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584344 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4584 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695584344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_d9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_d9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_d9m1 " "Found entity 1: altera_syncram_d9m1" {  } { { "db/altera_syncram_d9m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_d9m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695584378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695584378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_d9m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_d9m1:auto_generated " "Elaborating entity \"altera_syncram_d9m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_d9m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b6d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b6d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b6d4 " "Found entity 1: altsyncram_b6d4" {  } { { "db/altsyncram_b6d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_b6d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695584420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695584420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b6d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_d9m1:auto_generated\|altsyncram_b6d4:altsyncram1 " "Elaborating entity \"altsyncram_b6d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject14_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_d9m1:auto_generated\|altsyncram_b6d4:altsyncram1\"" {  } { { "db/altera_syncram_d9m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_d9m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_myproject124" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_myproject109 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_myproject109\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_myproject109" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4886 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0003ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0003ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584526 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 4886 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695584526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_c9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_c9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_c9m1 " "Found entity 1: altera_syncram_c9m1" {  } { { "db/altera_syncram_c9m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_c9m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695584561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695584561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_c9m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_c9m1:auto_generated " "Elaborating entity \"altera_syncram_c9m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_c9m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6d4 " "Found entity 1: altsyncram_a6d4" {  } { { "db/altsyncram_a6d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_a6d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695584604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695584604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a6d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_c9m1:auto_generated\|altsyncram_a6d4:altsyncram1 " "Elaborating entity \"altsyncram_a6d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject13_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_c9m1:auto_generated\|altsyncram_a6d4:altsyncram1\"" {  } { { "db/altera_syncram_c9m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_c9m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_myproject126" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_myproject107 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_myproject107\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_myproject107" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0002ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0002ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584709 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695584709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_b9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_b9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_b9m1 " "Found entity 1: altera_syncram_b9m1" {  } { { "db/altera_syncram_b9m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_b9m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695584744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695584744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_b9m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_b9m1:auto_generated " "Elaborating entity \"altera_syncram_b9m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_b9m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_96d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_96d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_96d4 " "Found entity 1: altsyncram_96d4" {  } { { "db/altsyncram_96d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_96d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695584786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695584786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_96d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_b9m1:auto_generated\|altsyncram_96d4:altsyncram1 " "Elaborating entity \"altsyncram_96d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject12_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_b9m1:auto_generated\|altsyncram_96d4:altsyncram1\"" {  } { { "db/altera_syncram_b9m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_b9m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_myproject128" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_myproject105 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_myproject105\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_myproject105" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5452 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0001ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0001ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695584891 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5452 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695584891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_a9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_a9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_a9m1 " "Found entity 1: altera_syncram_a9m1" {  } { { "db/altera_syncram_a9m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_a9m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695584927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695584927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_a9m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_a9m1:auto_generated " "Elaborating entity \"altera_syncram_a9m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_a9m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86d4 " "Found entity 1: altsyncram_86d4" {  } { { "db/altsyncram_86d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_86d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695584970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695584970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_a9m1:auto_generated\|altsyncram_86d4:altsyncram1 " "Elaborating entity \"altsyncram_86d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject11_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_a9m1:auto_generated\|altsyncram_86d4:altsyncram1\"" {  } { { "db/altera_syncram_a9m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_a9m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695584973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_myproject130" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_myproject103 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_myproject103\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_myproject103" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5735 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0000ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0000ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585076 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5735 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695585076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_99m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_99m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_99m1 " "Found entity 1: altera_syncram_99m1" {  } { { "db/altera_syncram_99m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_99m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_99m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_99m1:auto_generated " "Elaborating entity \"altera_syncram_99m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_99m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76d4 " "Found entity 1: altsyncram_76d4" {  } { { "db/altsyncram_76d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_76d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_76d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_99m1:auto_generated\|altsyncram_76d4:altsyncram1 " "Elaborating entity \"altsyncram_76d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject10_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_99m1:auto_generated\|altsyncram_76d4:altsyncram1\"" {  } { { "db/altera_syncram_99m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_99m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_myproject129" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_myproject101 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_myproject101\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_myproject101" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 5877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6018 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0009ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0009ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585258 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6018 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695585258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_i9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_i9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_i9m1 " "Found entity 1: altera_syncram_i9m1" {  } { { "db/altera_syncram_i9m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_i9m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_i9m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_i9m1:auto_generated " "Elaborating entity \"altera_syncram_i9m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_i9m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6d4 " "Found entity 1: altsyncram_g6d4" {  } { { "db/altsyncram_g6d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_g6d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_i9m1:auto_generated\|altsyncram_g6d4:altsyncram1 " "Elaborating entity \"altsyncram_g6d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject9_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_i9m1:auto_generated\|altsyncram_g6d4:altsyncram1\"" {  } { { "db/altera_syncram_i9m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_i9m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_myproject127" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_myproject99 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_myproject99\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_myproject99" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6301 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0008ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0008ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585443 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6301 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695585443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_h9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_h9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_h9m1 " "Found entity 1: altera_syncram_h9m1" {  } { { "db/altera_syncram_h9m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_h9m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_h9m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_h9m1:auto_generated " "Elaborating entity \"altera_syncram_h9m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_h9m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f6d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f6d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f6d4 " "Found entity 1: altsyncram_f6d4" {  } { { "db/altsyncram_f6d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_f6d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f6d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_h9m1:auto_generated\|altsyncram_f6d4:altsyncram1 " "Elaborating entity \"altsyncram_f6d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject8_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_h9m1:auto_generated\|altsyncram_f6d4:altsyncram1\"" {  } { { "db/altera_syncram_h9m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_h9m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_myproject125" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_myproject97 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_myproject97\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_myproject97" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6584 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0007ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0007ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585627 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6584 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695585627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_g9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_g9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_g9m1 " "Found entity 1: altera_syncram_g9m1" {  } { { "db/altera_syncram_g9m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_g9m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_g9m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_g9m1:auto_generated " "Elaborating entity \"altera_syncram_g9m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_g9m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e6d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e6d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e6d4 " "Found entity 1: altsyncram_e6d4" {  } { { "db/altsyncram_e6d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_e6d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e6d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_g9m1:auto_generated\|altsyncram_e6d4:altsyncram1 " "Elaborating entity \"altsyncram_e6d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject7_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_g9m1:auto_generated\|altsyncram_e6d4:altsyncram1\"" {  } { { "db/altera_syncram_g9m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_g9m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_myproject123" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_myproject95 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_myproject95\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_myproject95" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6867 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0006ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0006ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585813 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6867 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695585813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_f9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_f9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_f9m1 " "Found entity 1: altera_syncram_f9m1" {  } { { "db/altera_syncram_f9m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_f9m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_f9m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_f9m1:auto_generated " "Elaborating entity \"altera_syncram_f9m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_f9m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6d4 " "Found entity 1: altsyncram_d6d4" {  } { { "db/altsyncram_d6d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_d6d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695585892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695585892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_f9m1:auto_generated\|altsyncram_d6d4:altsyncram1 " "Elaborating entity \"altsyncram_d6d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject6_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_f9m1:auto_generated\|altsyncram_d6d4:altsyncram1\"" {  } { { "db/altera_syncram_f9m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_f9m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_myproject122" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 6988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_myproject93 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_myproject93\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_myproject93" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 7009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 7138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 7138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695585999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file myproject_i_sfc_logic_s_c0_in_cleanup_i_0005ct0_NO_NAME_x_lutmem.hex " "Parameter \"init_file\" = \"myproject_i_sfc_logic_s_c0_in_cleanup_i_0005ct0_NO_NAME_x_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695585999 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 7138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695585999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_e9m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_e9m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_e9m1 " "Found entity 1: altera_syncram_e9m1" {  } { { "db/altera_syncram_e9m1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_e9m1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695586035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695586035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_e9m1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_e9m1:auto_generated " "Elaborating entity \"altera_syncram_e9m1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_e9m1:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6d4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6d4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6d4 " "Found entity 1: altsyncram_c6d4" {  } { { "db/altsyncram_c6d4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_c6d4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695586078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695586078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c6d4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_e9m1:auto_generated\|altsyncram_c6d4:altsyncram1 " "Elaborating entity \"altsyncram_c6d4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|altera_syncram:i_llvm_fpga_rom_lookup_i16_p65i16_a320i16_unnamed_myproject5_myproject0_NO_NAME_x_lutmem_dmem\|altera_syncram_e9m1:auto_generated\|altsyncram_c6d4:altsyncram1\"" {  } { { "db/altera_syncram_e9m1.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_e9m1.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121 " "Elaborating entity \"myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0:thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_myproject121" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 7259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_myproject91 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_bb_B4_stall_region:thebb_myproject_B4_stall_region\|myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1:thei_sfc_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0:thei_sfc_logic_s_c0_in_cleanup_i_i_9_myprojects_c0_enter23547_myproject0_aunroll_x\|myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0:thei_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_myproject91\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" "thei_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_myproject91" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv" 7280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B4_branch myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_B4_branch:themyproject_B4_branch " "Elaborating entity \"myproject_B4_branch\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4:thebb_myproject_B4_aunroll_x\|myproject_B4_branch:themyproject_B4_branch\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv" "themyproject_B4_branch" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B4_sr_1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4_sr_1:thebb_myproject_B4_sr_1_aunroll_x " "Elaborating entity \"myproject_bb_B4_sr_1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B4_sr_1:thebb_myproject_B4_sr_1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B4_sr_1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_loop_limiter_1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_loop_limiter_1:theloop_limiter_myproject1 " "Elaborating entity \"myproject_loop_limiter_1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_loop_limiter_1:theloop_limiter_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "theloop_limiter_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B2 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x " "Elaborating entity \"myproject_bb_B2\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B2_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B2_branch myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_B2_branch:themyproject_B2_branch_aunroll_x " "Elaborating entity \"myproject_B2_branch\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_B2_branch:themyproject_B2_branch_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv" "themyproject_B2_branch_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B2_merge myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_B2_merge:themyproject_B2_merge " "Elaborating entity \"myproject_B2_merge\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_B2_merge:themyproject_B2_merge\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv" "themyproject_B2_merge" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B2_stall_region myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region " "Elaborating entity \"myproject_bb_B2_stall_region\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv" "thebb_myproject_B2_stall_region" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0 " "Elaborating entity \"myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_stall_region.sv" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0_reg " "Elaborating entity \"myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0_reg\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0_reg" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo.v" "hld_fifo_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695586973 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B2:thebb_myproject_B2_aunroll_x|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695586980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695586981 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B2:thebb_myproject_B2_aunroll_x|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1771695587007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695587011 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695587011 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_e272.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_e272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695587046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_e272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_e272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_e272 " "Found entity 1: altera_syncram_e272" {  } { { "db/altera_syncram_e272.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_e272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695587046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695587046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_e272 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_e272:auto_generated " "Elaborating entity \"altera_syncram_e272\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_e272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p7b4 " "Found entity 1: altsyncram_p7b4" {  } { { "db/altsyncram_p7b4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_p7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695587086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695587086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p7b4 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_e272:auto_generated\|altsyncram_p7b4:altsyncram1 " "Elaborating entity \"altsyncram_p7b4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_e272:auto_generated\|altsyncram_p7b4:altsyncram1\"" {  } { { "db/altera_syncram_e272.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_e272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "galois_lfsr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|galois_lfsr:lfsr_inst " "Elaborating entity \"galois_lfsr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|galois_lfsr:lfsr_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" "lfsr_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "galois_lfsr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|galois_lfsr:lfsr_inst " "Elaborating entity \"galois_lfsr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|galois_lfsr:lfsr_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" "lfsr_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695587155 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B2:thebb_myproject_B2_aunroll_x|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695587169 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B2:thebb_myproject_B2_aunroll_x|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B2:thebb_myproject_B2_aunroll_x\|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region\|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695587182 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B2:thebb_myproject_B2_aunroll_x|myproject_bb_B2_stall_region:thebb_myproject_B2_stall_region|myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push7_myproject1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B1_start myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start " "Elaborating entity \"myproject_bb_B1_start\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B1_start" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695587195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B1_start_branch myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_B1_start_branch:themyproject_B1_start_branch " "Elaborating entity \"myproject_B1_start_branch\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_B1_start_branch:themyproject_B1_start_branch\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv" "themyproject_B1_start_branch" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695588753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B1_start_merge myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_B1_start_merge:themyproject_B1_start_merge " "Elaborating entity \"myproject_B1_start_merge\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_B1_start_merge:themyproject_B1_start_merge\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv" "themyproject_B1_start_merge" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695588758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B1_start_stall_region myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region " "Elaborating entity \"myproject_bb_B1_start_stall_region\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv" "thebb_myproject_B1_start_stall_region" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695588762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B1_start_merge_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_B1_start_merge_reg:themyproject_B1_start_merge_reg_aunroll_x " "Elaborating entity \"myproject_B1_start_merge_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_B1_start_merge_reg:themyproject_B1_start_merge_reg_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" "themyproject_B1_start_merge_reg_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695590417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x " "Elaborating entity \"myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" "thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695590421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695591694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695591699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0 " "Elaborating entity \"hld_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695591705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695591706 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695591712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695591713 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695591752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695591762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695591762 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695591762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_1q32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_1q32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1q32 " "Found entity 1: dpram_1q32" {  } { { "db/dpram_1q32.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/dpram_1q32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695591801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695591801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1q32 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_1q32:auto_generated " "Elaborating entity \"dpram_1q32\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_1q32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695591804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_full_detector " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector:thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_full_detector\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_myprojects_c1_exit_myproject1_full_detector" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695591850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x " "Elaborating entity \"myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6.sv" "thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6.sv" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695591861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_mem_memdep_41_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_memdep_41_0:thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_mem_memdep_41_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_memdep_41_0:thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0.sv" "thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0.sv" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695593460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_memdep_41_0:thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_41_myproject1 " "Elaborating entity \"lsu_top\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_memdep_41_0:thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_41_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_memdep_41_0.sv" "thei_llvm_fpga_mem_memdep_41_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_memdep_41_0.sv" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695595214 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695595300 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x|myproject_i_llvm_fpga_mem_memdep_41_0:thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x|lsu_top:thei_llvm_fpga_mem_memdep_41_myproject1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695595300 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x|myproject_i_llvm_fpga_mem_memdep_41_0:thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x|lsu_top:thei_llvm_fpga_mem_memdep_41_myproject1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_memdep_41_0:thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_41_myproject1\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6:thei_sfc_s_c1_in_wt_entry_myprojects_c1_enter_myproject6_aunroll_x\|myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0:thei_sfc_logic_s_c1_in_wt_entry_myprojects_c1_enter_myproject0_aunroll_x\|myproject_i_llvm_fpga_mem_memdep_41_0:thei_llvm_fpga_mem_memdep_41_myproject200_aunroll_x\|lsu_top:thei_llvm_fpga_mem_memdep_41_myproject1\|lsu_pipelined_write:pipelined_write\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" "pipelined_write" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695595911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_iord_bl_call_unnamed_myproject1_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_iord_bl_call_unnamed_myproject1_myproject0:thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x " "Elaborating entity \"myproject_i_iord_bl_call_unnamed_myproject1_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_iord_bl_call_unnamed_myproject1_myproject0:thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" "thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_iord_bl_call_unnamed_myproject1_myproject0:thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_iord_bl_call_unnamed_myproject1_myproject0:thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x\|hld_iord:theiord\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iord_bl_call_unnamed_myproject1_myproject0.sv" "theiord" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iord_bl_call_unnamed_myproject1_myproject0.sv" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_iord_bl_call_unnamed_myproject1_myproject0:thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_iord_bl_call_unnamed_myproject1_myproject0:thei_iord_bl_call_myproject_unnamed_myproject1_myproject3_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4 " "Elaborating entity \"myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" 1261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4\|myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4_reg " "Elaborating entity \"myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4\|myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4_reg\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4_reg" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject1 " "Elaborating entity \"acl_pop\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject4\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop7_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x " "Elaborating entity \"myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x " "Elaborating entity \"myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_enable_sink.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695596829 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_enable_sink.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695596829 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_myprojects_c0_exit_myproject1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x " "Elaborating entity \"myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1.sv" "thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_195 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_195\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv" "redist1_sync_together13_aunroll_x_in_i_valid_195" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695596842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_i1_notexitcond53_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3 " "Elaborating entity \"myproject_i_llvm_fpga_push_i1_notexitcond53_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv" "thei_llvm_fpga_push_i1_notexitcond53_myproject3" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond53_0.sv" "thei_llvm_fpga_push_i1_notexitcond53_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond53_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597069 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo.v" "hld_fifo_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597095 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597103 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597171 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597186 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597203 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597220 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597220 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" "sel_fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (9)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597258 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (9)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597258 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_push_i1_notexitcond53_0:thei_llvm_fpga_push_i1_notexitcond53_myproject3\|acl_push:thei_llvm_fpga_push_i1_notexitcond53_myproject1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pipeline_keep_going52_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going52_0:thei_llvm_fpga_pipeline_keep_going52_myproject2 " "Elaborating entity \"myproject_i_llvm_fpga_pipeline_keep_going52_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going52_0:thei_llvm_fpga_pipeline_keep_going52_myproject2\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv" "thei_llvm_fpga_pipeline_keep_going52_myproject2" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going52_0:thei_llvm_fpga_pipeline_keep_going52_myproject2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going52_myproject1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start:thebb_myproject_B1_start\|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region\|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x\|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x\|myproject_i_llvm_fpga_pipeline_keep_going52_0:thei_llvm_fpga_pipeline_keep_going52_myproject2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going52_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_0.sv" "thei_llvm_fpga_pipeline_keep_going52_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597574 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695597575 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_pipeline_keep_going52_0:thei_llvm_fpga_pipeline_keep_going52_myproject2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going52_myproject1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695597575 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B1_start:thebb_myproject_B1_start|myproject_bb_B1_start_stall_region:thebb_myproject_B1_start_stall_region|myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1:thei_sfc_s_c0_in_wt_entry_myprojects_c0_enter45_myproject1_aunroll_x|myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0:thei_sfc_logic_s_c0_in_wt_entry_myprojects_c0_enter45_myproject0_aunroll_x|myproject_i_llvm_fpga_pipeline_keep_going52_0:thei_llvm_fpga_pipeline_keep_going52_myproject2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going52_myproject1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B3 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3 " "Elaborating entity \"myproject_bb_B3\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B3" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B3_branch myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_B3_branch:themyproject_B3_branch " "Elaborating entity \"myproject_B3_branch\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_B3_branch:themyproject_B3_branch\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv" "themyproject_B3_branch" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B3_merge myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_B3_merge:themyproject_B3_merge " "Elaborating entity \"myproject_B3_merge\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_B3_merge:themyproject_B3_merge\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv" "themyproject_B3_merge" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B3_stall_region myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_bb_B3_stall_region:thebb_myproject_B3_stall_region " "Elaborating entity \"myproject_bb_B3_stall_region\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_bb_B3_stall_region:thebb_myproject_B3_stall_region\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv" "thebb_myproject_B3_stall_region" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_iowr_bl_return_unnamed_myproject4_myproject0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_bb_B3_stall_region:thebb_myproject_B3_stall_region\|myproject_i_iowr_bl_return_unnamed_myproject4_myproject0:thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x " "Elaborating entity \"myproject_i_iowr_bl_return_unnamed_myproject4_myproject0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_bb_B3_stall_region:thebb_myproject_B3_stall_region\|myproject_i_iowr_bl_return_unnamed_myproject4_myproject0:thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_stall_region.sv" "thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_stall_region.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_bb_B3_stall_region:thebb_myproject_B3_stall_region\|myproject_i_iowr_bl_return_unnamed_myproject4_myproject0:thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_bb_B3_stall_region:thebb_myproject_B3_stall_region\|myproject_i_iowr_bl_return_unnamed_myproject4_myproject0:thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x\|hld_iowr:theiowr\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iowr_bl_return_unnamed_myproject4_myproject0.sv" "theiowr" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iowr_bl_return_unnamed_myproject4_myproject0.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_bb_B3_stall_region:thebb_myproject_B3_stall_region\|myproject_i_iowr_bl_return_unnamed_myproject4_myproject0:thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B3:thebb_myproject_B3\|myproject_bb_B3_stall_region:thebb_myproject_B3_stall_region\|myproject_i_iowr_bl_return_unnamed_myproject4_myproject0:thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597679 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695597681 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|myproject_bb_B3:thebb_myproject_B3|myproject_bb_B3_stall_region:thebb_myproject_B3_stall_region|myproject_i_iowr_bl_return_unnamed_myproject4_myproject0:thei_iowr_bl_return_myproject_unnamed_myproject4_myproject30_aunroll_x|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B0_runOnce myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce " "Elaborating entity \"myproject_bb_B0_runOnce\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B0_runOnce" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B0_runOnce_branch myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_B0_runOnce_branch:themyproject_B0_runOnce_branch " "Elaborating entity \"myproject_B0_runOnce_branch\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_B0_runOnce_branch:themyproject_B0_runOnce_branch\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv" "themyproject_B0_runOnce_branch" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B0_runOnce_stall_region myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region " "Elaborating entity \"myproject_bb_B0_runOnce_stall_region\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv" "thebb_myproject_B0_runOnce_stall_region" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_token_i1_wt_limpush_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1 " "Elaborating entity \"myproject_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1_reg " "Elaborating entity \"myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1_reg\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_myproject1_reg" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1 " "Elaborating entity \"acl_push\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_myproject1" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_token_fifo_counter:fifo\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" "fifo" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0 " "Elaborating entity \"myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0\|myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0_reg " "Elaborating entity \"myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0\|myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0_reg\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_myproject0_reg" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B0_runOnce_merge_reg myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_B0_runOnce_merge_reg:themyproject_B0_runOnce_merge_reg " "Elaborating entity \"myproject_B0_runOnce_merge_reg\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_B0_runOnce_merge_reg:themyproject_B0_runOnce_merge_reg\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv" "themyproject_B0_runOnce_merge_reg" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_B0_runOnce_merge myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_B0_runOnce_merge:themyproject_B0_runOnce_merge " "Elaborating entity \"myproject_B0_runOnce_merge\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_B0_runOnce_merge:themyproject_B0_runOnce_merge\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv" "themyproject_B0_runOnce_merge" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_bb_B1_start_sr_1 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start_sr_1:thebb_myproject_B1_start_sr_1_aunroll_x " "Elaborating entity \"myproject_bb_B1_start_sr_1\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B1_start_sr_1:thebb_myproject_B1_start_sr_1_aunroll_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "thebb_myproject_B1_start_sr_1_aunroll_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B1_start_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "themyproject_B1_start_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597753 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695597754 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|hld_loop_profiler:themyproject_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597757 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695597758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B4_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B4_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "themyproject_B4_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597760 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695597761 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|hld_loop_profiler:themyproject_B4_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B4_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B4_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597764 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695597765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B5_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B5_x\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" "themyproject_B5_x" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv" 2023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597767 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695597768 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_function_wrapper:myproject_internal|myproject_function:themyproject_function|hld_loop_profiler:themyproject_B5_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B5_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|hld_loop_profiler:themyproject_B5_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597771 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695597771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function_wrapper.sv" "thereset_wire_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function_wrapper.sv" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_avm_to_ic:local_mem_system_aspace64.local_mem_group\[0\].host\[0\].avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_avm_to_ic:local_mem_system_aspace64.local_mem_group\[0\].host\[0\].avm_to_ic\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].host\[0\].avm_to_ic" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695597815 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695597823 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695597823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "acl_reset_handler_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597828 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_handler.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695597829 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695597850 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695597850 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695597850 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695597850 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695597850 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695597850 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695597850 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695597850 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_0.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_0.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695597882 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695597882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_dc63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_dc63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_dc63 " "Found entity 1: altera_syncram_dc63" {  } { { "db/altera_syncram_dc63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_dc63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695597918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695597918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_dc63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_dc63:auto_generated " "Elaborating entity \"altera_syncram_dc63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_dc63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l8g4 " "Found entity 1: altsyncram_l8g4" {  } { { "db/altsyncram_l8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_l8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695597961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695597961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_dc63:auto_generated\|altsyncram_l8g4:altsyncram1 " "Elaborating entity \"altsyncram_l8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_dc63:auto_generated\|altsyncram_l8g4:altsyncram1\"" {  } { { "db/altera_syncram_dc63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_dc63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695597964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598011 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598011 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598011 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598011 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598011 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598011 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598013 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598021 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598044 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598044 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598044 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598044 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598044 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598044 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598044 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598044 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[1].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_1.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_1.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598075 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695598075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_ec63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_ec63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_ec63 " "Found entity 1: altera_syncram_ec63" {  } { { "db/altera_syncram_ec63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_ec63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_ec63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ec63:auto_generated " "Elaborating entity \"altera_syncram_ec63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ec63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8g4 " "Found entity 1: altsyncram_m8g4" {  } { { "db/altsyncram_m8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_m8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ec63:auto_generated\|altsyncram_m8g4:altsyncram1 " "Elaborating entity \"altsyncram_m8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[1\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ec63:auto_generated\|altsyncram_m8g4:altsyncram1\"" {  } { { "db/altera_syncram_ec63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_ec63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598202 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598202 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598202 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598203 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598203 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598203 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598205 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598213 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598236 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598236 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598236 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598236 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598236 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598236 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598237 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598237 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[2].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_2.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_2.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598268 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695598268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_fc63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_fc63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_fc63 " "Found entity 1: altera_syncram_fc63" {  } { { "db/altera_syncram_fc63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_fc63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_fc63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_fc63:auto_generated " "Elaborating entity \"altera_syncram_fc63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_fc63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8g4 " "Found entity 1: altsyncram_n8g4" {  } { { "db/altsyncram_n8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_n8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_fc63:auto_generated\|altsyncram_n8g4:altsyncram1 " "Elaborating entity \"altsyncram_n8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[2\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_fc63:auto_generated\|altsyncram_n8g4:altsyncram1\"" {  } { { "db/altera_syncram_fc63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_fc63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598395 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598396 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598396 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598396 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598396 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598396 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598398 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598406 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598429 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598429 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598429 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598429 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598429 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598429 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598429 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598429 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[3].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_3.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_3.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598461 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695598461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_gc63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_gc63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_gc63 " "Found entity 1: altera_syncram_gc63" {  } { { "db/altera_syncram_gc63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_gc63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_gc63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_gc63:auto_generated " "Elaborating entity \"altera_syncram_gc63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_gc63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8g4 " "Found entity 1: altsyncram_o8g4" {  } { { "db/altsyncram_o8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_o8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_gc63:auto_generated\|altsyncram_o8g4:altsyncram1 " "Elaborating entity \"altsyncram_o8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[3\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_gc63:auto_generated\|altsyncram_o8g4:altsyncram1\"" {  } { { "db/altera_syncram_gc63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_gc63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598589 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598589 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598589 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598589 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598589 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598589 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598592 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598600 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598622 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598624 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598624 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598624 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598624 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598624 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598624 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598624 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598624 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[4].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_4.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_4.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598656 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695598656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_hc63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_hc63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_hc63 " "Found entity 1: altera_syncram_hc63" {  } { { "db/altera_syncram_hc63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_hc63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_hc63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_hc63:auto_generated " "Elaborating entity \"altera_syncram_hc63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_hc63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8g4 " "Found entity 1: altsyncram_p8g4" {  } { { "db/altsyncram_p8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_p8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_hc63:auto_generated\|altsyncram_p8g4:altsyncram1 " "Elaborating entity \"altsyncram_p8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[4\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_hc63:auto_generated\|altsyncram_p8g4:altsyncram1\"" {  } { { "db/altera_syncram_hc63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_hc63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598785 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598785 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598785 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598785 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598785 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598785 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598787 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598795 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598817 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598818 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598819 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598819 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598819 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598819 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598819 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598819 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695598819 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[5].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_5.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_5.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695598851 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695598851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_ic63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_ic63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_ic63 " "Found entity 1: altera_syncram_ic63" {  } { { "db/altera_syncram_ic63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_ic63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_ic63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ic63:auto_generated " "Elaborating entity \"altera_syncram_ic63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ic63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8g4 " "Found entity 1: altsyncram_q8g4" {  } { { "db/altsyncram_q8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_q8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695598930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695598930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ic63:auto_generated\|altsyncram_q8g4:altsyncram1 " "Elaborating entity \"altsyncram_q8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[5\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ic63:auto_generated\|altsyncram_q8g4:altsyncram1\"" {  } { { "db/altera_syncram_ic63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_ic63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695598984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598985 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598985 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598985 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598985 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598985 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598986 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695598988 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598997 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695598997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599018 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599019 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599020 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599020 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599020 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599020 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599020 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599020 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599020 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[6].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_6.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_6.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599051 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695599051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_jc63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_jc63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_jc63 " "Found entity 1: altera_syncram_jc63" {  } { { "db/altera_syncram_jc63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_jc63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_jc63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_jc63:auto_generated " "Elaborating entity \"altera_syncram_jc63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_jc63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8g4 " "Found entity 1: altsyncram_r8g4" {  } { { "db/altsyncram_r8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_r8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_jc63:auto_generated\|altsyncram_r8g4:altsyncram1 " "Elaborating entity \"altsyncram_r8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[6\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_jc63:auto_generated\|altsyncram_r8g4:altsyncram1\"" {  } { { "db/altera_syncram_jc63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_jc63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599182 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599182 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599182 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599182 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599182 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599182 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599185 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599193 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599217 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599217 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599217 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599217 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599217 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599217 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599217 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599218 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[7].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_7.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_7.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599249 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695599249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_kc63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_kc63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_kc63 " "Found entity 1: altera_syncram_kc63" {  } { { "db/altera_syncram_kc63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_kc63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_kc63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_kc63:auto_generated " "Elaborating entity \"altera_syncram_kc63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_kc63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8g4 " "Found entity 1: altsyncram_s8g4" {  } { { "db/altsyncram_s8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_s8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_kc63:auto_generated\|altsyncram_s8g4:altsyncram1 " "Elaborating entity \"altsyncram_s8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[7\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_kc63:auto_generated\|altsyncram_s8g4:altsyncram1\"" {  } { { "db/altera_syncram_kc63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_kc63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599384 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599384 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599384 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599384 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599384 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599384 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599387 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599395 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599418 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599418 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599418 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599418 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599418 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599418 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599418 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599418 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[8].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_8.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_8.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599451 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695599451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_lc63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_lc63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_lc63 " "Found entity 1: altera_syncram_lc63" {  } { { "db/altera_syncram_lc63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_lc63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_lc63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_lc63:auto_generated " "Elaborating entity \"altera_syncram_lc63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_lc63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8g4 " "Found entity 1: altsyncram_t8g4" {  } { { "db/altsyncram_t8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_t8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_lc63:auto_generated\|altsyncram_t8g4:altsyncram1 " "Elaborating entity \"altsyncram_t8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[8\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_lc63:auto_generated\|altsyncram_t8g4:altsyncram1\"" {  } { { "db/altera_syncram_lc63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_lc63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599580 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599580 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599580 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599580 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599580 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599580 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599583 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599590 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599613 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599615 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599615 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599615 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599615 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599615 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599615 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599615 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599615 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[9].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_9.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_9.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599647 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695599647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_mc63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_mc63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_mc63 " "Found entity 1: altera_syncram_mc63" {  } { { "db/altera_syncram_mc63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_mc63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_mc63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_mc63:auto_generated " "Elaborating entity \"altera_syncram_mc63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_mc63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8g4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8g4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8g4 " "Found entity 1: altsyncram_u8g4" {  } { { "db/altsyncram_u8g4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_u8g4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8g4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_mc63:auto_generated\|altsyncram_u8g4:altsyncram1 " "Elaborating entity \"altsyncram_u8g4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[9\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_mc63:auto_generated\|altsyncram_u8g4:altsyncram1\"" {  } { { "db/altera_syncram_mc63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_mc63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599776 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599777 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599777 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599777 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599777 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599777 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599777 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599780 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599788 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599811 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599812 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695599813 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[10].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_10.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_10.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695599845 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695599845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_ud63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_ud63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_ud63 " "Found entity 1: altera_syncram_ud63" {  } { { "db/altera_syncram_ud63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_ud63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_ud63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ud63:auto_generated " "Elaborating entity \"altera_syncram_ud63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ud63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ag4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ag4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ag4 " "Found entity 1: altsyncram_6ag4" {  } { { "db/altsyncram_6ag4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_6ag4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695599925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695599925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ag4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ud63:auto_generated\|altsyncram_6ag4:altsyncram1 " "Elaborating entity \"altsyncram_6ag4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[10\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_ud63:auto_generated\|altsyncram_6ag4:altsyncram1\"" {  } { { "db/altera_syncram_ud63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_ud63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599975 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599975 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599975 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599976 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599976 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599976 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695599978 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599985 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695599985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695599992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600009 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600009 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600009 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600009 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600010 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600010 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600010 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600010 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[11].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_11.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_11.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600041 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695600041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_vd63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_vd63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_vd63 " "Found entity 1: altera_syncram_vd63" {  } { { "db/altera_syncram_vd63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_vd63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_vd63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_vd63:auto_generated " "Elaborating entity \"altera_syncram_vd63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_vd63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ag4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ag4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ag4 " "Found entity 1: altsyncram_7ag4" {  } { { "db/altsyncram_7ag4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_7ag4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ag4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_vd63:auto_generated\|altsyncram_7ag4:altsyncram1 " "Elaborating entity \"altsyncram_7ag4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[11\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_vd63:auto_generated\|altsyncram_7ag4:altsyncram1\"" {  } { { "db/altera_syncram_vd63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_vd63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600171 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600171 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600171 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600171 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600171 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600171 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600174 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695600182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695600182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600206 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600206 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600206 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600206 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600206 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600206 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600206 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600206 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[12].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_12.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_12.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600238 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695600238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_0e63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_0e63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_0e63 " "Found entity 1: altera_syncram_0e63" {  } { { "db/altera_syncram_0e63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_0e63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_0e63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_0e63:auto_generated " "Elaborating entity \"altera_syncram_0e63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_0e63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ag4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ag4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ag4 " "Found entity 1: altsyncram_8ag4" {  } { { "db/altsyncram_8ag4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_8ag4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ag4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_0e63:auto_generated\|altsyncram_8ag4:altsyncram1 " "Elaborating entity \"altsyncram_8ag4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[12\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_0e63:auto_generated\|altsyncram_8ag4:altsyncram1\"" {  } { { "db/altera_syncram_0e63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_0e63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600367 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600367 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600367 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600367 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600368 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600368 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600370 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695600377 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695600377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600400 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600400 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600400 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600400 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600401 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600401 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600401 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600401 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[13].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_13.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_13.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600432 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695600432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_1e63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_1e63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_1e63 " "Found entity 1: altera_syncram_1e63" {  } { { "db/altera_syncram_1e63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_1e63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_1e63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_1e63:auto_generated " "Elaborating entity \"altera_syncram_1e63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_1e63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ag4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ag4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ag4 " "Found entity 1: altsyncram_9ag4" {  } { { "db/altsyncram_9ag4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_9ag4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ag4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_1e63:auto_generated\|altsyncram_9ag4:altsyncram1 " "Elaborating entity \"altsyncram_9ag4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[13\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_1e63:auto_generated\|altsyncram_9ag4:altsyncram1\"" {  } { { "db/altera_syncram_1e63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_1e63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600562 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600562 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600562 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600562 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600562 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600562 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600565 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695600572 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695600572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600595 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600596 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600596 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600596 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600596 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600596 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600596 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600596 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600596 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[14].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_14.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_14.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600628 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695600628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_2e63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_2e63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_2e63 " "Found entity 1: altera_syncram_2e63" {  } { { "db/altera_syncram_2e63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_2e63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_2e63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_2e63:auto_generated " "Elaborating entity \"altera_syncram_2e63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_2e63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aag4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aag4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aag4 " "Found entity 1: altsyncram_aag4" {  } { { "db/altsyncram_aag4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_aag4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aag4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_2e63:auto_generated\|altsyncram_aag4:altsyncram1 " "Elaborating entity \"altsyncram_aag4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[14\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_2e63:auto_generated\|altsyncram_aag4:altsyncram1\"" {  } { { "db/altera_syncram_2e63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_2e63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600761 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600761 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600761 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600761 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600761 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600761 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_mem1x.v(216) " "Verilog HDL assignment warning at acl_mem1x.v(216): truncated value with size 2 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695600764 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695600771 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695600771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_m20k_true_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst " "Elaborating entity \"hld_ram_lower_m20k_true_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"a_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600795 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_write hld_ram_lower_m20k_true_dual_port.sv(118) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(118): object \"b_internal_write\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600795 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"a_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600795 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_byteenable hld_ram_lower_m20k_true_dual_port.sv(119) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(119): object \"b_internal_byteenable\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600795 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"a_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600795 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_internal_writedata hld_ram_lower_m20k_true_dual_port.sv(120) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(120): object \"b_internal_writedata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600795 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"a_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600795 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_mux_address hld_ram_lower_m20k_true_dual_port.sv(121) " "Verilog HDL or VHDL warning at hld_ram_lower_m20k_true_dual_port.sv(121): object \"b_mux_address\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695600795 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace64.local_mem_group[0].bank[15].mem0|hld_ram:hld_ram_inst|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborating entity \"altera_syncram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "altera_syncram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file aspace_64_bank_15.mif.hldram.mif " "Parameter \"init_file\" = \"aspace_64_bank_15.mif.hldram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695600827 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695600827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_3e63.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_3e63.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_3e63 " "Found entity 1: altera_syncram_3e63" {  } { { "db/altera_syncram_3e63.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_3e63.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_3e63 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_3e63:auto_generated " "Elaborating entity \"altera_syncram_3e63\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_3e63:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bag4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bag4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bag4 " "Found entity 1: altsyncram_bag4" {  } { { "db/altsyncram_bag4.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_bag4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695600906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695600906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bag4 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_3e63:auto_generated\|altsyncram_bag4:altsyncram1 " "Elaborating entity \"altsyncram_bag4\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace64.local_mem_group\[0\].bank\[15\].mem0\|hld_ram:hld_ram_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_m20k_true_dual_port:M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst\|altera_syncram:altera_syncram_inst\|altera_syncram_3e63:auto_generated\|altsyncram_bag4:altsyncram1\"" {  } { { "db/altera_syncram_3e63.tdf" "altsyncram1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altera_syncram_3e63.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_local_mem_router myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_ic_local_mem_router:local_mem_system_aspace64.local_mem_group\[0\].router\[0\].router " "Elaborating entity \"acl_ic_local_mem_router\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_ic_local_mem_router:local_mem_system_aspace64.local_mem_group\[0\].router\[0\].router\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].router\[0\].router" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695600957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_internal_ic_7436495412112580750 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic " "Elaborating entity \"myproject_internal_ic_7436495412112580750\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 myproject_internal.v(3802) " "Verilog HDL assignment warning at myproject_internal.v(3802): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695601003 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].m_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601012 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].m_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3783 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695601013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].arb_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601015 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].arb_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3791 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695601016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].wrp_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601018 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].wrp_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3795 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695601018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].rrp_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601020 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].rrp_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3800 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695601021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].m_endp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_host_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_host_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695601024 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695601024 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "s.s_endp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_7436495412112580750:local_mem_system_aspace64.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_avm_to_ic:local_mem_system_aspace66.local_mem_group\[0\].host\[0\].avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_avm_to_ic:local_mem_system_aspace66.local_mem_group\[0\].host\[0\].avm_to_ic\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace66.local_mem_group\[0\].host\[0\].avm_to_ic" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mem1x myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0 " "Elaborating entity \"acl_mem1x\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695601802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(146) " "Verilog HDL assignment warning at acl_mem1x.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695601803 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(156) " "Verilog HDL assignment warning at acl_mem1x.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695601803 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(158) " "Verilog HDL assignment warning at acl_mem1x.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695601803 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(161) " "Verilog HDL assignment warning at acl_mem1x.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695601803 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(162) " "Verilog HDL assignment warning at acl_mem1x.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695601804 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mem1x.v(163) " "Verilog HDL assignment warning at acl_mem1x.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695601804 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_cmd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_cmd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695603573 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pipe_rsp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pipe_rsp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1771695603573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst " "Elaborating entity \"hld_ram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" "hld_ram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695603848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_ecc myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst " "Elaborating entity \"hld_ram_ecc\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" "GEN_ECC.hld_ram_ecc_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695605317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "encoded_a_readdata hld_ram_ecc.sv(124) " "Verilog HDL or VHDL warning at hld_ram_ecc.sv(124): object \"encoded_a_readdata\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695605329 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_tall_depth_stitch myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst " "Elaborating entity \"hld_ram_tall_depth_stitch\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv" "hld_ram_tall_depth_stitch_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695606986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_generic_three_way_depth_stitch myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst " "Elaborating entity \"hld_ram_generic_three_way_depth_stitch\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_tall_depth_stitch.sv" "hld_ram_generic_three_way_depth_stitch_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_tall_depth_stitch.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695612191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_generic_two_way_depth_stitch myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst\|hld_ram_generic_two_way_depth_stitch:top_inst " "Elaborating entity \"hld_ram_generic_two_way_depth_stitch\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst\|hld_ram_generic_two_way_depth_stitch:top_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" "top_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695616526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hld_ram_generic_two_way_depth_stitch.sv(101) " "Verilog HDL assignment warning at hld_ram_generic_two_way_depth_stitch.sv(101): truncated value with size 32 to match size of target (5)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695616538 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst|hld_ram_generic_two_way_depth_stitch:top_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hld_ram_generic_two_way_depth_stitch.sv(102) " "Verilog HDL assignment warning at hld_ram_generic_two_way_depth_stitch.sv(102): truncated value with size 32 to match size of target (5)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695616538 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_generic_three_way_depth_stitch:hld_ram_generic_three_way_depth_stitch_inst|hld_ram_generic_two_way_depth_stitch:top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_remaining_width myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst " "Elaborating entity \"hld_ram_remaining_width\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_tall_depth_stitch.sv" "GEN_BOT.hld_ram_remaining_width_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_tall_depth_stitch.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695616733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_bits_per_enable myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst " "Elaborating entity \"hld_ram_bits_per_enable\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_remaining_width.sv" "GEN_LEFT.hld_ram_bits_per_enable_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_remaining_width.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695618197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 hld_ram_bits_per_enable.sv(124) " "Verilog HDL assignment warning at hld_ram_bits_per_enable.sv(124): truncated value with size 10 to match size of target (8)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695618213 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 hld_ram_bits_per_enable.sv(125) " "Verilog HDL assignment warning at hld_ram_bits_per_enable.sv(125): truncated value with size 10 to match size of target (8)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695618213 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|acl_mem1x:local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram:hld_ram_inst|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst " "Elaborating entity \"hld_ram_lower\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv" "GEN_LOWER.hld_ram_lower_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695620379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_ram_lower_mlab_simple_dual_port myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst " "Elaborating entity \"hld_ram_lower_mlab_simple_dual_port\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" "MLAB.hld_ram_lower_mlab_simple_dual_port_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695621354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst " "Elaborating entity \"altdpram\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" "altdpram_inst" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695623753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst " "Elaborated megafunction instantiation \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" 238 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695623805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst " "Instantiated megafunction \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords 32 " "Parameter \"numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 5120 " "Parameter \"width\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 512 " "Parameter \"width_byteena\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 10 " "Parameter \"byte_size\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695623805 ""}  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv" 238 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695623805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_0072.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_0072.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_0072 " "Found entity 1: dpram_0072" {  } { { "db/dpram_0072.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/dpram_0072.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695624295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695624295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_0072 myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\|dpram_0072:auto_generated " "Elaborating entity \"dpram_0072\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_mem1x:local_mem_system_aspace66.local_mem_group\[0\].bank\[0\].mem0\|hld_ram:hld_ram_inst\|hld_ram_ecc:GEN_ECC.hld_ram_ecc_inst\|hld_ram_tall_depth_stitch:hld_ram_tall_depth_stitch_inst\|hld_ram_remaining_width:GEN_BOT.hld_ram_remaining_width_inst\|hld_ram_bits_per_enable:GEN_LEFT.hld_ram_bits_per_enable_inst\|hld_ram_lower:GEN_LOWER.hld_ram_lower_inst\|hld_ram_lower_mlab_simple_dual_port:MLAB.hld_ram_lower_mlab_simple_dual_port_inst\|altdpram:altdpram_inst\|dpram_0072:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695624298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_local_mem_router myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_ic_local_mem_router:local_mem_system_aspace66.local_mem_group\[0\].router\[0\].router " "Elaborating entity \"acl_ic_local_mem_router\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|acl_ic_local_mem_router:local_mem_system_aspace66.local_mem_group\[0\].router\[0\].router\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace66.local_mem_group\[0\].router\[0\].router" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695627211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_internal_ic_13253979640037325965 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic " "Elaborating entity \"myproject_internal_ic_13253979640037325965\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695627374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 myproject_internal.v(3998) " "Verilog HDL assignment warning at myproject_internal.v(3998): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695627418 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].m_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695628362 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].m_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3979 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695628411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].arb_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695628440 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].arb_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3987 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695628466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].rrp_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695628482 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].rrp_intf" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3996 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1771695628505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].m_endp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 4019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695628518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_host_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_host_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695628525 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695628526 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "s.s_endp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 4096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695629264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695629802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_13253979640037325965:local_mem_system_aspace66.local_mem_group\[0\].port1bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695629847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myproject_internal_ic_9777321516519335942 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic " "Elaborating entity \"myproject_internal_ic_9777321516519335942\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 3715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695630064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 myproject_internal.v(4193) " "Verilog HDL assignment warning at myproject_internal.v(4193): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 4193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695630108 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "m\[0\].m_endp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 4214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695631074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id acl_ic_host_endpoint.v(48) " "Verilog HDL or VHDL warning at acl_ic_host_endpoint.v(48): object \"id\" assigned a value but never read" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695631081 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695631082 "|terasic_de1soc|myproject:myproject|myproject_internal:myproject_internal_inst|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" "s.s_endp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v" 4291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695631806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695632337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_internal_ic_9777321516519335942:local_mem_system_aspace66.local_mem_group\[0\].port2bank0\[0\].data_ic\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695632383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL ALTPLL:ALTPLL " "Elaborating entity \"ALTPLL\" for hierarchy \"ALTPLL:ALTPLL\"" {  } { { "terasic_de1soc.v" "ALTPLL" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695632633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL:ALTPLL " "Elaborated megafunction instantiation \"ALTPLL:ALTPLL\"" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695632642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL:ALTPLL " "Instantiated megafunction \"ALTPLL:ALTPLL\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "BANDWIDTH_TYPE AUTO " "Parameter \"BANDWIDTH_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_DIVIDE_BY 101000000 " "Parameter \"CLK0_DIVIDE_BY\" = \"101000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_DUTY_CYCLE 110010 " "Parameter \"CLK0_DUTY_CYCLE\" = \"110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_MULTIPLY_BY 101000000 " "Parameter \"CLK0_MULTIPLY_BY\" = \"101000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK0_PHASE_SHIFT 0 " "Parameter \"CLK0_PHASE_SHIFT\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_DIVIDE_BY 101000000 " "Parameter \"CLK1_DIVIDE_BY\" = \"101000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_DUTY_CYCLE 110010 " "Parameter \"CLK1_DUTY_CYCLE\" = \"110010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_MULTIPLY_BY 101000000 " "Parameter \"CLK1_MULTIPLY_BY\" = \"101000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLK1_PHASE_SHIFT 1001110001000 " "Parameter \"CLK1_PHASE_SHIFT\" = \"1001110001000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPENSATE_CLOCK CLK0 " "Parameter \"COMPENSATE_CLOCK\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INCLK0_INPUT_FREQUENCY 100111000100000 " "Parameter \"INCLK0_INPUT_FREQUENCY\" = \"100111000100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE NORMAL " "Parameter \"OPERATION_MODE\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695632642 ""}  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695632642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_2r31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_2r31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_2r31 " "Found entity 1: altpll_2r31" {  } { { "db/altpll_2r31.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altpll_2r31.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695632682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695632682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_2r31 ALTPLL:ALTPLL\|altpll_2r31:auto_generated " "Elaborating entity \"altpll_2r31\" for hierarchy \"ALTPLL:ALTPLL\|altpll_2r31:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695632685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscv VexRiscv:VexRiscv " "Elaborating entity \"VexRiscv\" for hierarchy \"VexRiscv:VexRiscv\"" {  } { { "terasic_de1soc.v" "VexRiscv" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695632693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT VexRiscv.v(422) " "Verilog HDL or VHDL warning at VexRiscv.v(422): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632701 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving VexRiscv.v(539) " "Verilog HDL or VHDL warning at VexRiscv.v(539): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring VexRiscv.v(540) " "Verilog HDL or VHDL warning at VexRiscv.v(540): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 540 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving VexRiscv.v(550) " "Verilog HDL or VHDL warning at VexRiscv.v(550): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring VexRiscv.v(551) " "Verilog HDL or VHDL warning at VexRiscv.v(551): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 551 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving VexRiscv.v(561) " "Verilog HDL or VHDL warning at VexRiscv.v(561): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring VexRiscv.v(562) " "Verilog HDL or VHDL warning at VexRiscv.v(562): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving VexRiscv.v(572) " "Verilog HDL or VHDL warning at VexRiscv.v(572): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 572 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction VexRiscv.v(574) " "Verilog HDL or VHDL warning at VexRiscv.v(574): object \"lastStageInstruction\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 574 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc VexRiscv.v(575) " "Verilog HDL or VHDL warning at VexRiscv.v(575): object \"lastStagePc\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 575 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid VexRiscv.v(576) " "Verilog HDL or VHDL warning at VexRiscv.v(576): object \"lastStageIsValid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 576 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring VexRiscv.v(577) " "Verilog HDL or VHDL warning at VexRiscv.v(577): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 577 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632702 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_incomingInstruction VexRiscv.v(580) " "Verilog HDL or VHDL warning at VexRiscv.v(580): object \"IBusCachedPlugin_incomingInstruction\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 580 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong VexRiscv.v(584) " "Verilog HDL or VHDL warning at VexRiscv.v(584): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 584 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 VexRiscv.v(586) " "Verilog HDL or VHDL warning at VexRiscv.v(586): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 586 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 VexRiscv.v(587) " "Verilog HDL or VHDL warning at VexRiscv.v(587): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 VexRiscv.v(588) " "Verilog HDL or VHDL warning at VexRiscv.v(588): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv.v(592) " "Verilog HDL or VHDL warning at VexRiscv.v(592): object \"IBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv.v(593) " "Verilog HDL or VHDL warning at VexRiscv.v(593): object \"IBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 593 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv.v(595) " "Verilog HDL or VHDL warning at VexRiscv.v(595): object \"IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 595 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end VexRiscv.v(605) " "Verilog HDL or VHDL warning at VexRiscv.v(605): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 605 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dBus_cmd_payload_uncached VexRiscv.v(610) " "Verilog HDL or VHDL warning at VexRiscv.v(610): object \"dBus_cmd_payload_uncached\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 610 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dBus_cmd_payload_last VexRiscv.v(615) " "Verilog HDL or VHDL warning at VexRiscv.v(615): object \"dBus_cmd_payload_last\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscv.v(620) " "Verilog HDL or VHDL warning at VexRiscv.v(620): object \"DBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 620 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscv.v(621) " "Verilog HDL or VHDL warning at VexRiscv.v(621): object \"DBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 621 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscv.v(623) " "Verilog HDL or VHDL warning at VexRiscv.v(623): object \"DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 623 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end VexRiscv.v(633) " "Verilog HDL or VHDL warning at VexRiscv.v(633): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 633 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BranchPlugin_inDebugNoFetchFlag VexRiscv.v(648) " "Verilog HDL or VHDL warning at VexRiscv.v(648): object \"BranchPlugin_inDebugNoFetchFlag\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 648 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_csrMapping_hazardFree VexRiscv.v(653) " "Verilog HDL or VHDL warning at VexRiscv.v(653): object \"CsrPlugin_csrMapping_hazardFree\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 653 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi VexRiscv.v(655) " "Verilog HDL or VHDL warning at VexRiscv.v(655): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 655 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 VexRiscv.v(659) " "Verilog HDL or VHDL warning at VexRiscv.v(659): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 659 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 VexRiscv.v(660) " "Verilog HDL or VHDL warning at VexRiscv.v(660): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 660 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 VexRiscv.v(661) " "Verilog HDL or VHDL warning at VexRiscv.v(661): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 661 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 VexRiscv.v(662) " "Verilog HDL or VHDL warning at VexRiscv.v(662): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 662 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching VexRiscv.v(664) " "Verilog HDL or VHDL warning at VexRiscv.v(664): object \"contextSwitching\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 664 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632703 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_allowEbreakException VexRiscv.v(672) " "Verilog HDL or VHDL warning at VexRiscv.v(672): object \"CsrPlugin_allowEbreakException\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 672 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632704 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xretAwayFromMachine VexRiscv.v(673) " "Verilog HDL or VHDL warning at VexRiscv.v(673): object \"CsrPlugin_xretAwayFromMachine\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 673 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632704 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected VexRiscv.v(689) " "Verilog HDL or VHDL warning at VexRiscv.v(689): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 689 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632704 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload VexRiscv.v(706) " "Verilog HDL or VHDL warning at VexRiscv.v(706): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 706 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632704 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iBus_cmd_payload_size VexRiscv.v(767) " "Verilog HDL or VHDL warning at VexRiscv.v(767): object \"iBus_cmd_payload_size\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 767 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632704 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_base VexRiscv.v(928) " "Verilog HDL or VHDL warning at VexRiscv.v(928): object \"CsrPlugin_misa_base\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 928 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_extensions VexRiscv.v(929) " "Verilog HDL or VHDL warning at VexRiscv.v(929): object \"CsrPlugin_misa_extensions\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 929 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CsrPlugin_mtvec_mode VexRiscv.v(930) " "Verilog HDL warning at VexRiscv.v(930): object CsrPlugin_mtvec_mode used but never assigned" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 930 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi VexRiscv.v(977) " "Verilog HDL or VHDL warning at VexRiscv.v(977): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 977 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_trapCauseEbreakDebug VexRiscv.v(992) " "Verilog HDL or VHDL warning at VexRiscv.v(992): object \"CsrPlugin_trapCauseEbreakDebug\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 992 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode VexRiscv.v(993) " "Verilog HDL or VHDL warning at VexRiscv.v(993): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 993 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_wfiWake VexRiscv.v(1000) " "Verilog HDL or VHDL warning at VexRiscv.v(1000): object \"execute_CsrPlugin_wfiWake\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1000 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess VexRiscv.v(1003) " "Verilog HDL or VHDL warning at VexRiscv.v(1003): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1003 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction VexRiscv.v(1004) " "Verilog HDL or VHDL warning at VexRiscv.v(1004): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1004 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable VexRiscv.v(1011) " "Verilog HDL or VHDL warning at VexRiscv.v(1011): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1011 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695632705 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 VexRiscv.v(1349) " "Verilog HDL assignment warning at VexRiscv.v(1349): truncated value with size 32 to match size of target (27)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695632710 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 VexRiscv.v(1390) " "Verilog HDL assignment warning at VexRiscv.v(1390): truncated value with size 32 to match size of target (27)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695632713 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(3473) " "Verilog HDL Case Statement information at VexRiscv.v(3473): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 3473 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695632743 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(3487) " "Verilog HDL Case Statement information at VexRiscv.v(3487): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 3487 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695632744 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4210) " "Verilog HDL Case Statement information at VexRiscv.v(4210): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4210 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695632751 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscv.v(4224) " "Verilog HDL Case Statement information at VexRiscv.v(4224): all case item expressions in this case statement are onehot" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1771695632751 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 VexRiscv.v(4538) " "Verilog HDL assignment warning at VexRiscv.v(4538): truncated value with size 32 to match size of target (30)" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 4538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1771695632757 "|terasic_de1soc|VexRiscv:VexRiscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_cache" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear VexRiscv.v(6083) " "Verilog HDL or VHDL warning at VexRiscv.v(6083): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6083 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633017 "|terasic_de1soc|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow VexRiscv.v(6085) " "Verilog HDL or VHDL warning at VexRiscv.v(6085): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6085 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633017 "|terasic_de1soc|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess VexRiscv.v(6115) " "Verilog HDL or VHDL warning at VexRiscv.v(6115): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633017 "|terasic_de1soc|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead VexRiscv.v(6117) " "Verilog HDL or VHDL warning at VexRiscv.v(6117): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633017 "|terasic_de1soc|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite VexRiscv.v(6118) " "Verilog HDL or VHDL warning at VexRiscv.v(6118): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633017 "|terasic_de1soc|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_bypassTranslation VexRiscv.v(6122) " "Verilog HDL or VHDL warning at VexRiscv.v(6122): object \"decodeStage_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 6122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633017 "|terasic_de1soc|VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache VexRiscv:VexRiscv\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"VexRiscv:VexRiscv\|DataCache:dataCache_1\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "dataCache_1" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 1675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633060 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu VexRiscv.v(5243) " "Verilog HDL or VHDL warning at VexRiscv.v(5243): object \"haltCpu\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid VexRiscv.v(5252) " "Verilog HDL or VHDL warning at VexRiscv.v(5252): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way VexRiscv.v(5253) " "Verilog HDL or VHDL warning at VexRiscv.v(5253): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address VexRiscv.v(5254) " "Verilog HDL or VHDL warning at VexRiscv.v(5254): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid VexRiscv.v(5255) " "Verilog HDL or VHDL warning at VexRiscv.v(5255): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error VexRiscv.v(5256) " "Verilog HDL or VHDL warning at VexRiscv.v(5256): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address VexRiscv.v(5257) " "Verilog HDL or VHDL warning at VexRiscv.v(5257): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage0_isAmo VexRiscv.v(5285) " "Verilog HDL or VHDL warning at VexRiscv.v(5285): object \"stage0_isAmo\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isAmo VexRiscv.v(5292) " "Verilog HDL or VHDL warning at VexRiscv.v(5292): object \"stageA_isAmo\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isLrsc VexRiscv.v(5293) " "Verilog HDL or VHDL warning at VexRiscv.v(5293): object \"stageA_isLrsc\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_totalyConsistent VexRiscv.v(5304) " "Verilog HDL or VHDL warning at VexRiscv.v(5304): object \"stageB_request_totalyConsistent\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute VexRiscv.v(5312) " "Verilog HDL or VHDL warning at VexRiscv.v(5312): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_bypassTranslation VexRiscv.v(5315) " "Verilog HDL or VHDL warning at VexRiscv.v(5315): object \"stageB_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid VexRiscv.v(5317) " "Verilog HDL or VHDL warning at VexRiscv.v(5317): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address VexRiscv.v(5319) " "Verilog HDL or VHDL warning at VexRiscv.v(5319): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1771695633061 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writeBack_exclusiveOk VexRiscv.v(5210) " "Output port \"io_cpu_writeBack_exclusiveOk\" at VexRiscv.v(5210) has no driver" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695633088 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "io_cpu_writesPending VexRiscv.v(5216) " "Output port \"io_cpu_writesPending\" at VexRiscv.v(5216) has no driver" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 5216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1771695633089 "|terasic_de1soc|VexRiscv:VexRiscv|DataCache:dataCache_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTDDIO_OUT ALTDDIO_OUT:ALTDDIO_OUT " "Elaborating entity \"ALTDDIO_OUT\" for hierarchy \"ALTDDIO_OUT:ALTDDIO_OUT\"" {  } { { "terasic_de1soc.v" "ALTDDIO_OUT" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 7030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTDDIO_OUT:ALTDDIO_OUT " "Elaborated megafunction instantiation \"ALTDDIO_OUT:ALTDDIO_OUT\"" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 7030 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTDDIO_OUT:ALTDDIO_OUT " "Instantiated megafunction \"ALTDDIO_OUT:ALTDDIO_OUT\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695633139 ""}  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 7030 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695633139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_e4b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_e4b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_e4b " "Found entity 1: ddio_out_e4b" {  } { { "db/ddio_out_e4b.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/ddio_out_e4b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695633176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695633176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_e4b ALTDDIO_OUT:ALTDDIO_OUT\|ddio_out_e4b:auto_generated " "Elaborating entity \"ddio_out_e4b\" for hierarchy \"ALTDDIO_OUT:ALTDDIO_OUT\|ddio_out_e4b:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTDDIO_OUT ALTDDIO_OUT:ALTDDIO_OUT_1 " "Elaborating entity \"ALTDDIO_OUT\" for hierarchy \"ALTDDIO_OUT:ALTDDIO_OUT_1\"" {  } { { "terasic_de1soc.v" "ALTDDIO_OUT_1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 7046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTDDIO_OUT:ALTDDIO_OUT_1 " "Elaborated megafunction instantiation \"ALTDDIO_OUT:ALTDDIO_OUT_1\"" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 7046 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTDDIO_OUT:ALTDDIO_OUT_1 " "Instantiated megafunction \"ALTDDIO_OUT:ALTDDIO_OUT_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695633194 ""}  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 7046 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695633194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTDDIO_IN ALTDDIO_IN:ALTDDIO_IN " "Elaborating entity \"ALTDDIO_IN\" for hierarchy \"ALTDDIO_IN:ALTDDIO_IN\"" {  } { { "terasic_de1soc.v" "ALTDDIO_IN" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 7462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTDDIO_IN:ALTDDIO_IN " "Elaborated megafunction instantiation \"ALTDDIO_IN:ALTDDIO_IN\"" {  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 7462 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTDDIO_IN:ALTDDIO_IN " "Instantiated megafunction \"ALTDDIO_IN:ALTDDIO_IN\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695633423 ""}  } { { "terasic_de1soc.v" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 7462 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695633423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_d0b " "Found entity 1: ddio_in_d0b" {  } { { "db/ddio_in_d0b.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/ddio_in_d0b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695633460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695633460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_d0b ALTDDIO_IN:ALTDDIO_IN\|ddio_in_d0b:auto_generated " "Elaborating entity \"ddio_in_d0b\" for hierarchy \"ALTDDIO_IN:ALTDDIO_IN\|ddio_in_d0b:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695633463 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "CLK ALTPLL 2 6 " "Port \"CLK\" on the entity instantiation of \"ALTPLL\" is connected to a signal of width 2. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "terasic_de1soc.v" "ALTPLL" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6569 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1771695687851 "|terasic_de1soc|ALTPLL:ALTPLL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "CLKENA ALTPLL 5 6 " "Port \"CLKENA\" on the entity instantiation of \"ALTPLL\" is connected to a signal of width 5. The formal width of the signal in the module is 6.  The extra bits will be driven by GND." {  } { { "terasic_de1soc.v" "ALTPLL" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6569 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1771695687851 "|terasic_de1soc|ALTPLL:ALTPLL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "INCLK ALTPLL 1 2 " "Port \"INCLK\" on the entity instantiation of \"ALTPLL\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "terasic_de1soc.v" "ALTPLL" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6569 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1771695687851 "|terasic_de1soc|ALTPLL:ALTPLL"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "storage_2_rtl_0 " "Inferred RAM node \"storage_2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771695761666 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "storage_3_rtl_0 " "Inferred RAM node \"storage_3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771695761666 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "storage_4_rtl_0 " "Inferred RAM node \"storage_4_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771695761667 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "storage_5_rtl_0 " "Inferred RAM node \"storage_5_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1771695761668 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695761686 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695761703 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695761718 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695761733 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem " "RAM logic \"mem\" is uninferred due to inappropriate RAM size" {  } { { "terasic_de1soc.v" "mem" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6263 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1771695761735 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage " "RAM logic \"storage\" is uninferred due to asynchronous read logic" {  } { { "terasic_de1soc.v" "storage" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6279 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771695761735 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_1 " "RAM logic \"storage_1\" is uninferred due to asynchronous read logic" {  } { { "terasic_de1soc.v" "storage_1" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6300 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771695761735 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_2 " "RAM logic \"storage_2\" is uninferred due to asynchronous read logic" {  } { { "terasic_de1soc.v" "storage_2" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6321 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771695761735 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_3 " "RAM logic \"storage_3\" is uninferred due to asynchronous read logic" {  } { { "terasic_de1soc.v" "storage_3" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6339 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771695761735 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_4 " "RAM logic \"storage_4\" is uninferred due to asynchronous read logic" {  } { { "terasic_de1soc.v" "storage_4" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6357 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771695761735 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "storage_5 " "RAM logic \"storage_5\" is uninferred due to asynchronous read logic" {  } { { "terasic_de1soc.v" "storage_5" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v" 6375 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1771695761735 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1771695761735 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 41 /home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram0_terasic_de1soc_6f43a9b9.hdl.mif " "Memory depth (64) in the design file differs from memory depth (41) in the Memory Initialization File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram0_terasic_de1soc_6f43a9b9.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1771695761758 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "40 " "Inferred 40 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_4_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "storage_5_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"storage_5_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tag_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tag_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain4_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain4_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain5_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain5_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain6_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain7_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain8_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain9_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain10_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain11_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain12_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain12_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain13_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain13_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain14_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain14_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem_grain15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem_grain15_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6493 " "Parameter NUMWORDS_A set to 6493" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de1soc.ram1_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter INIT_FILE set to db/terasic_de1soc.ram1_terasic_de1soc_6f43a9b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6493 " "Parameter NUMWORDS_A set to 6493" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de1soc.ram2_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter INIT_FILE set to db/terasic_de1soc.ram2_terasic_de1soc_6f43a9b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6493 " "Parameter NUMWORDS_A set to 6493" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de1soc.ram3_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter INIT_FILE set to db/terasic_de1soc.ram3_terasic_de1soc_6f43a9b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 6493 " "Parameter NUMWORDS_A set to 6493" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de1soc.ram4_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter INIT_FILE set to db/terasic_de1soc.ram4_terasic_de1soc_6f43a9b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter INIT_FILE set to db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter INIT_FILE set to db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter INIT_FILE set to db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_grain3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_grain3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter INIT_FILE set to db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|RegFilePlugin_regFile_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1771695774370 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1771695774370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695774494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695774494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_u2n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695774542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695774542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695774601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774601 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695774601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5q1 " "Found entity 1: altsyncram_s5q1" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_s5q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695774642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695774642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695774721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695774721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83q1 " "Found entity 1: altsyncram_83q1" {  } { { "db/altsyncram_83q1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_83q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695774768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695774768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:storage_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695774804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:storage_rtl_0 " "Instantiated megafunction \"altsyncram:storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774804 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695774804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvp1 " "Found entity 1: altsyncram_kvp1" {  } { { "db/altsyncram_kvp1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_kvp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695774847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695774847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Elaborated megafunction instantiation \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695774889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Instantiated megafunction \"VexRiscv:VexRiscv\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774890 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695774890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8q1 " "Found entity 1: altsyncram_m8q1" {  } { { "db/altsyncram_m8q1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_m8q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695774936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695774936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:storage_2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:storage_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695774985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:storage_2_rtl_0 " "Instantiated megafunction \"altsyncram:storage_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695774985 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695774985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_egi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_egi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_egi1 " "Found entity 1: altsyncram_egi1" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_egi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695775030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695775030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:tag_mem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:tag_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695775112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:tag_mem_rtl_0 " "Instantiated megafunction \"altsyncram:tag_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775112 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695775112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lla1 " "Found entity 1: altsyncram_lla1" {  } { { "db/altsyncram_lla1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_lla1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695775155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695775155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:data_mem_grain0_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:data_mem_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695775203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:data_mem_grain0_rtl_0 " "Instantiated megafunction \"altsyncram:data_mem_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775203 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695775203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bka1 " "Found entity 1: altsyncram_bka1" {  } { { "db/altsyncram_bka1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_bka1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695775243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695775243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain0_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695775478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain0_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6493 " "Parameter \"NUMWORDS_A\" = \"6493\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de1soc.ram1_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de1soc.ram1_terasic_de1soc_6f43a9b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775478 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695775478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ie1 " "Found entity 1: altsyncram_6ie1" {  } { { "db/altsyncram_6ie1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_6ie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695775519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695775519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695775602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain1_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6493 " "Parameter \"NUMWORDS_A\" = \"6493\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de1soc.ram2_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de1soc.ram2_terasic_de1soc_6f43a9b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775602 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695775602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ie1 " "Found entity 1: altsyncram_7ie1" {  } { { "db/altsyncram_7ie1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_7ie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695775643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695775643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695775728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain2_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6493 " "Parameter \"NUMWORDS_A\" = \"6493\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de1soc.ram3_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de1soc.ram3_terasic_de1soc_6f43a9b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775728 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695775728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ie1 " "Found entity 1: altsyncram_8ie1" {  } { { "db/altsyncram_8ie1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_8ie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695775769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695775769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rom_grain3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rom_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695775851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rom_grain3_rtl_0 " "Instantiated megafunction \"altsyncram:rom_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 6493 " "Parameter \"NUMWORDS_A\" = \"6493\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de1soc.ram4_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de1soc.ram4_terasic_de1soc_6f43a9b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775851 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695775851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ie1 " "Found entity 1: altsyncram_9ie1" {  } { { "db/altsyncram_9ie1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_9ie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695775892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695775892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain0_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695775976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain0_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695775976 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695775976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_elg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_elg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_elg1 " "Found entity 1: altsyncram_elg1" {  } { { "db/altsyncram_elg1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_elg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695776016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695776016 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695776022 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram5_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695776024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695776059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain1_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776059 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695776059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_flg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_flg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_flg1 " "Found entity 1: altsyncram_flg1" {  } { { "db/altsyncram_flg1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_flg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695776100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695776100 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695776106 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram6_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695776108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain2_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695776142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain2_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776142 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695776142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_glg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_glg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_glg1 " "Found entity 1: altsyncram_glg1" {  } { { "db/altsyncram_glg1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_glg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695776184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695776184 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695776189 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram7_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695776191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sram_grain3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sram_grain3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695776226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sram_grain3_rtl_0 " "Instantiated megafunction \"altsyncram:sram_grain3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695776226 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1771695776226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlg1 " "Found entity 1: altsyncram_hlg1" {  } { { "db/altsyncram_hlg1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_hlg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771695776268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695776268 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695776274 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/terasic_de1soc.ram8_terasic_de1soc_6f43a9b9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1771695776276 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "179 " "179 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1771695778864 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_kvp1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_kvp1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_kvp1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_kvp1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_1_rtl_0|altsyncram_kvp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_1_rtl_0\|altsyncram_kvp1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_1_rtl_0\|altsyncram_kvp1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_kvp1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_kvp1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_1_rtl_0|altsyncram_kvp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_5_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24 " "Synthesized away node \"altsyncram:storage_5_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_egi1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_5_rtl_0|altsyncram_egi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_5_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25 " "Synthesized away node \"altsyncram:storage_5_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_egi1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_5_rtl_0|altsyncram_egi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_4_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24 " "Synthesized away node \"altsyncram:storage_4_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_egi1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_4_rtl_0|altsyncram_egi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_4_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25 " "Synthesized away node \"altsyncram:storage_4_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_egi1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_4_rtl_0|altsyncram_egi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_3_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24 " "Synthesized away node \"altsyncram:storage_3_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_egi1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_3_rtl_0|altsyncram_egi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_3_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25 " "Synthesized away node \"altsyncram:storage_3_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_egi1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_3_rtl_0|altsyncram_egi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_2_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24 " "Synthesized away node \"altsyncram:storage_2_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_egi1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_2_rtl_0|altsyncram_egi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_2_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25 " "Synthesized away node \"altsyncram:storage_2_rtl_0\|altsyncram_egi1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_egi1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_egi1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_2_rtl_0|altsyncram_egi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_kvp1:auto_generated\|ram_block1a8 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_kvp1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_kvp1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_kvp1.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_rtl_0|altsyncram_kvp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altsyncram:storage_rtl_0\|altsyncram_kvp1:auto_generated\|ram_block1a9 " "Synthesized away node \"altsyncram:storage_rtl_0\|altsyncram_kvp1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_kvp1.tdf" "" { Text "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/db/altsyncram_kvp1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "/home/renz/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695779289 "|terasic_de1soc|altsyncram:storage_rtl_0|altsyncram_kvp1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1771695779289 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1771695779289 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1771695795381 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "2 myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 2 logic cells for Maximum Fan-Out assignment on \"myproject:myproject\|myproject_internal:myproject_internal_inst\|myproject_function_wrapper:myproject_internal\|myproject_function:themyproject_function\|myproject_bb_B0_runOnce:thebb_myproject_B0_runOnce\|myproject_bb_B0_runOnce_stall_region:thebb_myproject_B0_runOnce_stall_region\|myproject_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_myproject1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "../../../myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_token_fifo_counter.v" "" { Text "/home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1771695807106 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1771695807106 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "472 " "472 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1771695808254 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[15\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[15\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[15\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[15\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[15\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[15\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[29\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[29\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[29\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[29\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[29\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[29\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[28\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[28\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[28\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[28\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[28\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[28\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[8\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[8\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[8\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[8\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[8\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[8\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[27\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[27\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[27\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[27\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[27\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[27\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[26\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[26\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[26\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[26\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[26\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[26\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[7\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[7\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[7\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[7\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[7\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[7\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[25\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[25\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[25\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[25\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[25\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[25\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[24\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[24\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[24\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[24\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[24\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[24\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[6\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[6\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[6\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[6\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[6\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[6\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[23\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[23\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[23\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[23\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[23\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[23\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[22\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[22\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[22\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[22\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[22\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[22\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[5\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[5\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[5\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[5\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[5\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[5\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[13\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[13\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[13\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[13\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[13\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[13\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[12\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[12\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[12\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[12\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[12\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[12\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[0\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[0\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[0\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[0\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[0\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[0\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[11\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[11\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[11\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[11\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[11\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[11\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[10\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[10\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[10\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[10\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[10\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[10\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[21\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[21\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[21\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[21\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[21\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[21\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[20\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[20\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[20\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[20\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[20\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[20\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[4\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[4\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[4\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[4\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[4\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[4\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[19\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[19\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[19\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[19\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[19\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[19\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[18\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[18\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[18\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[18\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[18\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[18\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[3\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[3\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[3\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[3\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[3\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[3\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[17\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[17\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[17\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[17\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[17\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[17\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[16\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[16\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[16\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[16\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[16\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[16\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[2\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[2\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[2\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[2\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[2\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[2\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[14\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[14\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[14\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[14\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[14\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[14\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[1\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[1\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[1\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[1\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[1\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[1\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[31\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[31\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[31\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[31\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[31\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[31\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[30\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[30\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[30\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[30\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[30\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[30\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS2\[9\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS2\[9\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS2\[9\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 511 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|execute_RS1\[9\] " "Logic cell \"VexRiscv:VexRiscv\|execute_RS1\[9\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "execute_RS1\[9\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 509 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""} { "Info" "ISCL_SCL_CELL_NAME" "VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"VexRiscv:VexRiscv\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "../../../../pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v" 582 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1771695808640 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1771695808640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.map.smsg " "Generated suppressed messages file /home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695810843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "154 55 2 0 0 " "Adding 154 node(s), including 55 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1771695825049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771695825049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53786 " "Implemented 53786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1771695831293 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1771695831293 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1771695831293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47020 " "Implemented 47020 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1771695831293 ""} { "Info" "ICUT_CUT_TM_RAMS" "6611 " "Implemented 6611 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1771695831293 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1771695831293 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "46 " "Implemented 46 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1771695831293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1771695831293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 675 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 675 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3763 " "Peak virtual memory: 3763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771695831856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 22 01:43:51 2026 " "Processing ended: Sun Feb 22 01:43:51 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771695831856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:54 " "Elapsed time: 00:04:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771695831856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:33 " "Total CPU time (on all processors): 00:06:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771695831856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771695831856 ""}
