Bypass Buffer
bypass_buffer
-> clock
-> resetn
-> write_enable   read_enable <-
=> write_data       read_data =>
<- full                 empty ->