-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity systolic_modulate_systolic_tile_modulate is
port (
    v168_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v168_0_ce0 : OUT STD_LOGIC;
    v168_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v168_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v168_0_we0 : OUT STD_LOGIC;
    v168_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v168_0_ce1 : OUT STD_LOGIC;
    v168_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v168_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v168_0_we1 : OUT STD_LOGIC;
    v169_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_0_ce0 : OUT STD_LOGIC;
    v169_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_0_we0 : OUT STD_LOGIC;
    v169_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_0_ce1 : OUT STD_LOGIC;
    v169_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_0_we1 : OUT STD_LOGIC;
    v169_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_1_ce0 : OUT STD_LOGIC;
    v169_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_1_we0 : OUT STD_LOGIC;
    v169_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_1_ce1 : OUT STD_LOGIC;
    v169_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_1_we1 : OUT STD_LOGIC;
    v169_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_2_ce0 : OUT STD_LOGIC;
    v169_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_2_we0 : OUT STD_LOGIC;
    v169_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_2_ce1 : OUT STD_LOGIC;
    v169_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_2_we1 : OUT STD_LOGIC;
    v169_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_3_ce0 : OUT STD_LOGIC;
    v169_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_3_we0 : OUT STD_LOGIC;
    v169_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_3_ce1 : OUT STD_LOGIC;
    v169_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_3_we1 : OUT STD_LOGIC;
    v169_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_4_ce0 : OUT STD_LOGIC;
    v169_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_4_we0 : OUT STD_LOGIC;
    v169_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_4_ce1 : OUT STD_LOGIC;
    v169_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_4_we1 : OUT STD_LOGIC;
    v169_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_5_ce0 : OUT STD_LOGIC;
    v169_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_5_we0 : OUT STD_LOGIC;
    v169_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_5_ce1 : OUT STD_LOGIC;
    v169_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_5_we1 : OUT STD_LOGIC;
    v169_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_6_ce0 : OUT STD_LOGIC;
    v169_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_6_we0 : OUT STD_LOGIC;
    v169_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_6_ce1 : OUT STD_LOGIC;
    v169_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_6_we1 : OUT STD_LOGIC;
    v169_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_7_ce0 : OUT STD_LOGIC;
    v169_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_7_we0 : OUT STD_LOGIC;
    v169_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    v169_7_ce1 : OUT STD_LOGIC;
    v169_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v169_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    v169_7_we1 : OUT STD_LOGIC;
    v170_0_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v170_1_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v170_2_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v170_3_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v170_4_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v170_5_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v170_6_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v170_7_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    v168_0_empty_n : IN STD_LOGIC;
    v168_0_read : OUT STD_LOGIC;
    v169_0_empty_n : IN STD_LOGIC;
    v169_0_read : OUT STD_LOGIC;
    v169_1_empty_n : IN STD_LOGIC;
    v169_1_read : OUT STD_LOGIC;
    v169_2_empty_n : IN STD_LOGIC;
    v169_2_read : OUT STD_LOGIC;
    v169_3_empty_n : IN STD_LOGIC;
    v169_3_read : OUT STD_LOGIC;
    v169_4_empty_n : IN STD_LOGIC;
    v169_4_read : OUT STD_LOGIC;
    v169_5_empty_n : IN STD_LOGIC;
    v169_5_read : OUT STD_LOGIC;
    v169_6_empty_n : IN STD_LOGIC;
    v169_6_read : OUT STD_LOGIC;
    v169_7_empty_n : IN STD_LOGIC;
    v169_7_read : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    v170_0_0_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    v170_1_0_ap_vld : OUT STD_LOGIC;
    v170_2_0_ap_vld : OUT STD_LOGIC;
    v170_3_0_ap_vld : OUT STD_LOGIC;
    v170_4_0_ap_vld : OUT STD_LOGIC;
    v170_5_0_ap_vld : OUT STD_LOGIC;
    v170_6_0_ap_vld : OUT STD_LOGIC;
    v170_7_0_ap_vld : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of systolic_modulate_systolic_tile_modulate is 
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_start : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_full_n : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_done : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_continue : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_idle : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_ready : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_din : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_din : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_din : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_din : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_din : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_out : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_ce0 : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_ce0 : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_ce0 : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_ce0 : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_ce0 : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_ce0 : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_ce0 : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_ce0 : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_ce0 : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_write : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_write : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_ap_start : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_ap_done : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_ap_continue : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_ap_idle : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_ap_ready : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_start_out : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_start_write : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_A_fifo_0_read : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_B_fifo_0_0_read : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_A_fifo_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_0_0_1_U0_A_fifo_1_write : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_write : STD_LOGIC;
    signal PE_kernel_modulate_0_0_1_U0_v4_0_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_ap_start : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_ap_done : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_ap_continue : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_ap_idle : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_ap_ready : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_A_fifo_1_read : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_B_fifo_1_0_read : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_A_fifo_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_1_0_1_U0_A_fifo_2_write : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_write : STD_LOGIC;
    signal PE_kernel_modulate_1_0_1_U0_v25_1_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_2_0_1_U0_ap_start : STD_LOGIC;
    signal PE_kernel_modulate_2_0_1_U0_ap_done : STD_LOGIC;
    signal PE_kernel_modulate_2_0_1_U0_ap_continue : STD_LOGIC;
    signal PE_kernel_modulate_2_0_1_U0_ap_idle : STD_LOGIC;
    signal PE_kernel_modulate_2_0_1_U0_ap_ready : STD_LOGIC;
    signal PE_kernel_modulate_2_0_1_U0_A_fifo_2_read : STD_LOGIC;
    signal PE_kernel_modulate_2_0_1_U0_B_fifo_2_0_read : STD_LOGIC;
    signal PE_kernel_modulate_2_0_1_U0_A_fifo_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_2_0_1_U0_A_fifo_3_write : STD_LOGIC;
    signal PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_write : STD_LOGIC;
    signal PE_kernel_modulate_2_0_1_U0_v46_2_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_3_0_1_U0_ap_start : STD_LOGIC;
    signal PE_kernel_modulate_3_0_1_U0_ap_done : STD_LOGIC;
    signal PE_kernel_modulate_3_0_1_U0_ap_continue : STD_LOGIC;
    signal PE_kernel_modulate_3_0_1_U0_ap_idle : STD_LOGIC;
    signal PE_kernel_modulate_3_0_1_U0_ap_ready : STD_LOGIC;
    signal PE_kernel_modulate_3_0_1_U0_A_fifo_3_read : STD_LOGIC;
    signal PE_kernel_modulate_3_0_1_U0_B_fifo_3_0_read : STD_LOGIC;
    signal PE_kernel_modulate_3_0_1_U0_A_fifo_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_3_0_1_U0_A_fifo_4_write : STD_LOGIC;
    signal PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_write : STD_LOGIC;
    signal PE_kernel_modulate_3_0_1_U0_v67_3_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_4_0_1_U0_ap_start : STD_LOGIC;
    signal PE_kernel_modulate_4_0_1_U0_ap_done : STD_LOGIC;
    signal PE_kernel_modulate_4_0_1_U0_ap_continue : STD_LOGIC;
    signal PE_kernel_modulate_4_0_1_U0_ap_idle : STD_LOGIC;
    signal PE_kernel_modulate_4_0_1_U0_ap_ready : STD_LOGIC;
    signal PE_kernel_modulate_4_0_1_U0_A_fifo_4_read : STD_LOGIC;
    signal PE_kernel_modulate_4_0_1_U0_B_fifo_4_0_read : STD_LOGIC;
    signal PE_kernel_modulate_4_0_1_U0_A_fifo_5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_4_0_1_U0_A_fifo_5_write : STD_LOGIC;
    signal PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_write : STD_LOGIC;
    signal PE_kernel_modulate_4_0_1_U0_v88_4_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_5_0_1_U0_ap_start : STD_LOGIC;
    signal PE_kernel_modulate_5_0_1_U0_ap_done : STD_LOGIC;
    signal PE_kernel_modulate_5_0_1_U0_ap_continue : STD_LOGIC;
    signal PE_kernel_modulate_5_0_1_U0_ap_idle : STD_LOGIC;
    signal PE_kernel_modulate_5_0_1_U0_ap_ready : STD_LOGIC;
    signal PE_kernel_modulate_5_0_1_U0_A_fifo_5_read : STD_LOGIC;
    signal PE_kernel_modulate_5_0_1_U0_B_fifo_5_0_read : STD_LOGIC;
    signal PE_kernel_modulate_5_0_1_U0_A_fifo_6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_5_0_1_U0_A_fifo_6_write : STD_LOGIC;
    signal PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_write : STD_LOGIC;
    signal PE_kernel_modulate_5_0_1_U0_v109_5_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_6_0_1_U0_ap_start : STD_LOGIC;
    signal PE_kernel_modulate_6_0_1_U0_ap_done : STD_LOGIC;
    signal PE_kernel_modulate_6_0_1_U0_ap_continue : STD_LOGIC;
    signal PE_kernel_modulate_6_0_1_U0_ap_idle : STD_LOGIC;
    signal PE_kernel_modulate_6_0_1_U0_ap_ready : STD_LOGIC;
    signal PE_kernel_modulate_6_0_1_U0_A_fifo_6_read : STD_LOGIC;
    signal PE_kernel_modulate_6_0_1_U0_B_fifo_6_0_read : STD_LOGIC;
    signal PE_kernel_modulate_6_0_1_U0_A_fifo_7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_6_0_1_U0_A_fifo_7_write : STD_LOGIC;
    signal PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_write : STD_LOGIC;
    signal PE_kernel_modulate_6_0_1_U0_v130_6_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_7_0_1_U0_ap_start : STD_LOGIC;
    signal PE_kernel_modulate_7_0_1_U0_ap_done : STD_LOGIC;
    signal PE_kernel_modulate_7_0_1_U0_ap_continue : STD_LOGIC;
    signal PE_kernel_modulate_7_0_1_U0_ap_idle : STD_LOGIC;
    signal PE_kernel_modulate_7_0_1_U0_ap_ready : STD_LOGIC;
    signal PE_kernel_modulate_7_0_1_U0_A_fifo_7_read : STD_LOGIC;
    signal PE_kernel_modulate_7_0_1_U0_B_fifo_7_0_read : STD_LOGIC;
    signal PE_kernel_modulate_7_0_1_U0_A_fifo_8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_7_0_1_U0_A_fifo_8_write : STD_LOGIC;
    signal PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_write : STD_LOGIC;
    signal PE_kernel_modulate_7_0_1_U0_v151_7_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_start : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_done : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_continue : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_idle : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_ready : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_A_fifo_8_read : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_13_read : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_11_read : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_9_read : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_7_read : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_5_read : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_3_read : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_1_read : STD_LOGIC;
    signal systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_15_read : STD_LOGIC;
    signal A_fifo_full_n : STD_LOGIC;
    signal A_fifo_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal A_fifo_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_empty_n : STD_LOGIC;
    signal B_fifo_full_n : STD_LOGIC;
    signal B_fifo_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_empty_n : STD_LOGIC;
    signal B_fifo_2_full_n : STD_LOGIC;
    signal B_fifo_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_2_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_2_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_2_empty_n : STD_LOGIC;
    signal B_fifo_4_full_n : STD_LOGIC;
    signal B_fifo_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_4_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_4_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_4_empty_n : STD_LOGIC;
    signal B_fifo_6_full_n : STD_LOGIC;
    signal B_fifo_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_6_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_6_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_6_empty_n : STD_LOGIC;
    signal B_fifo_8_full_n : STD_LOGIC;
    signal B_fifo_8_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_8_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_8_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_8_empty_n : STD_LOGIC;
    signal B_fifo_10_full_n : STD_LOGIC;
    signal B_fifo_10_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_10_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_10_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_10_empty_n : STD_LOGIC;
    signal B_fifo_12_full_n : STD_LOGIC;
    signal B_fifo_12_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_12_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_12_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_12_empty_n : STD_LOGIC;
    signal B_fifo_14_full_n : STD_LOGIC;
    signal B_fifo_14_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_14_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_14_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_14_empty_n : STD_LOGIC;
    signal A_fifo_1_full_n : STD_LOGIC;
    signal A_fifo_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal A_fifo_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_1_empty_n : STD_LOGIC;
    signal B_fifo_1_full_n : STD_LOGIC;
    signal B_fifo_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_1_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_1_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_1_empty_n : STD_LOGIC;
    signal A_fifo_2_full_n : STD_LOGIC;
    signal A_fifo_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal A_fifo_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_2_empty_n : STD_LOGIC;
    signal B_fifo_3_full_n : STD_LOGIC;
    signal B_fifo_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_3_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_3_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_3_empty_n : STD_LOGIC;
    signal A_fifo_3_full_n : STD_LOGIC;
    signal A_fifo_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal A_fifo_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_3_empty_n : STD_LOGIC;
    signal B_fifo_5_full_n : STD_LOGIC;
    signal B_fifo_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_5_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_5_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_5_empty_n : STD_LOGIC;
    signal A_fifo_4_full_n : STD_LOGIC;
    signal A_fifo_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal A_fifo_4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_4_empty_n : STD_LOGIC;
    signal B_fifo_7_full_n : STD_LOGIC;
    signal B_fifo_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_7_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_7_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_7_empty_n : STD_LOGIC;
    signal A_fifo_5_full_n : STD_LOGIC;
    signal A_fifo_5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal A_fifo_5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_5_empty_n : STD_LOGIC;
    signal B_fifo_9_full_n : STD_LOGIC;
    signal B_fifo_9_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_9_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_9_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_9_empty_n : STD_LOGIC;
    signal A_fifo_6_full_n : STD_LOGIC;
    signal A_fifo_6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal A_fifo_6_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_6_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_6_empty_n : STD_LOGIC;
    signal B_fifo_11_full_n : STD_LOGIC;
    signal B_fifo_11_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_11_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_11_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_11_empty_n : STD_LOGIC;
    signal A_fifo_7_full_n : STD_LOGIC;
    signal A_fifo_7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal A_fifo_7_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_7_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_7_empty_n : STD_LOGIC;
    signal B_fifo_13_full_n : STD_LOGIC;
    signal B_fifo_13_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_13_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_13_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_13_empty_n : STD_LOGIC;
    signal A_fifo_8_full_n : STD_LOGIC;
    signal A_fifo_8_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal A_fifo_8_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_8_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal A_fifo_8_empty_n : STD_LOGIC;
    signal B_fifo_15_full_n : STD_LOGIC;
    signal B_fifo_15_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal B_fifo_15_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_15_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal B_fifo_15_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal start_for_PE_kernel_modulate_0_0_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_0_0_1_U0_full_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_0_0_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_0_0_1_U0_empty_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_1_0_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_1_0_1_U0_full_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_1_0_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_1_0_1_U0_empty_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_2_0_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_2_0_1_U0_full_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_2_0_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_2_0_1_U0_empty_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_3_0_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_3_0_1_U0_full_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_3_0_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_3_0_1_U0_empty_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_4_0_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_4_0_1_U0_full_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_4_0_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_4_0_1_U0_empty_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_5_0_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_5_0_1_U0_full_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_5_0_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_5_0_1_U0_empty_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_6_0_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_6_0_1_U0_full_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_6_0_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_6_0_1_U0_empty_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_7_0_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_7_0_1_U0_full_n : STD_LOGIC;
    signal start_for_PE_kernel_modulate_7_0_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_PE_kernel_modulate_7_0_1_U0_empty_n : STD_LOGIC;
    signal start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_full_n : STD_LOGIC;
    signal start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_empty_n : STD_LOGIC;

    component systolic_modulate_systolic_tile_modulate_Loop_l_data_load_k8_proc21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_fifo_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_full_n : IN STD_LOGIC;
        A_fifo_write : OUT STD_LOGIC;
        B_fifo_12_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_12_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_12_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_12_full_n : IN STD_LOGIC;
        B_fifo_12_write : OUT STD_LOGIC;
        B_fifo_10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_10_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_10_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_10_full_n : IN STD_LOGIC;
        B_fifo_10_write : OUT STD_LOGIC;
        B_fifo_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_8_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_8_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_8_full_n : IN STD_LOGIC;
        B_fifo_8_write : OUT STD_LOGIC;
        B_fifo_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_6_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_6_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_6_full_n : IN STD_LOGIC;
        B_fifo_6_write : OUT STD_LOGIC;
        B_fifo_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_4_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_4_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_4_full_n : IN STD_LOGIC;
        B_fifo_4_write : OUT STD_LOGIC;
        B_fifo_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_2_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_2_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_2_full_n : IN STD_LOGIC;
        B_fifo_2_write : OUT STD_LOGIC;
        B_fifo_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_full_n : IN STD_LOGIC;
        B_fifo_write : OUT STD_LOGIC;
        B_fifo_14_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_14_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_14_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_14_full_n : IN STD_LOGIC;
        B_fifo_14_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        v168_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        v168_0_ce0 : OUT STD_LOGIC;
        v168_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v169_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        v169_0_ce0 : OUT STD_LOGIC;
        v169_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v169_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        v169_1_ce0 : OUT STD_LOGIC;
        v169_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v169_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        v169_2_ce0 : OUT STD_LOGIC;
        v169_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v169_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        v169_3_ce0 : OUT STD_LOGIC;
        v169_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v169_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        v169_4_ce0 : OUT STD_LOGIC;
        v169_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v169_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        v169_5_ce0 : OUT STD_LOGIC;
        v169_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v169_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        v169_6_ce0 : OUT STD_LOGIC;
        v169_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v169_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        v169_7_ce0 : OUT STD_LOGIC;
        v169_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_modulate_PE_kernel_modulate_0_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        A_fifo_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_0_empty_n : IN STD_LOGIC;
        A_fifo_0_read : OUT STD_LOGIC;
        B_fifo_0_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_0_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_0_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_0_0_empty_n : IN STD_LOGIC;
        B_fifo_0_0_read : OUT STD_LOGIC;
        A_fifo_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_1_full_n : IN STD_LOGIC;
        A_fifo_1_write : OUT STD_LOGIC;
        B_fifo_0_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_0_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_0_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_0_1_full_n : IN STD_LOGIC;
        B_fifo_0_1_write : OUT STD_LOGIC;
        v4_0_0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_modulate_PE_kernel_modulate_1_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_fifo_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_1_empty_n : IN STD_LOGIC;
        A_fifo_1_read : OUT STD_LOGIC;
        B_fifo_1_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_1_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_1_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_1_0_empty_n : IN STD_LOGIC;
        B_fifo_1_0_read : OUT STD_LOGIC;
        A_fifo_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_2_full_n : IN STD_LOGIC;
        A_fifo_2_write : OUT STD_LOGIC;
        B_fifo_1_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_1_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_1_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_1_1_full_n : IN STD_LOGIC;
        B_fifo_1_1_write : OUT STD_LOGIC;
        v25_1_0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_modulate_PE_kernel_modulate_2_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_fifo_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_2_empty_n : IN STD_LOGIC;
        A_fifo_2_read : OUT STD_LOGIC;
        B_fifo_2_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_2_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_2_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_2_0_empty_n : IN STD_LOGIC;
        B_fifo_2_0_read : OUT STD_LOGIC;
        A_fifo_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_3_full_n : IN STD_LOGIC;
        A_fifo_3_write : OUT STD_LOGIC;
        B_fifo_2_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_2_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_2_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_2_1_full_n : IN STD_LOGIC;
        B_fifo_2_1_write : OUT STD_LOGIC;
        v46_2_0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_modulate_PE_kernel_modulate_3_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_fifo_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_3_empty_n : IN STD_LOGIC;
        A_fifo_3_read : OUT STD_LOGIC;
        B_fifo_3_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_3_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_3_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_3_0_empty_n : IN STD_LOGIC;
        B_fifo_3_0_read : OUT STD_LOGIC;
        A_fifo_4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_4_full_n : IN STD_LOGIC;
        A_fifo_4_write : OUT STD_LOGIC;
        B_fifo_3_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_3_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_3_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_3_1_full_n : IN STD_LOGIC;
        B_fifo_3_1_write : OUT STD_LOGIC;
        v67_3_0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_modulate_PE_kernel_modulate_4_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_fifo_4_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_4_empty_n : IN STD_LOGIC;
        A_fifo_4_read : OUT STD_LOGIC;
        B_fifo_4_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_4_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_4_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_4_0_empty_n : IN STD_LOGIC;
        B_fifo_4_0_read : OUT STD_LOGIC;
        A_fifo_5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_5_full_n : IN STD_LOGIC;
        A_fifo_5_write : OUT STD_LOGIC;
        B_fifo_4_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_4_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_4_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_4_1_full_n : IN STD_LOGIC;
        B_fifo_4_1_write : OUT STD_LOGIC;
        v88_4_0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_modulate_PE_kernel_modulate_5_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_fifo_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_5_empty_n : IN STD_LOGIC;
        A_fifo_5_read : OUT STD_LOGIC;
        B_fifo_5_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_5_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_5_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_5_0_empty_n : IN STD_LOGIC;
        B_fifo_5_0_read : OUT STD_LOGIC;
        A_fifo_6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_6_full_n : IN STD_LOGIC;
        A_fifo_6_write : OUT STD_LOGIC;
        B_fifo_5_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_5_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_5_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_5_1_full_n : IN STD_LOGIC;
        B_fifo_5_1_write : OUT STD_LOGIC;
        v109_5_0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_modulate_PE_kernel_modulate_6_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_fifo_6_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_6_empty_n : IN STD_LOGIC;
        A_fifo_6_read : OUT STD_LOGIC;
        B_fifo_6_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_6_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_6_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_6_0_empty_n : IN STD_LOGIC;
        B_fifo_6_0_read : OUT STD_LOGIC;
        A_fifo_7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_7_full_n : IN STD_LOGIC;
        A_fifo_7_write : OUT STD_LOGIC;
        B_fifo_6_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_6_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_6_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_6_1_full_n : IN STD_LOGIC;
        B_fifo_6_1_write : OUT STD_LOGIC;
        v130_6_0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_modulate_PE_kernel_modulate_7_0_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_fifo_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_7_empty_n : IN STD_LOGIC;
        A_fifo_7_read : OUT STD_LOGIC;
        B_fifo_7_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_7_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_7_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_7_0_empty_n : IN STD_LOGIC;
        B_fifo_7_0_read : OUT STD_LOGIC;
        A_fifo_8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_8_full_n : IN STD_LOGIC;
        A_fifo_8_write : OUT STD_LOGIC;
        B_fifo_7_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_7_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_7_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_7_1_full_n : IN STD_LOGIC;
        B_fifo_7_1_write : OUT STD_LOGIC;
        v151_7_0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component systolic_modulate_systolic_tile_modulate_Loop_l_data_drain_k9_proc22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_fifo_8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        A_fifo_8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        A_fifo_8_empty_n : IN STD_LOGIC;
        A_fifo_8_read : OUT STD_LOGIC;
        B_fifo_13_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_13_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_13_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_13_empty_n : IN STD_LOGIC;
        B_fifo_13_read : OUT STD_LOGIC;
        B_fifo_11_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_11_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_11_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_11_empty_n : IN STD_LOGIC;
        B_fifo_11_read : OUT STD_LOGIC;
        B_fifo_9_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_9_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_9_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_9_empty_n : IN STD_LOGIC;
        B_fifo_9_read : OUT STD_LOGIC;
        B_fifo_7_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_7_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_7_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_7_empty_n : IN STD_LOGIC;
        B_fifo_7_read : OUT STD_LOGIC;
        B_fifo_5_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_5_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_5_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_5_empty_n : IN STD_LOGIC;
        B_fifo_5_read : OUT STD_LOGIC;
        B_fifo_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_3_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_3_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_3_empty_n : IN STD_LOGIC;
        B_fifo_3_read : OUT STD_LOGIC;
        B_fifo_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_1_empty_n : IN STD_LOGIC;
        B_fifo_1_read : OUT STD_LOGIC;
        B_fifo_15_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_fifo_15_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_15_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        B_fifo_15_empty_n : IN STD_LOGIC;
        B_fifo_15_read : OUT STD_LOGIC );
    end component;


    component systolic_modulate_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_fifo_w32_d9_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0 : component systolic_modulate_systolic_tile_modulate_Loop_l_data_load_k8_proc21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_start,
        start_full_n => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_full_n,
        ap_done => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_done,
        ap_continue => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_continue,
        ap_idle => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_idle,
        ap_ready => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_ready,
        A_fifo_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_din,
        A_fifo_num_data_valid => A_fifo_num_data_valid,
        A_fifo_fifo_cap => A_fifo_fifo_cap,
        A_fifo_full_n => A_fifo_full_n,
        A_fifo_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_write,
        B_fifo_12_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_din,
        B_fifo_12_num_data_valid => B_fifo_12_num_data_valid,
        B_fifo_12_fifo_cap => B_fifo_12_fifo_cap,
        B_fifo_12_full_n => B_fifo_12_full_n,
        B_fifo_12_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_write,
        B_fifo_10_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_din,
        B_fifo_10_num_data_valid => B_fifo_10_num_data_valid,
        B_fifo_10_fifo_cap => B_fifo_10_fifo_cap,
        B_fifo_10_full_n => B_fifo_10_full_n,
        B_fifo_10_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_write,
        B_fifo_8_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_din,
        B_fifo_8_num_data_valid => B_fifo_8_num_data_valid,
        B_fifo_8_fifo_cap => B_fifo_8_fifo_cap,
        B_fifo_8_full_n => B_fifo_8_full_n,
        B_fifo_8_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_write,
        B_fifo_6_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_din,
        B_fifo_6_num_data_valid => B_fifo_6_num_data_valid,
        B_fifo_6_fifo_cap => B_fifo_6_fifo_cap,
        B_fifo_6_full_n => B_fifo_6_full_n,
        B_fifo_6_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_write,
        B_fifo_4_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_din,
        B_fifo_4_num_data_valid => B_fifo_4_num_data_valid,
        B_fifo_4_fifo_cap => B_fifo_4_fifo_cap,
        B_fifo_4_full_n => B_fifo_4_full_n,
        B_fifo_4_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_write,
        B_fifo_2_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_din,
        B_fifo_2_num_data_valid => B_fifo_2_num_data_valid,
        B_fifo_2_fifo_cap => B_fifo_2_fifo_cap,
        B_fifo_2_full_n => B_fifo_2_full_n,
        B_fifo_2_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_write,
        B_fifo_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_din,
        B_fifo_num_data_valid => B_fifo_num_data_valid,
        B_fifo_fifo_cap => B_fifo_fifo_cap,
        B_fifo_full_n => B_fifo_full_n,
        B_fifo_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_write,
        B_fifo_14_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_din,
        B_fifo_14_num_data_valid => B_fifo_14_num_data_valid,
        B_fifo_14_fifo_cap => B_fifo_14_fifo_cap,
        B_fifo_14_full_n => B_fifo_14_full_n,
        B_fifo_14_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_write,
        start_out => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_out,
        start_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write,
        v168_0_address0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_address0,
        v168_0_ce0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_ce0,
        v168_0_q0 => v168_0_q0,
        v169_0_address0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_address0,
        v169_0_ce0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_ce0,
        v169_0_q0 => v169_0_q0,
        v169_1_address0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_address0,
        v169_1_ce0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_ce0,
        v169_1_q0 => v169_1_q0,
        v169_2_address0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_address0,
        v169_2_ce0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_ce0,
        v169_2_q0 => v169_2_q0,
        v169_3_address0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_address0,
        v169_3_ce0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_ce0,
        v169_3_q0 => v169_3_q0,
        v169_4_address0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_address0,
        v169_4_ce0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_ce0,
        v169_4_q0 => v169_4_q0,
        v169_5_address0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_address0,
        v169_5_ce0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_ce0,
        v169_5_q0 => v169_5_q0,
        v169_6_address0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_address0,
        v169_6_ce0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_ce0,
        v169_6_q0 => v169_6_q0,
        v169_7_address0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_address0,
        v169_7_ce0 => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_ce0,
        v169_7_q0 => v169_7_q0);

    PE_kernel_modulate_0_0_1_U0 : component systolic_modulate_PE_kernel_modulate_0_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => PE_kernel_modulate_0_0_1_U0_ap_start,
        start_full_n => start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_full_n,
        ap_done => PE_kernel_modulate_0_0_1_U0_ap_done,
        ap_continue => PE_kernel_modulate_0_0_1_U0_ap_continue,
        ap_idle => PE_kernel_modulate_0_0_1_U0_ap_idle,
        ap_ready => PE_kernel_modulate_0_0_1_U0_ap_ready,
        start_out => PE_kernel_modulate_0_0_1_U0_start_out,
        start_write => PE_kernel_modulate_0_0_1_U0_start_write,
        A_fifo_0_dout => A_fifo_dout,
        A_fifo_0_num_data_valid => A_fifo_num_data_valid,
        A_fifo_0_fifo_cap => A_fifo_fifo_cap,
        A_fifo_0_empty_n => A_fifo_empty_n,
        A_fifo_0_read => PE_kernel_modulate_0_0_1_U0_A_fifo_0_read,
        B_fifo_0_0_dout => B_fifo_dout,
        B_fifo_0_0_num_data_valid => B_fifo_num_data_valid,
        B_fifo_0_0_fifo_cap => B_fifo_fifo_cap,
        B_fifo_0_0_empty_n => B_fifo_empty_n,
        B_fifo_0_0_read => PE_kernel_modulate_0_0_1_U0_B_fifo_0_0_read,
        A_fifo_1_din => PE_kernel_modulate_0_0_1_U0_A_fifo_1_din,
        A_fifo_1_num_data_valid => A_fifo_1_num_data_valid,
        A_fifo_1_fifo_cap => A_fifo_1_fifo_cap,
        A_fifo_1_full_n => A_fifo_1_full_n,
        A_fifo_1_write => PE_kernel_modulate_0_0_1_U0_A_fifo_1_write,
        B_fifo_0_1_din => PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_din,
        B_fifo_0_1_num_data_valid => B_fifo_1_num_data_valid,
        B_fifo_0_1_fifo_cap => B_fifo_1_fifo_cap,
        B_fifo_0_1_full_n => B_fifo_1_full_n,
        B_fifo_0_1_write => PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_write,
        v4_0_0 => PE_kernel_modulate_0_0_1_U0_v4_0_0);

    PE_kernel_modulate_1_0_1_U0 : component systolic_modulate_PE_kernel_modulate_1_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => PE_kernel_modulate_1_0_1_U0_ap_start,
        ap_done => PE_kernel_modulate_1_0_1_U0_ap_done,
        ap_continue => PE_kernel_modulate_1_0_1_U0_ap_continue,
        ap_idle => PE_kernel_modulate_1_0_1_U0_ap_idle,
        ap_ready => PE_kernel_modulate_1_0_1_U0_ap_ready,
        A_fifo_1_dout => A_fifo_1_dout,
        A_fifo_1_num_data_valid => A_fifo_1_num_data_valid,
        A_fifo_1_fifo_cap => A_fifo_1_fifo_cap,
        A_fifo_1_empty_n => A_fifo_1_empty_n,
        A_fifo_1_read => PE_kernel_modulate_1_0_1_U0_A_fifo_1_read,
        B_fifo_1_0_dout => B_fifo_2_dout,
        B_fifo_1_0_num_data_valid => B_fifo_2_num_data_valid,
        B_fifo_1_0_fifo_cap => B_fifo_2_fifo_cap,
        B_fifo_1_0_empty_n => B_fifo_2_empty_n,
        B_fifo_1_0_read => PE_kernel_modulate_1_0_1_U0_B_fifo_1_0_read,
        A_fifo_2_din => PE_kernel_modulate_1_0_1_U0_A_fifo_2_din,
        A_fifo_2_num_data_valid => A_fifo_2_num_data_valid,
        A_fifo_2_fifo_cap => A_fifo_2_fifo_cap,
        A_fifo_2_full_n => A_fifo_2_full_n,
        A_fifo_2_write => PE_kernel_modulate_1_0_1_U0_A_fifo_2_write,
        B_fifo_1_1_din => PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_din,
        B_fifo_1_1_num_data_valid => B_fifo_3_num_data_valid,
        B_fifo_1_1_fifo_cap => B_fifo_3_fifo_cap,
        B_fifo_1_1_full_n => B_fifo_3_full_n,
        B_fifo_1_1_write => PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_write,
        v25_1_0 => PE_kernel_modulate_1_0_1_U0_v25_1_0);

    PE_kernel_modulate_2_0_1_U0 : component systolic_modulate_PE_kernel_modulate_2_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => PE_kernel_modulate_2_0_1_U0_ap_start,
        ap_done => PE_kernel_modulate_2_0_1_U0_ap_done,
        ap_continue => PE_kernel_modulate_2_0_1_U0_ap_continue,
        ap_idle => PE_kernel_modulate_2_0_1_U0_ap_idle,
        ap_ready => PE_kernel_modulate_2_0_1_U0_ap_ready,
        A_fifo_2_dout => A_fifo_2_dout,
        A_fifo_2_num_data_valid => A_fifo_2_num_data_valid,
        A_fifo_2_fifo_cap => A_fifo_2_fifo_cap,
        A_fifo_2_empty_n => A_fifo_2_empty_n,
        A_fifo_2_read => PE_kernel_modulate_2_0_1_U0_A_fifo_2_read,
        B_fifo_2_0_dout => B_fifo_4_dout,
        B_fifo_2_0_num_data_valid => B_fifo_4_num_data_valid,
        B_fifo_2_0_fifo_cap => B_fifo_4_fifo_cap,
        B_fifo_2_0_empty_n => B_fifo_4_empty_n,
        B_fifo_2_0_read => PE_kernel_modulate_2_0_1_U0_B_fifo_2_0_read,
        A_fifo_3_din => PE_kernel_modulate_2_0_1_U0_A_fifo_3_din,
        A_fifo_3_num_data_valid => A_fifo_3_num_data_valid,
        A_fifo_3_fifo_cap => A_fifo_3_fifo_cap,
        A_fifo_3_full_n => A_fifo_3_full_n,
        A_fifo_3_write => PE_kernel_modulate_2_0_1_U0_A_fifo_3_write,
        B_fifo_2_1_din => PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_din,
        B_fifo_2_1_num_data_valid => B_fifo_5_num_data_valid,
        B_fifo_2_1_fifo_cap => B_fifo_5_fifo_cap,
        B_fifo_2_1_full_n => B_fifo_5_full_n,
        B_fifo_2_1_write => PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_write,
        v46_2_0 => PE_kernel_modulate_2_0_1_U0_v46_2_0);

    PE_kernel_modulate_3_0_1_U0 : component systolic_modulate_PE_kernel_modulate_3_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => PE_kernel_modulate_3_0_1_U0_ap_start,
        ap_done => PE_kernel_modulate_3_0_1_U0_ap_done,
        ap_continue => PE_kernel_modulate_3_0_1_U0_ap_continue,
        ap_idle => PE_kernel_modulate_3_0_1_U0_ap_idle,
        ap_ready => PE_kernel_modulate_3_0_1_U0_ap_ready,
        A_fifo_3_dout => A_fifo_3_dout,
        A_fifo_3_num_data_valid => A_fifo_3_num_data_valid,
        A_fifo_3_fifo_cap => A_fifo_3_fifo_cap,
        A_fifo_3_empty_n => A_fifo_3_empty_n,
        A_fifo_3_read => PE_kernel_modulate_3_0_1_U0_A_fifo_3_read,
        B_fifo_3_0_dout => B_fifo_6_dout,
        B_fifo_3_0_num_data_valid => B_fifo_6_num_data_valid,
        B_fifo_3_0_fifo_cap => B_fifo_6_fifo_cap,
        B_fifo_3_0_empty_n => B_fifo_6_empty_n,
        B_fifo_3_0_read => PE_kernel_modulate_3_0_1_U0_B_fifo_3_0_read,
        A_fifo_4_din => PE_kernel_modulate_3_0_1_U0_A_fifo_4_din,
        A_fifo_4_num_data_valid => A_fifo_4_num_data_valid,
        A_fifo_4_fifo_cap => A_fifo_4_fifo_cap,
        A_fifo_4_full_n => A_fifo_4_full_n,
        A_fifo_4_write => PE_kernel_modulate_3_0_1_U0_A_fifo_4_write,
        B_fifo_3_1_din => PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_din,
        B_fifo_3_1_num_data_valid => B_fifo_7_num_data_valid,
        B_fifo_3_1_fifo_cap => B_fifo_7_fifo_cap,
        B_fifo_3_1_full_n => B_fifo_7_full_n,
        B_fifo_3_1_write => PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_write,
        v67_3_0 => PE_kernel_modulate_3_0_1_U0_v67_3_0);

    PE_kernel_modulate_4_0_1_U0 : component systolic_modulate_PE_kernel_modulate_4_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => PE_kernel_modulate_4_0_1_U0_ap_start,
        ap_done => PE_kernel_modulate_4_0_1_U0_ap_done,
        ap_continue => PE_kernel_modulate_4_0_1_U0_ap_continue,
        ap_idle => PE_kernel_modulate_4_0_1_U0_ap_idle,
        ap_ready => PE_kernel_modulate_4_0_1_U0_ap_ready,
        A_fifo_4_dout => A_fifo_4_dout,
        A_fifo_4_num_data_valid => A_fifo_4_num_data_valid,
        A_fifo_4_fifo_cap => A_fifo_4_fifo_cap,
        A_fifo_4_empty_n => A_fifo_4_empty_n,
        A_fifo_4_read => PE_kernel_modulate_4_0_1_U0_A_fifo_4_read,
        B_fifo_4_0_dout => B_fifo_8_dout,
        B_fifo_4_0_num_data_valid => B_fifo_8_num_data_valid,
        B_fifo_4_0_fifo_cap => B_fifo_8_fifo_cap,
        B_fifo_4_0_empty_n => B_fifo_8_empty_n,
        B_fifo_4_0_read => PE_kernel_modulate_4_0_1_U0_B_fifo_4_0_read,
        A_fifo_5_din => PE_kernel_modulate_4_0_1_U0_A_fifo_5_din,
        A_fifo_5_num_data_valid => A_fifo_5_num_data_valid,
        A_fifo_5_fifo_cap => A_fifo_5_fifo_cap,
        A_fifo_5_full_n => A_fifo_5_full_n,
        A_fifo_5_write => PE_kernel_modulate_4_0_1_U0_A_fifo_5_write,
        B_fifo_4_1_din => PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_din,
        B_fifo_4_1_num_data_valid => B_fifo_9_num_data_valid,
        B_fifo_4_1_fifo_cap => B_fifo_9_fifo_cap,
        B_fifo_4_1_full_n => B_fifo_9_full_n,
        B_fifo_4_1_write => PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_write,
        v88_4_0 => PE_kernel_modulate_4_0_1_U0_v88_4_0);

    PE_kernel_modulate_5_0_1_U0 : component systolic_modulate_PE_kernel_modulate_5_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => PE_kernel_modulate_5_0_1_U0_ap_start,
        ap_done => PE_kernel_modulate_5_0_1_U0_ap_done,
        ap_continue => PE_kernel_modulate_5_0_1_U0_ap_continue,
        ap_idle => PE_kernel_modulate_5_0_1_U0_ap_idle,
        ap_ready => PE_kernel_modulate_5_0_1_U0_ap_ready,
        A_fifo_5_dout => A_fifo_5_dout,
        A_fifo_5_num_data_valid => A_fifo_5_num_data_valid,
        A_fifo_5_fifo_cap => A_fifo_5_fifo_cap,
        A_fifo_5_empty_n => A_fifo_5_empty_n,
        A_fifo_5_read => PE_kernel_modulate_5_0_1_U0_A_fifo_5_read,
        B_fifo_5_0_dout => B_fifo_10_dout,
        B_fifo_5_0_num_data_valid => B_fifo_10_num_data_valid,
        B_fifo_5_0_fifo_cap => B_fifo_10_fifo_cap,
        B_fifo_5_0_empty_n => B_fifo_10_empty_n,
        B_fifo_5_0_read => PE_kernel_modulate_5_0_1_U0_B_fifo_5_0_read,
        A_fifo_6_din => PE_kernel_modulate_5_0_1_U0_A_fifo_6_din,
        A_fifo_6_num_data_valid => A_fifo_6_num_data_valid,
        A_fifo_6_fifo_cap => A_fifo_6_fifo_cap,
        A_fifo_6_full_n => A_fifo_6_full_n,
        A_fifo_6_write => PE_kernel_modulate_5_0_1_U0_A_fifo_6_write,
        B_fifo_5_1_din => PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_din,
        B_fifo_5_1_num_data_valid => B_fifo_11_num_data_valid,
        B_fifo_5_1_fifo_cap => B_fifo_11_fifo_cap,
        B_fifo_5_1_full_n => B_fifo_11_full_n,
        B_fifo_5_1_write => PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_write,
        v109_5_0 => PE_kernel_modulate_5_0_1_U0_v109_5_0);

    PE_kernel_modulate_6_0_1_U0 : component systolic_modulate_PE_kernel_modulate_6_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => PE_kernel_modulate_6_0_1_U0_ap_start,
        ap_done => PE_kernel_modulate_6_0_1_U0_ap_done,
        ap_continue => PE_kernel_modulate_6_0_1_U0_ap_continue,
        ap_idle => PE_kernel_modulate_6_0_1_U0_ap_idle,
        ap_ready => PE_kernel_modulate_6_0_1_U0_ap_ready,
        A_fifo_6_dout => A_fifo_6_dout,
        A_fifo_6_num_data_valid => A_fifo_6_num_data_valid,
        A_fifo_6_fifo_cap => A_fifo_6_fifo_cap,
        A_fifo_6_empty_n => A_fifo_6_empty_n,
        A_fifo_6_read => PE_kernel_modulate_6_0_1_U0_A_fifo_6_read,
        B_fifo_6_0_dout => B_fifo_12_dout,
        B_fifo_6_0_num_data_valid => B_fifo_12_num_data_valid,
        B_fifo_6_0_fifo_cap => B_fifo_12_fifo_cap,
        B_fifo_6_0_empty_n => B_fifo_12_empty_n,
        B_fifo_6_0_read => PE_kernel_modulate_6_0_1_U0_B_fifo_6_0_read,
        A_fifo_7_din => PE_kernel_modulate_6_0_1_U0_A_fifo_7_din,
        A_fifo_7_num_data_valid => A_fifo_7_num_data_valid,
        A_fifo_7_fifo_cap => A_fifo_7_fifo_cap,
        A_fifo_7_full_n => A_fifo_7_full_n,
        A_fifo_7_write => PE_kernel_modulate_6_0_1_U0_A_fifo_7_write,
        B_fifo_6_1_din => PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_din,
        B_fifo_6_1_num_data_valid => B_fifo_13_num_data_valid,
        B_fifo_6_1_fifo_cap => B_fifo_13_fifo_cap,
        B_fifo_6_1_full_n => B_fifo_13_full_n,
        B_fifo_6_1_write => PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_write,
        v130_6_0 => PE_kernel_modulate_6_0_1_U0_v130_6_0);

    PE_kernel_modulate_7_0_1_U0 : component systolic_modulate_PE_kernel_modulate_7_0_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => PE_kernel_modulate_7_0_1_U0_ap_start,
        ap_done => PE_kernel_modulate_7_0_1_U0_ap_done,
        ap_continue => PE_kernel_modulate_7_0_1_U0_ap_continue,
        ap_idle => PE_kernel_modulate_7_0_1_U0_ap_idle,
        ap_ready => PE_kernel_modulate_7_0_1_U0_ap_ready,
        A_fifo_7_dout => A_fifo_7_dout,
        A_fifo_7_num_data_valid => A_fifo_7_num_data_valid,
        A_fifo_7_fifo_cap => A_fifo_7_fifo_cap,
        A_fifo_7_empty_n => A_fifo_7_empty_n,
        A_fifo_7_read => PE_kernel_modulate_7_0_1_U0_A_fifo_7_read,
        B_fifo_7_0_dout => B_fifo_14_dout,
        B_fifo_7_0_num_data_valid => B_fifo_14_num_data_valid,
        B_fifo_7_0_fifo_cap => B_fifo_14_fifo_cap,
        B_fifo_7_0_empty_n => B_fifo_14_empty_n,
        B_fifo_7_0_read => PE_kernel_modulate_7_0_1_U0_B_fifo_7_0_read,
        A_fifo_8_din => PE_kernel_modulate_7_0_1_U0_A_fifo_8_din,
        A_fifo_8_num_data_valid => A_fifo_8_num_data_valid,
        A_fifo_8_fifo_cap => A_fifo_8_fifo_cap,
        A_fifo_8_full_n => A_fifo_8_full_n,
        A_fifo_8_write => PE_kernel_modulate_7_0_1_U0_A_fifo_8_write,
        B_fifo_7_1_din => PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_din,
        B_fifo_7_1_num_data_valid => B_fifo_15_num_data_valid,
        B_fifo_7_1_fifo_cap => B_fifo_15_fifo_cap,
        B_fifo_7_1_full_n => B_fifo_15_full_n,
        B_fifo_7_1_write => PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_write,
        v151_7_0 => PE_kernel_modulate_7_0_1_U0_v151_7_0);

    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0 : component systolic_modulate_systolic_tile_modulate_Loop_l_data_drain_k9_proc22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_start,
        ap_done => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_done,
        ap_continue => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_continue,
        ap_idle => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_idle,
        ap_ready => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_ready,
        A_fifo_8_dout => A_fifo_8_dout,
        A_fifo_8_num_data_valid => A_fifo_8_num_data_valid,
        A_fifo_8_fifo_cap => A_fifo_8_fifo_cap,
        A_fifo_8_empty_n => A_fifo_8_empty_n,
        A_fifo_8_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_A_fifo_8_read,
        B_fifo_13_dout => B_fifo_13_dout,
        B_fifo_13_num_data_valid => B_fifo_13_num_data_valid,
        B_fifo_13_fifo_cap => B_fifo_13_fifo_cap,
        B_fifo_13_empty_n => B_fifo_13_empty_n,
        B_fifo_13_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_13_read,
        B_fifo_11_dout => B_fifo_11_dout,
        B_fifo_11_num_data_valid => B_fifo_11_num_data_valid,
        B_fifo_11_fifo_cap => B_fifo_11_fifo_cap,
        B_fifo_11_empty_n => B_fifo_11_empty_n,
        B_fifo_11_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_11_read,
        B_fifo_9_dout => B_fifo_9_dout,
        B_fifo_9_num_data_valid => B_fifo_9_num_data_valid,
        B_fifo_9_fifo_cap => B_fifo_9_fifo_cap,
        B_fifo_9_empty_n => B_fifo_9_empty_n,
        B_fifo_9_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_9_read,
        B_fifo_7_dout => B_fifo_7_dout,
        B_fifo_7_num_data_valid => B_fifo_7_num_data_valid,
        B_fifo_7_fifo_cap => B_fifo_7_fifo_cap,
        B_fifo_7_empty_n => B_fifo_7_empty_n,
        B_fifo_7_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_7_read,
        B_fifo_5_dout => B_fifo_5_dout,
        B_fifo_5_num_data_valid => B_fifo_5_num_data_valid,
        B_fifo_5_fifo_cap => B_fifo_5_fifo_cap,
        B_fifo_5_empty_n => B_fifo_5_empty_n,
        B_fifo_5_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_5_read,
        B_fifo_3_dout => B_fifo_3_dout,
        B_fifo_3_num_data_valid => B_fifo_3_num_data_valid,
        B_fifo_3_fifo_cap => B_fifo_3_fifo_cap,
        B_fifo_3_empty_n => B_fifo_3_empty_n,
        B_fifo_3_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_3_read,
        B_fifo_1_dout => B_fifo_1_dout,
        B_fifo_1_num_data_valid => B_fifo_1_num_data_valid,
        B_fifo_1_fifo_cap => B_fifo_1_fifo_cap,
        B_fifo_1_empty_n => B_fifo_1_empty_n,
        B_fifo_1_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_1_read,
        B_fifo_15_dout => B_fifo_15_dout,
        B_fifo_15_num_data_valid => B_fifo_15_num_data_valid,
        B_fifo_15_fifo_cap => B_fifo_15_fifo_cap,
        B_fifo_15_empty_n => B_fifo_15_empty_n,
        B_fifo_15_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_15_read);

    A_fifo_U : component systolic_modulate_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_din,
        if_full_n => A_fifo_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_A_fifo_write,
        if_dout => A_fifo_dout,
        if_num_data_valid => A_fifo_num_data_valid,
        if_fifo_cap => A_fifo_fifo_cap,
        if_empty_n => A_fifo_empty_n,
        if_read => PE_kernel_modulate_0_0_1_U0_A_fifo_0_read);

    B_fifo_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_din,
        if_full_n => B_fifo_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_write,
        if_dout => B_fifo_dout,
        if_num_data_valid => B_fifo_num_data_valid,
        if_fifo_cap => B_fifo_fifo_cap,
        if_empty_n => B_fifo_empty_n,
        if_read => PE_kernel_modulate_0_0_1_U0_B_fifo_0_0_read);

    B_fifo_2_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_din,
        if_full_n => B_fifo_2_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_2_write,
        if_dout => B_fifo_2_dout,
        if_num_data_valid => B_fifo_2_num_data_valid,
        if_fifo_cap => B_fifo_2_fifo_cap,
        if_empty_n => B_fifo_2_empty_n,
        if_read => PE_kernel_modulate_1_0_1_U0_B_fifo_1_0_read);

    B_fifo_4_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_din,
        if_full_n => B_fifo_4_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_4_write,
        if_dout => B_fifo_4_dout,
        if_num_data_valid => B_fifo_4_num_data_valid,
        if_fifo_cap => B_fifo_4_fifo_cap,
        if_empty_n => B_fifo_4_empty_n,
        if_read => PE_kernel_modulate_2_0_1_U0_B_fifo_2_0_read);

    B_fifo_6_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_din,
        if_full_n => B_fifo_6_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_6_write,
        if_dout => B_fifo_6_dout,
        if_num_data_valid => B_fifo_6_num_data_valid,
        if_fifo_cap => B_fifo_6_fifo_cap,
        if_empty_n => B_fifo_6_empty_n,
        if_read => PE_kernel_modulate_3_0_1_U0_B_fifo_3_0_read);

    B_fifo_8_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_din,
        if_full_n => B_fifo_8_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_8_write,
        if_dout => B_fifo_8_dout,
        if_num_data_valid => B_fifo_8_num_data_valid,
        if_fifo_cap => B_fifo_8_fifo_cap,
        if_empty_n => B_fifo_8_empty_n,
        if_read => PE_kernel_modulate_4_0_1_U0_B_fifo_4_0_read);

    B_fifo_10_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_din,
        if_full_n => B_fifo_10_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_10_write,
        if_dout => B_fifo_10_dout,
        if_num_data_valid => B_fifo_10_num_data_valid,
        if_fifo_cap => B_fifo_10_fifo_cap,
        if_empty_n => B_fifo_10_empty_n,
        if_read => PE_kernel_modulate_5_0_1_U0_B_fifo_5_0_read);

    B_fifo_12_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_din,
        if_full_n => B_fifo_12_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_12_write,
        if_dout => B_fifo_12_dout,
        if_num_data_valid => B_fifo_12_num_data_valid,
        if_fifo_cap => B_fifo_12_fifo_cap,
        if_empty_n => B_fifo_12_empty_n,
        if_read => PE_kernel_modulate_6_0_1_U0_B_fifo_6_0_read);

    B_fifo_14_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_din,
        if_full_n => B_fifo_14_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_B_fifo_14_write,
        if_dout => B_fifo_14_dout,
        if_num_data_valid => B_fifo_14_num_data_valid,
        if_fifo_cap => B_fifo_14_fifo_cap,
        if_empty_n => B_fifo_14_empty_n,
        if_read => PE_kernel_modulate_7_0_1_U0_B_fifo_7_0_read);

    A_fifo_1_U : component systolic_modulate_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_0_0_1_U0_A_fifo_1_din,
        if_full_n => A_fifo_1_full_n,
        if_write => PE_kernel_modulate_0_0_1_U0_A_fifo_1_write,
        if_dout => A_fifo_1_dout,
        if_num_data_valid => A_fifo_1_num_data_valid,
        if_fifo_cap => A_fifo_1_fifo_cap,
        if_empty_n => A_fifo_1_empty_n,
        if_read => PE_kernel_modulate_1_0_1_U0_A_fifo_1_read);

    B_fifo_1_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_din,
        if_full_n => B_fifo_1_full_n,
        if_write => PE_kernel_modulate_0_0_1_U0_B_fifo_0_1_write,
        if_dout => B_fifo_1_dout,
        if_num_data_valid => B_fifo_1_num_data_valid,
        if_fifo_cap => B_fifo_1_fifo_cap,
        if_empty_n => B_fifo_1_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_1_read);

    A_fifo_2_U : component systolic_modulate_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_1_0_1_U0_A_fifo_2_din,
        if_full_n => A_fifo_2_full_n,
        if_write => PE_kernel_modulate_1_0_1_U0_A_fifo_2_write,
        if_dout => A_fifo_2_dout,
        if_num_data_valid => A_fifo_2_num_data_valid,
        if_fifo_cap => A_fifo_2_fifo_cap,
        if_empty_n => A_fifo_2_empty_n,
        if_read => PE_kernel_modulate_2_0_1_U0_A_fifo_2_read);

    B_fifo_3_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_din,
        if_full_n => B_fifo_3_full_n,
        if_write => PE_kernel_modulate_1_0_1_U0_B_fifo_1_1_write,
        if_dout => B_fifo_3_dout,
        if_num_data_valid => B_fifo_3_num_data_valid,
        if_fifo_cap => B_fifo_3_fifo_cap,
        if_empty_n => B_fifo_3_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_3_read);

    A_fifo_3_U : component systolic_modulate_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_2_0_1_U0_A_fifo_3_din,
        if_full_n => A_fifo_3_full_n,
        if_write => PE_kernel_modulate_2_0_1_U0_A_fifo_3_write,
        if_dout => A_fifo_3_dout,
        if_num_data_valid => A_fifo_3_num_data_valid,
        if_fifo_cap => A_fifo_3_fifo_cap,
        if_empty_n => A_fifo_3_empty_n,
        if_read => PE_kernel_modulate_3_0_1_U0_A_fifo_3_read);

    B_fifo_5_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_din,
        if_full_n => B_fifo_5_full_n,
        if_write => PE_kernel_modulate_2_0_1_U0_B_fifo_2_1_write,
        if_dout => B_fifo_5_dout,
        if_num_data_valid => B_fifo_5_num_data_valid,
        if_fifo_cap => B_fifo_5_fifo_cap,
        if_empty_n => B_fifo_5_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_5_read);

    A_fifo_4_U : component systolic_modulate_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_3_0_1_U0_A_fifo_4_din,
        if_full_n => A_fifo_4_full_n,
        if_write => PE_kernel_modulate_3_0_1_U0_A_fifo_4_write,
        if_dout => A_fifo_4_dout,
        if_num_data_valid => A_fifo_4_num_data_valid,
        if_fifo_cap => A_fifo_4_fifo_cap,
        if_empty_n => A_fifo_4_empty_n,
        if_read => PE_kernel_modulate_4_0_1_U0_A_fifo_4_read);

    B_fifo_7_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_din,
        if_full_n => B_fifo_7_full_n,
        if_write => PE_kernel_modulate_3_0_1_U0_B_fifo_3_1_write,
        if_dout => B_fifo_7_dout,
        if_num_data_valid => B_fifo_7_num_data_valid,
        if_fifo_cap => B_fifo_7_fifo_cap,
        if_empty_n => B_fifo_7_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_7_read);

    A_fifo_5_U : component systolic_modulate_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_4_0_1_U0_A_fifo_5_din,
        if_full_n => A_fifo_5_full_n,
        if_write => PE_kernel_modulate_4_0_1_U0_A_fifo_5_write,
        if_dout => A_fifo_5_dout,
        if_num_data_valid => A_fifo_5_num_data_valid,
        if_fifo_cap => A_fifo_5_fifo_cap,
        if_empty_n => A_fifo_5_empty_n,
        if_read => PE_kernel_modulate_5_0_1_U0_A_fifo_5_read);

    B_fifo_9_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_din,
        if_full_n => B_fifo_9_full_n,
        if_write => PE_kernel_modulate_4_0_1_U0_B_fifo_4_1_write,
        if_dout => B_fifo_9_dout,
        if_num_data_valid => B_fifo_9_num_data_valid,
        if_fifo_cap => B_fifo_9_fifo_cap,
        if_empty_n => B_fifo_9_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_9_read);

    A_fifo_6_U : component systolic_modulate_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_5_0_1_U0_A_fifo_6_din,
        if_full_n => A_fifo_6_full_n,
        if_write => PE_kernel_modulate_5_0_1_U0_A_fifo_6_write,
        if_dout => A_fifo_6_dout,
        if_num_data_valid => A_fifo_6_num_data_valid,
        if_fifo_cap => A_fifo_6_fifo_cap,
        if_empty_n => A_fifo_6_empty_n,
        if_read => PE_kernel_modulate_6_0_1_U0_A_fifo_6_read);

    B_fifo_11_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_din,
        if_full_n => B_fifo_11_full_n,
        if_write => PE_kernel_modulate_5_0_1_U0_B_fifo_5_1_write,
        if_dout => B_fifo_11_dout,
        if_num_data_valid => B_fifo_11_num_data_valid,
        if_fifo_cap => B_fifo_11_fifo_cap,
        if_empty_n => B_fifo_11_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_11_read);

    A_fifo_7_U : component systolic_modulate_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_6_0_1_U0_A_fifo_7_din,
        if_full_n => A_fifo_7_full_n,
        if_write => PE_kernel_modulate_6_0_1_U0_A_fifo_7_write,
        if_dout => A_fifo_7_dout,
        if_num_data_valid => A_fifo_7_num_data_valid,
        if_fifo_cap => A_fifo_7_fifo_cap,
        if_empty_n => A_fifo_7_empty_n,
        if_read => PE_kernel_modulate_7_0_1_U0_A_fifo_7_read);

    B_fifo_13_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_din,
        if_full_n => B_fifo_13_full_n,
        if_write => PE_kernel_modulate_6_0_1_U0_B_fifo_6_1_write,
        if_dout => B_fifo_13_dout,
        if_num_data_valid => B_fifo_13_num_data_valid,
        if_fifo_cap => B_fifo_13_fifo_cap,
        if_empty_n => B_fifo_13_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_13_read);

    A_fifo_8_U : component systolic_modulate_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_7_0_1_U0_A_fifo_8_din,
        if_full_n => A_fifo_8_full_n,
        if_write => PE_kernel_modulate_7_0_1_U0_A_fifo_8_write,
        if_dout => A_fifo_8_dout,
        if_num_data_valid => A_fifo_8_num_data_valid,
        if_fifo_cap => A_fifo_8_fifo_cap,
        if_empty_n => A_fifo_8_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_A_fifo_8_read);

    B_fifo_15_U : component systolic_modulate_fifo_w32_d9_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_din,
        if_full_n => B_fifo_15_full_n,
        if_write => PE_kernel_modulate_7_0_1_U0_B_fifo_7_1_write,
        if_dout => B_fifo_15_dout,
        if_num_data_valid => B_fifo_15_num_data_valid,
        if_fifo_cap => B_fifo_15_fifo_cap,
        if_empty_n => B_fifo_15_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_B_fifo_15_read);

    start_for_PE_kernel_modulate_0_0_1_U0_U : component systolic_modulate_start_for_PE_kernel_modulate_0_0_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_PE_kernel_modulate_0_0_1_U0_din,
        if_full_n => start_for_PE_kernel_modulate_0_0_1_U0_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write,
        if_dout => start_for_PE_kernel_modulate_0_0_1_U0_dout,
        if_empty_n => start_for_PE_kernel_modulate_0_0_1_U0_empty_n,
        if_read => PE_kernel_modulate_0_0_1_U0_ap_ready);

    start_for_PE_kernel_modulate_1_0_1_U0_U : component systolic_modulate_start_for_PE_kernel_modulate_1_0_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_PE_kernel_modulate_1_0_1_U0_din,
        if_full_n => start_for_PE_kernel_modulate_1_0_1_U0_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write,
        if_dout => start_for_PE_kernel_modulate_1_0_1_U0_dout,
        if_empty_n => start_for_PE_kernel_modulate_1_0_1_U0_empty_n,
        if_read => PE_kernel_modulate_1_0_1_U0_ap_ready);

    start_for_PE_kernel_modulate_2_0_1_U0_U : component systolic_modulate_start_for_PE_kernel_modulate_2_0_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_PE_kernel_modulate_2_0_1_U0_din,
        if_full_n => start_for_PE_kernel_modulate_2_0_1_U0_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write,
        if_dout => start_for_PE_kernel_modulate_2_0_1_U0_dout,
        if_empty_n => start_for_PE_kernel_modulate_2_0_1_U0_empty_n,
        if_read => PE_kernel_modulate_2_0_1_U0_ap_ready);

    start_for_PE_kernel_modulate_3_0_1_U0_U : component systolic_modulate_start_for_PE_kernel_modulate_3_0_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_PE_kernel_modulate_3_0_1_U0_din,
        if_full_n => start_for_PE_kernel_modulate_3_0_1_U0_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write,
        if_dout => start_for_PE_kernel_modulate_3_0_1_U0_dout,
        if_empty_n => start_for_PE_kernel_modulate_3_0_1_U0_empty_n,
        if_read => PE_kernel_modulate_3_0_1_U0_ap_ready);

    start_for_PE_kernel_modulate_4_0_1_U0_U : component systolic_modulate_start_for_PE_kernel_modulate_4_0_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_PE_kernel_modulate_4_0_1_U0_din,
        if_full_n => start_for_PE_kernel_modulate_4_0_1_U0_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write,
        if_dout => start_for_PE_kernel_modulate_4_0_1_U0_dout,
        if_empty_n => start_for_PE_kernel_modulate_4_0_1_U0_empty_n,
        if_read => PE_kernel_modulate_4_0_1_U0_ap_ready);

    start_for_PE_kernel_modulate_5_0_1_U0_U : component systolic_modulate_start_for_PE_kernel_modulate_5_0_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_PE_kernel_modulate_5_0_1_U0_din,
        if_full_n => start_for_PE_kernel_modulate_5_0_1_U0_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write,
        if_dout => start_for_PE_kernel_modulate_5_0_1_U0_dout,
        if_empty_n => start_for_PE_kernel_modulate_5_0_1_U0_empty_n,
        if_read => PE_kernel_modulate_5_0_1_U0_ap_ready);

    start_for_PE_kernel_modulate_6_0_1_U0_U : component systolic_modulate_start_for_PE_kernel_modulate_6_0_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_PE_kernel_modulate_6_0_1_U0_din,
        if_full_n => start_for_PE_kernel_modulate_6_0_1_U0_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write,
        if_dout => start_for_PE_kernel_modulate_6_0_1_U0_dout,
        if_empty_n => start_for_PE_kernel_modulate_6_0_1_U0_empty_n,
        if_read => PE_kernel_modulate_6_0_1_U0_ap_ready);

    start_for_PE_kernel_modulate_7_0_1_U0_U : component systolic_modulate_start_for_PE_kernel_modulate_7_0_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_PE_kernel_modulate_7_0_1_U0_din,
        if_full_n => start_for_PE_kernel_modulate_7_0_1_U0_full_n,
        if_write => systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_write,
        if_dout => start_for_PE_kernel_modulate_7_0_1_U0_dout,
        if_empty_n => start_for_PE_kernel_modulate_7_0_1_U0_empty_n,
        if_read => PE_kernel_modulate_7_0_1_U0_ap_ready);

    start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_U : component systolic_modulate_start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_din,
        if_full_n => start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_full_n,
        if_write => PE_kernel_modulate_0_0_1_U0_start_write,
        if_dout => start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_dout,
        if_empty_n => start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_empty_n,
        if_read => systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_ready);




    PE_kernel_modulate_0_0_1_U0_ap_continue <= ap_sync_continue;
    PE_kernel_modulate_0_0_1_U0_ap_start <= start_for_PE_kernel_modulate_0_0_1_U0_empty_n;
    PE_kernel_modulate_1_0_1_U0_ap_continue <= ap_sync_continue;
    PE_kernel_modulate_1_0_1_U0_ap_start <= start_for_PE_kernel_modulate_1_0_1_U0_empty_n;
    PE_kernel_modulate_2_0_1_U0_ap_continue <= ap_sync_continue;
    PE_kernel_modulate_2_0_1_U0_ap_start <= start_for_PE_kernel_modulate_2_0_1_U0_empty_n;
    PE_kernel_modulate_3_0_1_U0_ap_continue <= ap_sync_continue;
    PE_kernel_modulate_3_0_1_U0_ap_start <= start_for_PE_kernel_modulate_3_0_1_U0_empty_n;
    PE_kernel_modulate_4_0_1_U0_ap_continue <= ap_sync_continue;
    PE_kernel_modulate_4_0_1_U0_ap_start <= start_for_PE_kernel_modulate_4_0_1_U0_empty_n;
    PE_kernel_modulate_5_0_1_U0_ap_continue <= ap_sync_continue;
    PE_kernel_modulate_5_0_1_U0_ap_start <= start_for_PE_kernel_modulate_5_0_1_U0_empty_n;
    PE_kernel_modulate_6_0_1_U0_ap_continue <= ap_sync_continue;
    PE_kernel_modulate_6_0_1_U0_ap_start <= start_for_PE_kernel_modulate_6_0_1_U0_empty_n;
    PE_kernel_modulate_7_0_1_U0_ap_continue <= ap_sync_continue;
    PE_kernel_modulate_7_0_1_U0_ap_start <= start_for_PE_kernel_modulate_7_0_1_U0_empty_n;
    ap_done <= ap_sync_done;
    ap_idle <= (systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_idle and systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_idle and PE_kernel_modulate_7_0_1_U0_ap_idle and PE_kernel_modulate_6_0_1_U0_ap_idle and PE_kernel_modulate_5_0_1_U0_ap_idle and PE_kernel_modulate_4_0_1_U0_ap_idle and PE_kernel_modulate_3_0_1_U0_ap_idle and PE_kernel_modulate_2_0_1_U0_ap_idle and PE_kernel_modulate_1_0_1_U0_ap_idle and PE_kernel_modulate_0_0_1_U0_ap_idle);
    ap_ready <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_ready;
    ap_sync_continue <= (ap_sync_done and ap_continue);
    ap_sync_done <= (systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_done and PE_kernel_modulate_7_0_1_U0_ap_done and PE_kernel_modulate_6_0_1_U0_ap_done and PE_kernel_modulate_5_0_1_U0_ap_done and PE_kernel_modulate_4_0_1_U0_ap_done and PE_kernel_modulate_3_0_1_U0_ap_done and PE_kernel_modulate_2_0_1_U0_ap_done and PE_kernel_modulate_1_0_1_U0_ap_done and PE_kernel_modulate_0_0_1_U0_ap_done);
    start_for_PE_kernel_modulate_0_0_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_PE_kernel_modulate_1_0_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_PE_kernel_modulate_2_0_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_PE_kernel_modulate_3_0_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_PE_kernel_modulate_4_0_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_PE_kernel_modulate_5_0_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_PE_kernel_modulate_6_0_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_PE_kernel_modulate_7_0_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_din <= (0=>ap_const_logic_1, others=>'-');
    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_continue <= ap_sync_continue;
    systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_ap_start <= start_for_systolic_tile_modulate_Loop_l_data_drain_k9_proc22_U0_empty_n;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_continue <= ap_const_logic_1;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_ap_start <= ap_start;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_start_full_n <= (start_for_PE_kernel_modulate_7_0_1_U0_full_n and start_for_PE_kernel_modulate_6_0_1_U0_full_n and start_for_PE_kernel_modulate_5_0_1_U0_full_n and start_for_PE_kernel_modulate_4_0_1_U0_full_n and start_for_PE_kernel_modulate_3_0_1_U0_full_n and start_for_PE_kernel_modulate_2_0_1_U0_full_n and start_for_PE_kernel_modulate_1_0_1_U0_full_n and start_for_PE_kernel_modulate_0_0_1_U0_full_n);
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_write <= ap_const_logic_0;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_write <= ap_const_logic_0;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_write <= ap_const_logic_0;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_write <= ap_const_logic_0;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_write <= ap_const_logic_0;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_write <= ap_const_logic_0;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_write <= ap_const_logic_0;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_write <= ap_const_logic_0;
    systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_write <= ap_const_logic_0;
    v168_0_address0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_address0;
    v168_0_address1 <= ap_const_lv3_0;
    v168_0_ce0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_ce0;
    v168_0_ce1 <= ap_const_logic_0;
    v168_0_d0 <= ap_const_lv32_0;
    v168_0_d1 <= ap_const_lv32_0;
    v168_0_read <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v168_0_write;
    v168_0_we0 <= ap_const_logic_0;
    v168_0_we1 <= ap_const_logic_0;
    v169_0_address0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_address0;
    v169_0_address1 <= ap_const_lv3_0;
    v169_0_ce0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_ce0;
    v169_0_ce1 <= ap_const_logic_0;
    v169_0_d0 <= ap_const_lv32_0;
    v169_0_d1 <= ap_const_lv32_0;
    v169_0_read <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_0_write;
    v169_0_we0 <= ap_const_logic_0;
    v169_0_we1 <= ap_const_logic_0;
    v169_1_address0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_address0;
    v169_1_address1 <= ap_const_lv3_0;
    v169_1_ce0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_ce0;
    v169_1_ce1 <= ap_const_logic_0;
    v169_1_d0 <= ap_const_lv32_0;
    v169_1_d1 <= ap_const_lv32_0;
    v169_1_read <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_1_write;
    v169_1_we0 <= ap_const_logic_0;
    v169_1_we1 <= ap_const_logic_0;
    v169_2_address0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_address0;
    v169_2_address1 <= ap_const_lv3_0;
    v169_2_ce0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_ce0;
    v169_2_ce1 <= ap_const_logic_0;
    v169_2_d0 <= ap_const_lv32_0;
    v169_2_d1 <= ap_const_lv32_0;
    v169_2_read <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_2_write;
    v169_2_we0 <= ap_const_logic_0;
    v169_2_we1 <= ap_const_logic_0;
    v169_3_address0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_address0;
    v169_3_address1 <= ap_const_lv3_0;
    v169_3_ce0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_ce0;
    v169_3_ce1 <= ap_const_logic_0;
    v169_3_d0 <= ap_const_lv32_0;
    v169_3_d1 <= ap_const_lv32_0;
    v169_3_read <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_3_write;
    v169_3_we0 <= ap_const_logic_0;
    v169_3_we1 <= ap_const_logic_0;
    v169_4_address0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_address0;
    v169_4_address1 <= ap_const_lv3_0;
    v169_4_ce0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_ce0;
    v169_4_ce1 <= ap_const_logic_0;
    v169_4_d0 <= ap_const_lv32_0;
    v169_4_d1 <= ap_const_lv32_0;
    v169_4_read <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_4_write;
    v169_4_we0 <= ap_const_logic_0;
    v169_4_we1 <= ap_const_logic_0;
    v169_5_address0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_address0;
    v169_5_address1 <= ap_const_lv3_0;
    v169_5_ce0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_ce0;
    v169_5_ce1 <= ap_const_logic_0;
    v169_5_d0 <= ap_const_lv32_0;
    v169_5_d1 <= ap_const_lv32_0;
    v169_5_read <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_5_write;
    v169_5_we0 <= ap_const_logic_0;
    v169_5_we1 <= ap_const_logic_0;
    v169_6_address0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_address0;
    v169_6_address1 <= ap_const_lv3_0;
    v169_6_ce0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_ce0;
    v169_6_ce1 <= ap_const_logic_0;
    v169_6_d0 <= ap_const_lv32_0;
    v169_6_d1 <= ap_const_lv32_0;
    v169_6_read <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_6_write;
    v169_6_we0 <= ap_const_logic_0;
    v169_6_we1 <= ap_const_logic_0;
    v169_7_address0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_address0;
    v169_7_address1 <= ap_const_lv3_0;
    v169_7_ce0 <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_ce0;
    v169_7_ce1 <= ap_const_logic_0;
    v169_7_d0 <= ap_const_lv32_0;
    v169_7_d1 <= ap_const_lv32_0;
    v169_7_read <= systolic_tile_modulate_Loop_l_data_load_k8_proc21_U0_v169_7_write;
    v169_7_we0 <= ap_const_logic_0;
    v169_7_we1 <= ap_const_logic_0;
    v170_0_0 <= PE_kernel_modulate_0_0_1_U0_v4_0_0;
    v170_0_0_ap_vld <= ap_const_logic_1;
    v170_1_0 <= PE_kernel_modulate_1_0_1_U0_v25_1_0;
    v170_1_0_ap_vld <= ap_const_logic_1;
    v170_2_0 <= PE_kernel_modulate_2_0_1_U0_v46_2_0;
    v170_2_0_ap_vld <= ap_const_logic_1;
    v170_3_0 <= PE_kernel_modulate_3_0_1_U0_v67_3_0;
    v170_3_0_ap_vld <= ap_const_logic_1;
    v170_4_0 <= PE_kernel_modulate_4_0_1_U0_v88_4_0;
    v170_4_0_ap_vld <= ap_const_logic_1;
    v170_5_0 <= PE_kernel_modulate_5_0_1_U0_v109_5_0;
    v170_5_0_ap_vld <= ap_const_logic_1;
    v170_6_0 <= PE_kernel_modulate_6_0_1_U0_v130_6_0;
    v170_6_0_ap_vld <= ap_const_logic_1;
    v170_7_0 <= PE_kernel_modulate_7_0_1_U0_v151_7_0;
    v170_7_0_ap_vld <= ap_const_logic_1;
end behav;
