#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 24 12:38:38 2019
# Process ID: 11930
# Current directory: /home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.runs/synth_1
# Command line: vivado -log basys3_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3_top.tcl
# Log file: /home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.runs/synth_1/basys3_top.vds
# Journal file: /home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source basys3_top.tcl -notrace
Command: synth_design -top basys3_top -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11951 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.973 ; gain = 154.715 ; free physical = 645 ; free virtual = 3990
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'basys3_top' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/post-mid/basys3_bundle_for_ee789/basys3_top_vhdl/basys3_top.vhdl:23]
	Parameter baudFreq bound to: 24 - type: integer 
	Parameter baudLimit bound to: 15601 - type: integer 
INFO: [Synth 8-3491] module 'uartTop' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:478' bound to instance 'uartInst' of component 'uartTop' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/post-mid/basys3_bundle_for_ee789/basys3_top_vhdl/basys3_top.vhdl:74]
INFO: [Synth 8-638] synthesizing module 'uartTop' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:505]
	Parameter baudFreq bound to: 24 - type: integer 
	Parameter baudLimit bound to: 15601 - type: integer 
INFO: [Synth 8-3491] module 'uartTopBase' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:413' bound to instance 'baseInst' of component 'uartTopBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:522]
INFO: [Synth 8-638] synthesizing module 'uartTopBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:432]
INFO: [Synth 8-3491] module 'baudGen' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:132' bound to instance 'bg' of component 'baudGen' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:438]
INFO: [Synth 8-638] synthesizing module 'baudGen' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:142]
INFO: [Synth 8-256] done synthesizing module 'baudGen' (1#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:142]
INFO: [Synth 8-3491] module 'uartTx' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:564' bound to instance 'ut' of component 'uartTx' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:446]
INFO: [Synth 8-638] synthesizing module 'uartTx' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:574]
INFO: [Synth 8-256] done synthesizing module 'uartTx' (2#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:574]
INFO: [Synth 8-3491] module 'uartRx' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:300' bound to instance 'ur' of component 'uartRx' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:456]
INFO: [Synth 8-638] synthesizing module 'uartRx' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:309]
INFO: [Synth 8-256] done synthesizing module 'uartRx' (3#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:309]
INFO: [Synth 8-256] done synthesizing module 'uartTopBase' (4#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:432]
INFO: [Synth 8-3491] module 'uartBridge' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:169' bound to instance 'bridgeInst' of component 'uartBridge' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:538]
INFO: [Synth 8-638] synthesizing module 'uartBridge' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:189]
INFO: [Synth 8-256] done synthesizing module 'uartBridge' (5#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:189]
INFO: [Synth 8-256] done synthesizing module 'uartTop' (6#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:505]
INFO: [Synth 8-3491] module 'ahir_system' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:22946' bound to instance 'ahirInst' of component 'ahir_system' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/post-mid/basys3_bundle_for_ee789/basys3_top_vhdl/basys3_top.vhdl:95]
INFO: [Synth 8-638] synthesizing module 'ahir_system' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:22959]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter call_data_width bound to: 41 - type: integer 
	Parameter return_data_width bound to: 32 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SplitCallArbiter' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18709' bound to instance 'accessMem_arbiter' of component 'SplitCallArbiter' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:24420]
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter call_data_width bound to: 41 - type: integer 
	Parameter return_data_width bound to: 32 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 2 - type: integer 
	Parameter name bound to: SplitCallArbiter-fairify - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'NobodyLeftBehind' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16019' bound to instance 'fairify' of component 'NobodyLeftBehind' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18793]
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: SplitCallArbiter-fairify - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind' (7#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: SplitCallArbiter-tagGen - type: string 
	Parameter iwidth bound to: 2 - type: integer 
	Parameter owidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'BinaryEncoder' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14492' bound to instance 'tagGen' of component 'BinaryEncoder' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18875]
INFO: [Synth 8-638] synthesizing module 'BinaryEncoder' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
	Parameter name bound to: SplitCallArbiter-tagGen - type: string 
	Parameter iwidth bound to: 2 - type: integer 
	Parameter owidth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryEncoder' (8#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
WARNING: [Synth 8-6014] Unused sequential element multipleRequesters.pe_call_reqs_reg_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18833]
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter' (9#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter tag_length bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'accessMem' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:21' bound to instance 'accessMem_instance' of component 'accessMem' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:24448]
INFO: [Synth 8-638] synthesizing module 'accessMem' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:55]
	Parameter tag_length bound to: 3 - type: integer 
	Parameter name bound to: accessMem_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 44 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadBuffer' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20682' bound to instance 'in_buffer' of component 'UnloadBuffer' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:100]
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: accessMem_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 44 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: accessMem_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 44 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadRegister' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29038' bound to instance 'ulReg' of component 'UnloadRegister' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20811]
INFO: [Synth 8-638] synthesizing module 'UnloadRegister' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: accessMem_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 44 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister' (10#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer' (11#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 5 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 160'b0000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000111 
	Parameter place_markings bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000111 
	Parameter place_delays bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_in_buffer_unload_req_symbol_join' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:131]
INFO: [Synth 8-638] synthesizing module 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 5 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 160'b0000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000111 
	Parameter place_markings bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000111 
	Parameter place_delays bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element' (12#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass' (13#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1' (13#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized1' (13#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized3' (13#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized3' (13#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized5' (13#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-4 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized5' (13#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-5 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-5 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized7' (13#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 7 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-5 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 7 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-5 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized7' (13#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join' (14#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: accessMem_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'ReceiveBuffer' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27219' bound to instance 'out_buffer' of component 'ReceiveBuffer' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:137]
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: accessMem_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: accessMem_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'PipeBase' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17109' bound to instance 'bufPipe' of component 'PipeBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27250]
INFO: [Synth 8-638] synthesizing module 'PipeBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: accessMem_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: accessMem_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'QueueBase' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17520' bound to instance 'queue' of component 'QueueBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17253]
INFO: [Synth 8-638] synthesizing module 'QueueBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: accessMem_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 35 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase' (15#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase' (16#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000111 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_out_buffer_write_req_symbol_join' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:161]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000111 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized9' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized9' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized11' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized11' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized13' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized13' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized1' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: read_data_update_enable_join - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_read_data_update_enable_join' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:172]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: read_data_update_enable_join - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: read_data_update_enable_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: read_data_update_enable_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized15' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: read_data_update_enable_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: read_data_update_enable_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized15' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized3' (17#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 7 - type: integer 
	Parameter in_data_width bound to: 3 - type: integer 
	Parameter out_data_width bound to: 3 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'InterlockBuffer' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26100' bound to instance 'tagIlock' of component 'InterlockBuffer' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:182]
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 7 - type: integer 
	Parameter in_data_width bound to: 3 - type: integer 
	Parameter out_data_width bound to: 3 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 7 - type: integer 
	Parameter data_width bound to: 3 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadBuffer' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20682' bound to instance 'buf' of component 'UnloadBuffer' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26211]
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 7 - type: integer 
	Parameter data_width bound to: 3 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe - type: string 
	Parameter queue_depth bound to: 7 - type: integer 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'QueueBaseWithEmptyFull' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17752' bound to instance 'bufPipe' of component 'QueueBaseWithEmptyFull' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20779]
INFO: [Synth 8-638] synthesizing module 'QueueBaseWithEmptyFull' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17767]
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe - type: string 
	Parameter queue_depth bound to: 7 - type: integer 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'QueueEmptyFullLogic' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17969' bound to instance 'fe_logic' of component 'QueueEmptyFullLogic' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17879]
INFO: [Synth 8-638] synthesizing module 'QueueEmptyFullLogic' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17975]
INFO: [Synth 8-256] done synthesizing module 'QueueEmptyFullLogic' (18#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17975]
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe:rpreg - type: string 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20463' bound to instance 'rdpReg' of component 'SynchResetRegisterUnsigned' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17899]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe:rpreg - type: string 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned' (19#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe:wrpreg - type: string 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'SynchResetRegisterUnsigned' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20463' bound to instance 'wrpReg' of component 'SynchResetRegisterUnsigned' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17911]
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe:wrpreg - type: string 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized1' (19#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBaseWithEmptyFull' (20#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17767]
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 3 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'UnloadRegister' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29038' bound to instance 'ulReg' of component 'UnloadRegister' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20811]
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 3 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized1' (20#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized1' (20#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000011100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_tag_ilock_write_req_symbol_join' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:204]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000011100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized17' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized17' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized19' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized19' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized5' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_tag_ilock_read_req_symbol_join' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:215]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized21' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized21' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized23' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized23' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized25' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized25' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized7' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_2 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_accessMem_cp_element_group_2' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:315]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_2 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessMem_cp_element_group_2-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_2-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized27' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_2-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_2-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized27' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_2-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_2-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized29' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_2-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_2-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized29' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized9' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_accessMem_cp_element_group_3' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:337]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessMem_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized31' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized31' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized33' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized33' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized11' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_4 - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_accessMem_cp_element_group_4' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:358]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_4 - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: accessMem_cp_element_group_4-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_4-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized35' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_4-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_4-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized35' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized13' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  rr_63_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'rr_63_symbol_link_to_dp' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:390]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_63_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized37' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_6 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_accessMem_cp_element_group_6' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:401]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_6 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter name bound to: accessMem_cp_element_group_6-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_6-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized39' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_6-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_6-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized37' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_6-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_6-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized41' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_6-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_6-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized39' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_6-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_6-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized43' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_6-placegen-pI-3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_6-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized41' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized15' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  cr_74_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'cr_74_symbol_link_to_dp' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_74_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized45' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_accessMem_cp_element_group_7' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:428]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: accessMem_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized47' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized43' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized17' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'ra_64_symbol_link_from_dp' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:449]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized49' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'ca_75_symbol_link_from_dp' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:466]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized51' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_121_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'rr_121_symbol_link_to_dp' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:484]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_121_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized53' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_10 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_accessMem_cp_element_group_10' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:495]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_10 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: accessMem_cp_element_group_10-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized55' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_10-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized55' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_10-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_10-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized45' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_10-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized57' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_10-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized57' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_10-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_10-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized47' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_10-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized59' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_10-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized59' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_10-placegen-pI-3 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_10-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized49' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized19' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  cr_132_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'cr_132_symbol_link_to_dp' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:512]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized61' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_132_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized61' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_11 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000011100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'generic_join' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12829' bound to instance 'gj_accessMem_cp_element_group_11' of component 'generic_join' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:523]
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_11 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000011100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessMem_cp_element_group_11-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized63' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_11-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized63' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_11-placegen-pI-1 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_11-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized51' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_11-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'dly' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12854]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized65' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_11-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized65' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_11-placegen-pI-2 - type: string 
INFO: [Synth 8-3491] module 'place_with_bypass' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14200' bound to instance 'pI' of component 'place_with_bypass' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12856]
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_11-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized53' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized21' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  12_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'ra_122_symbol_link_from_dp' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:542]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized67' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  12_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized67' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'ca_133_symbol_link_from_dp' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:563]
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized69' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized69' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'control_delay_element' declared at '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12728' bound to instance 'cp_element_14_delay' of component 'control_delay_element' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:575]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized71' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized71' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessMem_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized73' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized73' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized55' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized55' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized75' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized75' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized57' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized57' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized23' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessMem_cp_element_group_16-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized77' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_16-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized77' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_16-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized59' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_16-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized59' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_16-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized79' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_16-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized79' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_16-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized61' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_16-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized61' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessMem_cp_element_group_16-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized81' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessMem_cp_element_group_16-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized81' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_16-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized63' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessMem_cp_element_group_16-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized63' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized25' (21#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: LoadGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000100 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: LoadGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000100 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 4 - type: integer 
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 4 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 4 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase' (22#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue' (23#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm' (24#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase' (25#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface' (26#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: LoadGroup0 - type: string 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LoadReqSharedWithInputBuffers' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26447]
	Parameter name bound to: LoadGroup0 - type: string 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter name bound to: LoadGroup0-TstampGen-Tsb - type: string 
	Parameter data_width bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CounterBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25668]
	Parameter name bound to: LoadGroup0-TstampGen-Tsb - type: string 
	Parameter data_width bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterBase' (27#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25668]
	Parameter name bound to: LoadGroup0-RxGen-rb-0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 26 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-RxGen-rb-0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 26 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 26 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 26 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 26 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 26 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized3' (27#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized5' (27#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized1' (27#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized1' (27#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized1' (27#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_data_width bound to: 26 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_tag_width bound to: 1 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_tree_combinational_arch' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_data_width bound to: 26 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_tag_width bound to: 1 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 9 - type: integer 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combinational_merge' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 9 - type: integer 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combinational_merge' (28#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
INFO: [Synth 8-256] done synthesizing module 'merge_tree_combinational_arch' (29#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
INFO: [Synth 8-256] done synthesizing module 'LoadReqSharedWithInputBuffers' (30#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26447]
	Parameter name bound to: LoadGroup0 load-complete  - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'LoadCompleteShared' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15794]
	Parameter name bound to: LoadGroup0 load-complete  - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter name bound to: LoadGroup0 load-complete -odemux  - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseWithBuffering' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: LoadGroup0 load-complete -odemux  - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 1 - type: bool 
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 0-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 0-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized3' (30#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized3' (30#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseWithBuffering' (31#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
INFO: [Synth 8-256] done synthesizing module 'LoadCompleteShared' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15794]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000101 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000101 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 5 - type: integer 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 5 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 5 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized1' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized1' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized1' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized1' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized1' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'StoreReqSharedWithInputBuffers' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28675]
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: StoreGroup0 Req -TstampGen->Tsb-tsc - type: string 
	Parameter data_width bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CounterBase__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25668]
	Parameter name bound to: StoreGroup0 Req -TstampGen->Tsb-tsc - type: string 
	Parameter data_width bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterBase__parameterized1' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25668]
	Parameter name bound to: StoreGroup0 Req -rb 0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -rb 0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized7' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized9' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized3' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized3' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized3' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_tag_width bound to: 1 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_tree_combinational_arch__parameterized0' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_tag_width bound to: 1 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 41 - type: integer 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combinational_merge__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 41 - type: integer 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combinational_merge__parameterized1' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
INFO: [Synth 8-256] done synthesizing module 'merge_tree_combinational_arch__parameterized0' (32#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
INFO: [Synth 8-256] done synthesizing module 'StoreReqSharedWithInputBuffers' (33#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28675]
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-638] synthesizing module 'StoreCompleteShared' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000111 
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseNoData' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-226] default block is never used [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16559]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseNoData' (34#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
INFO: [Synth 8-256] done synthesizing module 'StoreCompleteShared' (35#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
INFO: [Synth 8-256] done synthesizing module 'accessMem' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:55]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 14 - type: integer 
	Parameter call_data_width bound to: 41 - type: integer 
	Parameter return_data_width bound to: 32 - type: integer 
	Parameter caller_tag_length bound to: 2 - type: integer 
	Parameter callee_tag_length bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 14 - type: integer 
	Parameter call_data_width bound to: 41 - type: integer 
	Parameter return_data_width bound to: 32 - type: integer 
	Parameter caller_tag_length bound to: 2 - type: integer 
	Parameter callee_tag_length bound to: 4 - type: integer 
	Parameter name bound to: SplitCallArbiter-fairify - type: string 
	Parameter num_reqs bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: SplitCallArbiter-fairify - type: string 
	Parameter num_reqs bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized1' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: SplitCallArbiter-tagGen - type: string 
	Parameter iwidth bound to: 14 - type: integer 
	Parameter owidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BinaryEncoder__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
	Parameter name bound to: SplitCallArbiter-tagGen - type: string 
	Parameter iwidth bound to: 14 - type: integer 
	Parameter owidth bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryEncoder__parameterized1' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
WARNING: [Synth 8-6014] Unused sequential element multipleRequesters.pe_call_reqs_reg_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18833]
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter__parameterized1' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter tag_length bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'accessreg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:1038]
	Parameter tag_length bound to: 6 - type: integer 
	Parameter name bound to: accessreg_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 47 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: accessreg_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 47 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: accessreg_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 47 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: accessreg_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 47 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized5' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized5' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 5 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 160'b0000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000111 
	Parameter place_markings bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000111 
	Parameter place_delays bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: accessreg_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 38 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: accessreg_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 38 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: accessreg_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 38 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: accessreg_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 38 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: accessreg_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 38 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: accessreg_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 38 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized5' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized5' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized5' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000111 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: read_data_update_enable_join - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 7 - type: integer 
	Parameter in_data_width bound to: 6 - type: integer 
	Parameter out_data_width bound to: 6 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 7 - type: integer 
	Parameter in_data_width bound to: 6 - type: integer 
	Parameter out_data_width bound to: 6 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 7 - type: integer 
	Parameter data_width bound to: 6 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 7 - type: integer 
	Parameter data_width bound to: 6 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe - type: string 
	Parameter queue_depth bound to: 7 - type: integer 
	Parameter data_width bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'QueueBaseWithEmptyFull__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17767]
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe - type: string 
	Parameter queue_depth bound to: 7 - type: integer 
	Parameter data_width bound to: 6 - type: integer 
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe:rpreg - type: string 
	Parameter data_width bound to: 3 - type: integer 
	Parameter name bound to: tag-interlock-buffer buffer -blocking_read-bufPipe:wrpreg - type: string 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QueueBaseWithEmptyFull__parameterized1' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17767]
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 6 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 6 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized7' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized7' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized1' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000011100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_2 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized28' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_2 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessreg_cp_element_group_2-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized83' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_2-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized83' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_2-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized65' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_2-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized65' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_2-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized85' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_2-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized85' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_2-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized67' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_2-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized67' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized28' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized30' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessreg_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized87' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized87' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized69' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized69' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized89' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized89' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized71' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized71' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized30' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_4 - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized32' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_4 - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: accessreg_cp_element_group_4-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized91' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_4-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized91' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_4-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized73' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_4-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized73' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized32' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  rr_208_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized93' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_208_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized93' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_6 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized34' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_6 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter name bound to: accessreg_cp_element_group_6-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized95' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_6-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized95' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_6-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized75' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_6-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized75' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_6-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized97' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_6-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized97' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_6-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized77' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_6-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized77' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_6-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized99' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_6-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized99' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_6-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized79' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_6-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized79' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized34' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  cr_219_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized101' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_219_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized101' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized36' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 32'b00000000000000000000000000000001 
	Parameter place_markings bound to: 32'b00000000000000000000000000000001 
	Parameter place_delays bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: accessreg_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized103' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized103' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized81' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized81' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized36' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_266_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized105' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_266_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized105' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_10 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000011100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized38' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_10 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000011100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: accessreg_cp_element_group_10-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized107' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_10-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized107' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_10-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized83' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_10-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized83' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_10-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized109' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_10-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized109' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_10-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized85' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_10-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized85' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_10-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized111' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_10-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized111' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_10-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized87' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_10-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized87' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized38' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  cr_277_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized113' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_277_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized113' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_11 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000011100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized40' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_11 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000011100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessreg_cp_element_group_11-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized115' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_11-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized115' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_11-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized89' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_11-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized89' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_11-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized117' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_11-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized117' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_11-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized91' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_11-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized91' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized40' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  12_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized42' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessreg_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized119' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized119' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized93' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized93' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized121' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized121' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized95' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized95' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized42' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized44' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_16 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: accessreg_cp_element_group_16-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized123' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_16-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized123' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_16-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized97' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_16-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized97' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_16-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized125' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_16-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized125' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_16-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized99' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_16-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized99' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: accessreg_cp_element_group_16-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized127' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: accessreg_cp_element_group_16-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized127' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_16-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized101' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 7 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_cp_element_group_16-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized101' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized44' (36#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: LoadGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000100 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0 - type: string 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter name bound to: LoadGroup0 load-complete  - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000101 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000111 
INFO: [Synth 8-256] done synthesizing module 'accessreg' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:1038]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter__parameterized3' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:2014]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: add_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: add_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: add_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: add_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized9' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized9' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized46' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized103' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized103' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized130' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized130' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized105' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized105' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized46' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: add_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: add_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: add_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: add_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: add_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: add_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized7' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized7' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized7' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized48' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized107' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized107' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-2 - type: string 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized109' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized109' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized48' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: tag-interlock-buffer buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: tag-interlock-buffer buffer -unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized11' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized11' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized3' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized50' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized111' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized111' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized50' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized52' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized113' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized113' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-2 - type: string 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized52' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  rr_303_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized132' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_303_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized132' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_308_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized134' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_308_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized134' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_322_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized136' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_322_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized136' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_331_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized138' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_331_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized138' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_336_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized140' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_336_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized140' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized142' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized142' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized144' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized144' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_317_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized146' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_317_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized146' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized148' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized148' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized150' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized150' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized152' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized152' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized154' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized154' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: add_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized54' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: add_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: add_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized156' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: add_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized156' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: add_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized115' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: add_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized115' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: add_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized158' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: add_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized158' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: add_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized117' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: add_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized117' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized54' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized4' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized4' (37#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0-comb_block - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAdd_group_0-comb_block - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator' (38#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAdd_group_0-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntAdd_group_0-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntAdd_group_0-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntAdd_group_0-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized13' (38#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized13' (38#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized5' (38#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntAdd_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized6' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAdd_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized6' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAdd_group_1 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntAdd_group_1 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAdd_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized1' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAdd_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntAdd_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntAdd_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntAdd_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized15' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized15' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized7' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized1' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized8' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized8' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized9' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized9' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized9' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized3' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BinaryEncoder__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryEncoder__parameterized3' (39#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering' (40#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized17' (40#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized17' (40#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized1' (40#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
INFO: [Synth 8-256] done synthesizing module 'add' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:2014]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_i' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:2634]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: and_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: and_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: and_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: and_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized19' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized19' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: and_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: and_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: and_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: and_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: and_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: and_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized11' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized11' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized11' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_351_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized160' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_351_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized160' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_356_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized162' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_356_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized162' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_370_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized164' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_370_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized164' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_379_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized166' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_379_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized166' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_384_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized168' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_384_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized168' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_365_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized170' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_365_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized170' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: and_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized56' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: and_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: and_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized172' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: and_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized172' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: and_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized119' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: and_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized119' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: and_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized174' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: and_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized174' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: and_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized121' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: and_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized121' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized56' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0-comb_block - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAdd_group_0-comb_block - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized3' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAdd_group_0-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntAdd_group_0-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntAdd_group_0-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntAdd_group_0-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized21' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized21' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized9' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized3' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntAnd_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized10' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAnd_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized10' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAnd_group_1 - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntAnd_group_1 - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAnd_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized5' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAnd_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntAnd_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntAnd_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntAnd_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized23' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized23' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized11' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized5' (41#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'and_i' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:2634]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bn' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:3262]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: bn_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: bn_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: bn_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: bn_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized25' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized25' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: bn_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: bn_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: bn_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: bn_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: bn_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: bn_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized13' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized13' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized13' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_399_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized176' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_399_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized176' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_404_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized178' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_404_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized178' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_418_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized180' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_418_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized180' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_451_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized182' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_451_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized182' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_465_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized184' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_465_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized184' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_498_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized186' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_498_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized186' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_526_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized188' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_526_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized188' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_413_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized190' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_413_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized190' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_460_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized192' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_460_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized192' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_440_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized194' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_440_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized194' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bn_cp_element_group_5 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized58' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bn_cp_element_group_5 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: bn_cp_element_group_5-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized196' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_5-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized196' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_5-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized123' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_5-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized123' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bn_cp_element_group_5-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized198' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_5-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized198' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_5-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized125' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_5-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized125' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bn_cp_element_group_5-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized200' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_5-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized200' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_5-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized127' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_5-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized127' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized58' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized202' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized202' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_487_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized204' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_487_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized204' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bn_cp_element_group_10 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized60' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bn_cp_element_group_10 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: bn_cp_element_group_10-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized206' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_10-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized206' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_10-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized129' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_10-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized129' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bn_cp_element_group_10-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized208' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_10-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized208' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_10-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized131' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_10-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized131' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bn_cp_element_group_10-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized210' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_10-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized210' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_10-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized133' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_10-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized133' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized60' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized212' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized212' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  12_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_515_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized214' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_515_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized214' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: bn_cp_element_group_13 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized62' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: bn_cp_element_group_13 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: bn_cp_element_group_13-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized216' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_13-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized216' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_13-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized135' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_13-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized135' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bn_cp_element_group_13-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized218' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_13-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized218' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_13-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized137' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_13-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized137' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized62' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized220' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized220' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  15_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized222' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  15_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized222' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized224' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized224' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized226' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized226' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bn_cp_element_group_18 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized64' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bn_cp_element_group_18 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: bn_cp_element_group_18-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized228' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_18-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized228' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_18-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized139' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_18-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized139' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bn_cp_element_group_18-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized230' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_18-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized230' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_18-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized141' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_18-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized141' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bn_cp_element_group_18-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized232' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bn_cp_element_group_18-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized232' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_18-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized143' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bn_cp_element_group_18-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized143' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized64' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: slice_108_inst_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized12' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: slice_108_inst_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: slice_108_inst_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: slice_108_inst_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: slice_108_inst_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: slice_108_inst_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: slice_108_inst_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: slice_108_inst_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized3' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized3' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: slice_108_inst_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: slice_108_inst_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized3' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized3' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized12' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: slice_108_inst - type: string 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter high_index bound to: 7 - type: integer 
	Parameter low_index bound to: 0 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SliceSplitProtocol' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27886]
	Parameter name bound to: slice_108_inst - type: string 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter high_index bound to: 7 - type: integer 
	Parameter low_index bound to: 0 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_108_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: slice_108_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_108_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: slice_108_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_108_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: slice_108_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized27' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized27' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized13' (42#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'SliceSplitProtocol' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27886]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized14' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: ApIntAdd_group_0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: ApIntAdd_group_0_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: ApIntAdd_group_0_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: ApIntAdd_group_0_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: ApIntAdd_group_0_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized5' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized5' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: ApIntAdd_group_0_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: ApIntAdd_group_0_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized5' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized5' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized14' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized16' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntLSHR_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized16' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntLSHR_group_1 - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 32'b00000000000000000000000000011111 
	Parameter constant_width bound to: 32 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntLSHR_group_1 - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 31 - type: integer 
	Parameter constant_width bound to: 32 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 31 - type: integer 
	Parameter constant_width bound to: 32 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntLSHR_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 31 - type: integer 
	Parameter constant_width bound to: 32 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized7' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntLSHR_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntLSHR_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntLSHR_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntLSHR_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized29' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized29' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized15' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized7' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: LoadGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized18' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: LoadGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized18' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: LoadGroup0 - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter time_stamp_width bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LoadReqSharedWithInputBuffers__parameterized2' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26447]
	Parameter name bound to: LoadGroup0 - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter name bound to: LoadGroup0-TstampGen-Tsb - type: string 
	Parameter data_width bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CounterBase__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25668]
	Parameter name bound to: LoadGroup0-TstampGen-Tsb - type: string 
	Parameter data_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterBase__parameterized3' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25668]
	Parameter name bound to: LoadGroup0-RxGen-rb-0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-RxGen-rb-0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0-RxGen-rb-0-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized15' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized15' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized15' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
	Parameter g_tag_width bound to: 2 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_tree_combinational_arch__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
	Parameter g_tag_width bound to: 2 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 3 - type: integer 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combinational_merge__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 3 - type: integer 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combinational_merge__parameterized3' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
INFO: [Synth 8-256] done synthesizing module 'merge_tree_combinational_arch__parameterized1' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
INFO: [Synth 8-256] done synthesizing module 'LoadReqSharedWithInputBuffers__parameterized2' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26447]
	Parameter name bound to: LoadGroup0 load-complete  - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'LoadCompleteShared__parameterized2' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15794]
	Parameter name bound to: LoadGroup0 load-complete  - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter name bound to: LoadGroup0 load-complete -odemux  - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: LoadGroup0 load-complete -odemux  - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 1 - type: bool 
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 0-unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 0-unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized31' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized31' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized3' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
INFO: [Synth 8-256] done synthesizing module 'LoadCompleteShared__parameterized2' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15794]
	Parameter name bound to: StoreGroup0_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: StoreGroup0_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_0:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized145' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_0:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized145' (43#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_0:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_0:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place' (44#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: StoreGroup0_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: StoreGroup0_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_1:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized147' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_1:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized147' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_1:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_1:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized1' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base__parameterized1' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b11 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized20' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b11 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-1 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-1 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-1-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-1-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-1-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-1-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized7' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized7' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-1-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-1-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized7' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized7' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized9' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized9' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized9' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized20' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'StoreReqSharedWithInputBuffers__parameterized2' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28675]
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: StoreGroup0 Req -TstampGen->Tsb-tsc - type: string 
	Parameter data_width bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CounterBase__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25668]
	Parameter name bound to: StoreGroup0 Req -TstampGen->Tsb-tsc - type: string 
	Parameter data_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterBase__parameterized5' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25668]
	Parameter name bound to: StoreGroup0 Req -rb 0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -rb 0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized17' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized17' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized17' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -rb 1 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -rb 1 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized12' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized12' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized14' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized14' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized19' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized19' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized19' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 2 - type: integer 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
	Parameter g_tag_width bound to: 2 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_tree_combinational_arch__parameterized2' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 2 - type: integer 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
	Parameter g_tag_width bound to: 2 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 11 - type: integer 
	Parameter g_number_of_inputs bound to: 2 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combinational_merge__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 11 - type: integer 
	Parameter g_number_of_inputs bound to: 2 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combinational_merge__parameterized5' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
INFO: [Synth 8-256] done synthesizing module 'merge_tree_combinational_arch__parameterized2' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
INFO: [Synth 8-256] done synthesizing module 'StoreReqSharedWithInputBuffers__parameterized2' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28675]
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'StoreCompleteShared__parameterized2' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseNoData__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16559]
INFO: [Synth 8-226] default block is never used [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16559]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseNoData__parameterized1' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
INFO: [Synth 8-256] done synthesizing module 'StoreCompleteShared__parameterized2' (45#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
INFO: [Synth 8-256] done synthesizing module 'bn' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:3262]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bz' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:4270]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: bz_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: bz_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: bz_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: bz_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized33' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized33' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: bz_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: bz_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: bz_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: bz_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: bz_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: bz_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized21' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized21' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized21' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  req_548_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized234' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_548_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized234' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_553_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized236' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_553_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized236' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_567_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized238' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_567_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized238' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_600_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized240' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_600_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized240' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_614_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized242' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_614_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized242' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_647_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized244' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_647_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized244' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_675_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized246' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_675_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized246' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_562_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized248' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_562_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized248' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_609_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized250' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_609_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized250' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_589_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized252' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_589_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized252' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bz_cp_element_group_5 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized66' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bz_cp_element_group_5 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: bz_cp_element_group_5-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized254' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_5-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized254' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_5-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized149' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_5-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized149' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bz_cp_element_group_5-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized256' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_5-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized256' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_5-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized151' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_5-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized151' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bz_cp_element_group_5-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized258' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_5-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized258' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_5-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized153' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_5-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized153' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized66' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_636_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized260' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_636_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized260' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bz_cp_element_group_10 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized68' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bz_cp_element_group_10 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: bz_cp_element_group_10-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized262' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_10-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized262' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_10-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized155' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_10-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized155' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bz_cp_element_group_10-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized264' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_10-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized264' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_10-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized157' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_10-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized157' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bz_cp_element_group_10-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized266' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_10-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized266' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_10-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized159' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_10-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized159' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized68' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  12_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_664_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized268' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_664_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized268' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: bz_cp_element_group_13 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized70' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: bz_cp_element_group_13 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: bz_cp_element_group_13-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized270' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_13-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized270' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_13-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized161' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_13-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized161' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bz_cp_element_group_13-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized272' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_13-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized272' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_13-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized163' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_13-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized163' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized70' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  15_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bz_cp_element_group_18 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized72' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: bz_cp_element_group_18 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: bz_cp_element_group_18-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized274' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_18-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized274' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_18-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized165' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_18-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized165' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bz_cp_element_group_18-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized276' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_18-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized276' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_18-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized167' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_18-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized167' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: bz_cp_element_group_18-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized278' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: bz_cp_element_group_18-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized278' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_18-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized169' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: bz_cp_element_group_18-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized169' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized72' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: slice_132_inst_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized22' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: slice_132_inst_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: slice_132_inst_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: slice_132_inst_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: slice_132_inst_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: slice_132_inst_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: slice_132_inst_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: slice_132_inst_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized11' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized11' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: slice_132_inst_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: slice_132_inst_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized9' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized11' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized22' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: slice_132_inst - type: string 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter high_index bound to: 7 - type: integer 
	Parameter low_index bound to: 0 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SliceSplitProtocol__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27886]
	Parameter name bound to: slice_132_inst - type: string 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter high_index bound to: 7 - type: integer 
	Parameter low_index bound to: 0 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_132_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: slice_132_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_132_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: slice_132_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_132_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: slice_132_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized35' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized35' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized17' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'SliceSplitProtocol__parameterized1' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27886]
	Parameter name bound to: W_bzz_120_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: W_bzz_120_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: W_bzz_120_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: W_bzz_120_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: W_bzz_120_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: W_bzz_120_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized37' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized37' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized19' (46#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0 - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter name bound to: LoadGroup0 load-complete  - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter name bound to: StoreGroup0_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b11 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'bz' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:4270]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'call' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:5229]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: call_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: call_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: call_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: call_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized39' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized39' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: call_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: call_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: call_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: call_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: call_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: call_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized23' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized23' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized23' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_697_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized280' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_697_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized280' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_702_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized282' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_702_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized282' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_716_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized284' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_716_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized284' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_725_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized286' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_725_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized286' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_730_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized288' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_730_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized288' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_711_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized290' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_711_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized290' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: call_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized74' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: call_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: call_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized292' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: call_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized292' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: call_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized171' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: call_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized171' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: call_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized294' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: call_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized294' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: call_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized173' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: call_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized173' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized74' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: slice_160_inst - type: string 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter high_index bound to: 7 - type: integer 
	Parameter low_index bound to: 0 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SliceSplitProtocol__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27886]
	Parameter name bound to: slice_160_inst - type: string 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter high_index bound to: 7 - type: integer 
	Parameter low_index bound to: 0 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_160_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: slice_160_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_160_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: slice_160_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_160_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: slice_160_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized41' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized41' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized21' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'SliceSplitProtocol__parameterized3' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27886]
	Parameter name bound to: ApConcat_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized24' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApConcat_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized24' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApConcat_group_0 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 24 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApConcat_group_0 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 24 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_0-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 24 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApConcat_group_0-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 24 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized9' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApConcat_group_0-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApConcat_group_0-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_0-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApConcat_group_0-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_0-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApConcat_group_0-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized43' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized43' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized23' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized9' (47#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'call' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:5229]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cmp' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:5796]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: cmp_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: cmp_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: cmp_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: cmp_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized45' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized45' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: cmp_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: cmp_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: cmp_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: cmp_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: cmp_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: cmp_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized25' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized25' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized25' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_745_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized296' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_745_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized296' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_750_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized298' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_750_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized298' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_764_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized300' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_764_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized300' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_773_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized302' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_773_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized302' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_778_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized304' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_778_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized304' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_759_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized306' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_759_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized306' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: cmp_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized76' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: cmp_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: cmp_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized308' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: cmp_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized308' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: cmp_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized175' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: cmp_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized175' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: cmp_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized310' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: cmp_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized310' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: cmp_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized177' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: cmp_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized177' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized76' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized26' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntOr_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized26' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntOr_group_3 - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntOr_group_3 - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_3-comb_block - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntOr_group_3-comb_block - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized11' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntOr_group_3-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntOr_group_3-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_3-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntOr_group_3-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_3-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntOr_group_3-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized47' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized47' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized25' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized11' (48#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cmp' (49#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:5796]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 8 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 8 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter__parameterized5' (49#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'halt' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:6458]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: halt_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: halt_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: halt_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 10 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: halt_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 10 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized49' (49#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized49' (49#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: halt_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: halt_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: halt_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: halt_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: halt_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: halt_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized27' (49#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized27' (49#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized27' (49#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_796_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized312' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_796_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized312' (49#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_801_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized314' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_801_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized314' (49#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'halt' (50#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:6458]
	Parameter name bound to: SplitCallArbiterNoInargsNoOutargs - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiterNoInArgsNoOutArgs' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19075]
	Parameter name bound to: SplitCallArbiterNoInargsNoOutargs - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter name bound to: SplitCallArbiterNoInargsNoOutargs-base - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 1 - type: integer 
	Parameter return_data_width bound to: 1 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter name bound to: SplitCallArbiterNoInargsNoOutargs-base - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 1 - type: integer 
	Parameter return_data_width bound to: 1 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter__parameterized7' (50#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiterNoInArgsNoOutArgs' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19075]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'init_mem' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:6776]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: init_mem_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: init_mem_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: init_mem_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: init_mem_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized51' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized51' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: init_mem_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: init_mem_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: init_mem_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: init_mem_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: init_mem_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: init_mem_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized29' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized29' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized29' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_883_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized316' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_883_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized316' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized78' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: init_mem_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized318' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_mem_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized318' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized179' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized179' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: init_mem_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized320' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_mem_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized320' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized181' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized181' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized78' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  branch_req_936_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized322' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  branch_req_936_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized322' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_8 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized80' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_8 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: init_mem_cp_element_group_8-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized324' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_mem_cp_element_group_8-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized324' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_8-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized183' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_8-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized183' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: init_mem_cp_element_group_8-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized326' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_mem_cp_element_group_8-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized326' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_8-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized185' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_8-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized185' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized80' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_977_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized328' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_977_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized328' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_982_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized330' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_982_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized330' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized332' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized332' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  phi_stmt_217_req_961_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized334' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  phi_stmt_217_req_961_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized334' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized336' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized336' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  12_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_217_req_984_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized338' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  phi_stmt_217_req_984_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized338' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_14 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized82' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_14 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: init_mem_cp_element_group_14-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized340' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_mem_cp_element_group_14-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized340' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_14-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized187' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_14-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized187' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: init_mem_cp_element_group_14-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized342' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_mem_cp_element_group_14-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized342' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_14-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized189' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_mem_cp_element_group_14-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized189' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized82' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized344' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized344' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_827_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized346' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_827_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized346' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_832_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized348' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_832_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized348' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_894_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized350' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_894_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized350' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_903_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized352' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_903_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized352' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_908_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized354' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_908_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized354' (51#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: phi_stmt_217 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PhiBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17009]
	Parameter name bound to: phi_stmt_217 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'PhiBase' (52#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17009]
	Parameter name bound to: NI_235_221_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: NI_235_221_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: NI_235_221_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: NI_235_221_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: NI_235_221_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: NI_235_221_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized53' (52#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized53' (52#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized27' (52#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: type_cast_225_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: type_cast_225_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: type_cast_225_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized55' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: type_cast_225_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: type_cast_225_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized55' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: type_cast_225_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized55' (52#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized55' (52#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized29' (52#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: if_stmt_236_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BranchBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14579]
	Parameter name bound to: if_stmt_236_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element noBypass.c_reduce_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14599]
INFO: [Synth 8-256] done synthesizing module 'BranchBase' (53#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14579]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
WARNING: [Synth 8-614] signal 'konst_238_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:7571]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized28' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized28' (53#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'StoreCompleteShared__parameterized4' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseNoData__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16559]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseNoData__parameterized3' (53#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
INFO: [Synth 8-256] done synthesizing module 'StoreCompleteShared__parameterized4' (53#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
INFO: [Synth 8-256] done synthesizing module 'init_mem' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:6776]
	Parameter name bound to: SplitCallArbiterNoInargsNoOutargs - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'init_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:7694]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: init_reg_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized57' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: init_reg_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: init_reg_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized57' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: init_reg_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized57' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized57' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: init_reg_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: init_reg_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: init_reg_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: init_reg_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: init_reg_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: init_reg_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized31' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized31' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized31' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_1070_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized356' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1070_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized356' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized84' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: init_reg_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized358' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_reg_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized358' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized191' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized191' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: init_reg_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized360' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_reg_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized360' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized193' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized193' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized84' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  branch_req_1123_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized362' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  branch_req_1123_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized362' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_8 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized86' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_8 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: init_reg_cp_element_group_8-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized364' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_reg_cp_element_group_8-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized364' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_8-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized195' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_8-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized195' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: init_reg_cp_element_group_8-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized366' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_reg_cp_element_group_8-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized366' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_8-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized197' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_8-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized197' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized86' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_1164_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized368' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_1164_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized368' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_1169_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized370' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_1169_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized370' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_247_req_1148_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized372' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  phi_stmt_247_req_1148_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized372' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
	Parameter name bound to:  12_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_247_req_1171_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized374' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  phi_stmt_247_req_1171_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized374' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_14 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized88' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_14 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: init_reg_cp_element_group_14-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized376' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_reg_cp_element_group_14-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized376' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_14-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized199' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_14-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized199' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: init_reg_cp_element_group_14-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized378' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: init_reg_cp_element_group_14-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized378' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_14-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized201' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: init_reg_cp_element_group_14-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized201' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized88' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_1014_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized380' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1014_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized380' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1019_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized382' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1019_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized382' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1081_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized384' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1081_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized384' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1090_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized386' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1090_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized386' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1095_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized388' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1095_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized388' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: phi_stmt_247 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PhiBase__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17009]
	Parameter name bound to: phi_stmt_247 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'PhiBase__parameterized1' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17009]
	Parameter name bound to: NJ_265_251_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: NJ_265_251_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: NJ_265_251_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized59' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: NJ_265_251_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: NJ_265_251_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized59' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: NJ_265_251_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized59' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized59' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized31' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: type_cast_255_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: type_cast_255_inst - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: type_cast_255_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized61' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: type_cast_255_inst buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: type_cast_255_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized61' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: type_cast_255_inst buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized61' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized61' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized33' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: if_stmt_266_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'BranchBase__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14579]
	Parameter name bound to: if_stmt_266_branch - type: string 
	Parameter condition_width bound to: 1 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
WARNING: [Synth 8-6014] Unused sequential element noBypass.c_reduce_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14599]
INFO: [Synth 8-256] done synthesizing module 'BranchBase__parameterized1' (54#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14579]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
WARNING: [Synth 8-614] signal 'konst_268_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:8489]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'init_reg' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:7694]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 40 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 40 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter__parameterized9' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jmp' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:8607]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: jmp_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 42 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized63' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: jmp_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 42 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: jmp_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 42 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized63' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: jmp_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 42 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized63' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized63' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: jmp_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: jmp_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: jmp_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: jmp_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: jmp_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: jmp_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized33' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized33' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized33' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_1190_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized390' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1190_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized390' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1195_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized392' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1195_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized392' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to: slice_280_inst - type: string 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter high_index bound to: 7 - type: integer 
	Parameter low_index bound to: 0 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SliceSplitProtocol__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27886]
	Parameter name bound to: slice_280_inst - type: string 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter high_index bound to: 7 - type: integer 
	Parameter low_index bound to: 0 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_280_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: slice_280_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_280_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized65' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: slice_280_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: slice_280_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized65' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: slice_280_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized65' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized65' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized35' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'SliceSplitProtocol__parameterized5' (55#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27886]
INFO: [Synth 8-256] done synthesizing module 'jmp' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:8607]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 48 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 48 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter__parameterized11' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'load' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:8884]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: load_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 50 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized67' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: load_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 50 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: load_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 50 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized67' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: load_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 50 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized67' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized67' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: load_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: load_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: load_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: load_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: load_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: load_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized35' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized35' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized35' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  crr_1210_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized394' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1210_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized394' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1215_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized396' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1215_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized396' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1229_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized398' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1229_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized398' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1238_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized400' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1238_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized400' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1243_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized402' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1243_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized402' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_1224_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized404' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1224_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized404' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: load_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized90' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: load_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: load_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized406' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: load_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized406' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: load_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized203' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: load_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized203' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: load_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized408' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: load_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized408' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: load_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized205' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: load_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized205' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized90' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: accessMem_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized30' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: accessMem_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized30' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering__parameterized2' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BinaryEncoder__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryEncoder__parameterized5' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering__parameterized2' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized5' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: accessreg_call_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized32' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: accessreg_call_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized32' (56#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'load' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:8884]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_i' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:9550]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: or_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized69' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: or_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: or_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized69' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: or_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized69' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized69' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: or_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: or_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: or_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: or_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: or_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: or_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized37' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized37' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized37' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_1258_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized410' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1258_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized410' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1263_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized412' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1263_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized412' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1277_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized414' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1277_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized414' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1286_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized416' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1286_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized416' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1291_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized418' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1291_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized418' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_1272_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized420' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1272_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized420' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: or_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized92' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: or_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: or_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized422' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: or_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized422' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: or_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized207' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: or_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized207' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: or_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized424' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: or_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized424' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: or_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized209' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: or_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized209' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized92' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized34' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntOr_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized34' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntOr_group_1 - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntOr_group_1 - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntOr_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized13' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntOr_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntOr_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized71' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntOr_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized71' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntOr_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized71' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized71' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized37' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized13' (57#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'or_i' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:9550]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 24 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 24 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter__parameterized13' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sbir' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:10169]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: sbir_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 26 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized73' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: sbir_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 26 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sbir_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 26 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized73' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: sbir_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 26 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized73' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized73' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: sbir_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: sbir_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sbir_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: sbir_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sbir_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: sbir_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized39' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized39' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized39' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_1306_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized426' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1306_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized426' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1311_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized428' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1311_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized428' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1325_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized430' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1325_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized430' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1334_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized432' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1334_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized432' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1339_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized434' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1339_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized434' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_1320_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized436' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1320_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized436' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sbir_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized94' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sbir_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sbir_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized438' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sbir_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized438' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sbir_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized211' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sbir_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized211' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sbir_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized440' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sbir_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized440' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sbir_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized213' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sbir_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized213' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized94' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized36' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApConcat_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized36' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApConcat_group_1 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 24 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApConcat_group_1 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 24 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 24 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApConcat_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 24 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized15' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApConcat_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApConcat_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized75' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApConcat_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized75' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApConcat_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized75' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized75' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized39' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized15' (58#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sbir' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:10169]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sll_i' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:10789]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: sll_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized77' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: sll_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sll_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized77' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: sll_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized77' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized77' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: sll_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: sll_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sll_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: sll_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sll_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: sll_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized41' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized41' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized41' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_1354_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized442' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1354_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized442' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1359_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized444' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1359_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized444' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1373_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized446' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1373_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized446' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1382_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized448' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1382_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized448' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1387_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized450' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1387_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized450' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_1368_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized452' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1368_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized452' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sll_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized96' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sll_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sll_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized454' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sll_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized454' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sll_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized215' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sll_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized215' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sll_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized456' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sll_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized456' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sll_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized217' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sll_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized217' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized96' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSHL_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized38' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntSHL_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized38' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntSHL_group_1 - type: string 
	Parameter operator_id bound to: ApIntSHL - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntSHL_group_1 - type: string 
	Parameter operator_id bound to: ApIntSHL - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSHL_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntSHL - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntSHL_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntSHL - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized17' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntSHL_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntSHL_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSHL_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized79' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntSHL_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSHL_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized79' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntSHL_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized79' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized79' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized41' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized17' (59#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sll_i' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:10789]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sra_i' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:11425]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: sra_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized81' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: sra_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sra_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized81' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: sra_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized81' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized81' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: sra_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: sra_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sra_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: sra_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sra_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: sra_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized43' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized43' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized43' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  rr_1402_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized458' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1402_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized458' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1407_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized460' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1407_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized460' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1449_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized462' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1449_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized462' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1454_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized464' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1454_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized464' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1501_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized466' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1501_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized466' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1486_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized468' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1486_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized468' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1548_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized470' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1548_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized470' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1533_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized472' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1533_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized472' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1562_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized474' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1562_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized474' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1609_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized476' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1609_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized476' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1594_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized478' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1594_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized478' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1642_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized480' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1642_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized480' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1675_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized482' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1675_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized482' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1703_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized484' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1703_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized484' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1722_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized486' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1722_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized486' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1731_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized488' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1731_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized488' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1736_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized490' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1736_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized490' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1440_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized492' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1440_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized492' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_1429_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized494' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1429_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized494' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized98' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_3 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized496' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_3-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized496' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized219' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_3-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized219' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized498' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_3-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized498' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized221' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_3-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized221' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized98' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_1496_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized500' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1496_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized500' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_8 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized100' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_8 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_8-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized502' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_8-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized502' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_8-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized223' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_8-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized223' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_8-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized504' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_8-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized504' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_8-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized225' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_8-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized225' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized100' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  rr_1475_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized506' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1475_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized506' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_9 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized102' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_9 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_9-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized508' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_9-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized508' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_9-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized227' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_9-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized227' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_9-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized510' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_9-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized510' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_9-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized229' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_9-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized229' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized102' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  12_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_1557_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized512' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1557_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized512' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1543_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized514' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1543_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized514' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_14 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized104' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_14 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_14-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized516' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_14-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized516' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_14-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized231' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_14-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized231' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_14-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized518' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_14-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized518' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_14-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized233' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_14-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized233' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized104' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  rr_1522_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized520' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1522_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized520' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized106' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized522' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized522' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized235' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized235' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized524' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized524' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized237' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized237' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized106' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized526' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized526' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  18_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized528' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  18_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized528' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  19_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized530' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  19_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized530' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  20_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized532' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  20_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized532' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  21_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized534' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  21_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized534' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1604_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized536' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1604_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized536' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_22 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized108' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_22 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_22-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized538' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_22-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized538' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_22-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized239' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_22-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized239' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_22-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized540' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_22-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized540' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_22-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized241' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_22-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized241' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_22-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized542' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_22-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized542' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_22-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized243' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_22-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized243' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized108' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  rr_1583_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized544' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1583_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized544' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_23 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized110' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_23 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_23-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized546' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_23-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized546' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_23-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized245' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_23-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized245' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_23-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized548' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_23-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized548' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_23-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized247' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_23-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized247' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_23-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized550' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_23-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized550' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_23-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized249' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_23-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized249' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized110' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  24_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized552' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  24_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized552' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  25_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized554' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  25_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized554' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  26_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized556' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  26_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized556' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  27_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized558' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  27_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized558' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1631_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized560' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1631_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized560' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 5 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28 - type: string 
	Parameter place_capacities bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized112' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 5 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28 - type: string 
	Parameter place_capacities bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized562' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized562' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized251' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized251' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized564' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized564' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized253' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized253' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized566' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized566' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized255' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized255' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized568' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized568' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-4 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized257' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized257' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-5 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized570' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_28-placegen-dly-5 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized570' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-5 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized259' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_28-placegen-pI-5 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized259' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized112' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  29_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized572' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  29_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized572' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  30_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized574' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  30_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized574' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1664_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized576' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1664_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized576' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_31 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized114' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_31 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_31-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized578' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_31-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized578' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_31-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized261' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_31-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized261' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_31-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized580' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_31-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized580' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_31-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized263' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_31-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized263' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_31-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized582' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_31-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized582' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_31-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized265' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_31-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized265' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized114' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  32_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized584' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  32_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized584' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  33_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized586' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  33_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized586' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1692_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized588' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1692_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized588' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_34 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized116' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_34 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_34-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized590' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_34-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized590' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_34-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized267' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_34-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized267' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_34-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized592' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_34-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized592' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_34-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized269' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_34-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized269' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized116' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  35_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized594' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  35_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized594' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  36_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized596' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  36_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized596' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1717_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized598' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1717_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized598' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  37_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized600' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  37_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized600' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  38_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized602' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  38_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized602' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  39_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized604' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  39_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized604' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  40_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized606' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  40_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized606' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  41_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized608' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  41_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized608' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  42_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized610' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  42_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized610' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  43_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized612' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  43_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized612' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  44_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized614' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  44_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized614' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  45_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized616' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  45_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized616' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  46_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized618' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  46_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized618' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  47_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized620' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  47_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized620' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  48_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized622' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  48_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized622' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 5 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49 - type: string 
	Parameter place_capacities bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized118' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 5 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49 - type: string 
	Parameter place_capacities bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized624' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized624' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized271' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized271' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized626' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized626' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized273' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized273' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized628' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized628' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized275' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized275' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized630' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized630' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-4 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized277' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized277' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-5 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized632' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sra_i_cp_element_group_49-placegen-dly-5 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized632' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-5 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized279' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sra_i_cp_element_group_49-placegen-pI-5 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized279' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized118' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_1 - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_2_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized40' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAnd_group_2_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized40' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntAnd_group_2 - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntAnd_group_2 - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_2-comb_block - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAnd_group_2-comb_block - type: string 
	Parameter operator_id bound to: ApIntAnd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized19' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntAnd_group_2-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntAnd_group_2-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_2-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized83' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntAnd_group_2-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntAnd_group_2-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized83' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntAnd_group_2-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized83' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized83' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized43' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized19' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntLSHR_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized42' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntLSHR_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized42' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntLSHR_group_3 - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntLSHR_group_3 - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_3-comb_block - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntLSHR_group_3-comb_block - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized21' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntLSHR_group_3-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntLSHR_group_3-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_3-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized85' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntLSHR_group_3-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_3-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized85' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntLSHR_group_3-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized85' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized85' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized45' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized21' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntOr_group_5_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized44' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntOr_group_5_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized44' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntOr_group_5 - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntOr_group_5 - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_5-comb_block - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntOr_group_5-comb_block - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized23' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntOr_group_5-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntOr_group_5-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_5-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized87' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntOr_group_5-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_5-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized87' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntOr_group_5-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized87' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized87' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized47' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized23' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntOr_group_6_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized46' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntOr_group_6_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_6_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: ApIntOr_group_6_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: ApIntOr_group_6_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: ApIntOr_group_6_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: ApIntOr_group_6_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: ApIntOr_group_6_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized13' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized13' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: ApIntOr_group_6_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: ApIntOr_group_6_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized11' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized13' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized46' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntOr_group_6 - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntOr_group_6 - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_6-comb_block - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntOr_group_6-comb_block - type: string 
	Parameter operator_id bound to: ApIntOr - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized25' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntOr_group_6-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntOr_group_6-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_6-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized89' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntOr_group_6-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntOr_group_6-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized89' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntOr_group_6-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized89' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized89' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized49' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized25' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntSHL_group_7_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized48' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntSHL_group_7_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntSHL_group_7_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: ApIntSHL_group_7_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: ApIntSHL_group_7_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: ApIntSHL_group_7_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: ApIntSHL_group_7_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: ApIntSHL_group_7_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized15' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized15' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: ApIntSHL_group_7_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: ApIntSHL_group_7_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized13' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized15' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized48' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntSHL_group_7 - type: string 
	Parameter operator_id bound to: ApIntSHL - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntSHL_group_7 - type: string 
	Parameter operator_id bound to: ApIntSHL - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSHL_group_7-comb_block - type: string 
	Parameter operator_id bound to: ApIntSHL - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntSHL_group_7-comb_block - type: string 
	Parameter operator_id bound to: ApIntSHL - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized27' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntSHL_group_7-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntSHL_group_7-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSHL_group_7-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized91' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntSHL_group_7-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSHL_group_7-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized91' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntSHL_group_7-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized91' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized91' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized51' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized27' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
WARNING: [Synth 8-614] signal 'konst_395_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:13311]
WARNING: [Synth 8-614] signal 'konst_389_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:13318]
	Parameter name bound to: LoadGroup0_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base__parameterized4' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: LoadGroup0_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_0:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized281' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_0:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized281' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_0:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_0:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized3' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base__parameterized4' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: LoadGroup0_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base__parameterized6' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: LoadGroup0_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_1:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized283' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_1:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized283' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_1:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_1:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized5' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base__parameterized6' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: LoadGroup0_accessRegulator_2 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base__parameterized8' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: LoadGroup0_accessRegulator_2 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_2:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized285' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_2:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized285' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_2:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_2:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized7' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base__parameterized8' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: LoadGroup0_accessRegulator_3 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base__parameterized10' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: LoadGroup0_accessRegulator_3 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_3:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized287' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_3:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized287' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_3:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_accessRegulator_3:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized9' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base__parameterized10' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: LoadGroup0_gI - type: string 
	Parameter nreqs bound to: 4 - type: integer 
	Parameter buffering bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 4'b0010 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized50' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: LoadGroup0_gI - type: string 
	Parameter nreqs bound to: 4 - type: integer 
	Parameter buffering bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 4'b0010 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-1 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-1 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-1-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-1-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-1-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-1-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized17' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized17' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-1-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: LoadGroup0_gI-gCase-SampleAndUpdate-sgiu-1-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized15' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized17' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized50' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: LoadGroup0 - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter num_reqs bound to: 4 - type: integer 
	Parameter tag_length bound to: 3 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LoadReqSharedWithInputBuffers__parameterized4' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26447]
	Parameter name bound to: LoadGroup0 - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter num_reqs bound to: 4 - type: integer 
	Parameter tag_length bound to: 3 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter name bound to: LoadGroup0-TstampGen-Tsb - type: string 
	Parameter data_width bound to: 17 - type: integer 
	Parameter name bound to: LoadGroup0-RxGen-rb-0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-1 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-RxGen-rb-1 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: LoadGroup0-RxGen-rb-1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: LoadGroup0-RxGen-rb-1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-1-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized16' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-1-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized16' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-1-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized18' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-1-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized18' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized45' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized45' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized45' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-RxGen-rb-2 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-RxGen-rb-2 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-2-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: LoadGroup0-RxGen-rb-2-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-2-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: LoadGroup0-RxGen-rb-2-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-2-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized20' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-2-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized20' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-2-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized22' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-2-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized22' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized47' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized47' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized47' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-RxGen-rb-3 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-RxGen-rb-3 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-3-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: LoadGroup0-RxGen-rb-3-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-3-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: LoadGroup0-RxGen-rb-3-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0-RxGen-rb-3-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized24' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-3-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized24' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-3-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized26' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: LoadGroup0-RxGen-rb-3-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized26' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized49' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized49' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized49' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 4 - type: integer 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_tag_width bound to: 3 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_tree_combinational_arch__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 4 - type: integer 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_tag_width bound to: 3 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 4 - type: integer 
	Parameter g_number_of_inputs bound to: 4 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combinational_merge__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
	Parameter name bound to: LoadGroup0-NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 4 - type: integer 
	Parameter g_number_of_inputs bound to: 4 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combinational_merge__parameterized7' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
INFO: [Synth 8-256] done synthesizing module 'merge_tree_combinational_arch__parameterized3' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
INFO: [Synth 8-256] done synthesizing module 'LoadReqSharedWithInputBuffers__parameterized4' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26447]
	Parameter name bound to: LoadGroup0 load-complete  - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_length bound to: 3 - type: integer 
	Parameter num_reqs bound to: 4 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter detailed_buffering_per_output bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'LoadCompleteShared__parameterized4' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15794]
	Parameter name bound to: LoadGroup0 load-complete  - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_length bound to: 3 - type: integer 
	Parameter num_reqs bound to: 4 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter detailed_buffering_per_output bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter name bound to: LoadGroup0 load-complete -odemux  - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 128 - type: integer 
	Parameter twidth bound to: 3 - type: integer 
	Parameter nreqs bound to: 4 - type: integer 
	Parameter detailed_buffering_per_output bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter full_rate bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: LoadGroup0 load-complete -odemux  - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 128 - type: integer 
	Parameter twidth bound to: 3 - type: integer 
	Parameter nreqs bound to: 4 - type: integer 
	Parameter detailed_buffering_per_output bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter full_rate bound to: 1 - type: bool 
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized93' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 1-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized93' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 1-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized93' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized93' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 2 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized95' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 2 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 2-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized95' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 2-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized95' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized95' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 3 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized97' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 3 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 1 - type: bool 
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 3-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized97' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: LoadGroup0 load-complete -odemux  buffer 3-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized97' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized97' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized7' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
INFO: [Synth 8-256] done synthesizing module 'LoadCompleteShared__parameterized4' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15794]
	Parameter name bound to: StoreGroup0_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_2 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base__parameterized12' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: StoreGroup0_accessRegulator_2 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_2:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized289' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_2:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized289' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_2:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0_accessRegulator_2:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized11' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base__parameterized12' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 3 - type: integer 
	Parameter buffering bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 3'b011 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized52' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 3 - type: integer 
	Parameter buffering bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 3'b011 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-1 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized52' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter num_reqs bound to: 3 - type: integer 
	Parameter tag_length bound to: 3 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'StoreReqSharedWithInputBuffers__parameterized4' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28675]
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter num_reqs bound to: 3 - type: integer 
	Parameter tag_length bound to: 3 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: StoreGroup0 Req -TstampGen->Tsb-tsc - type: string 
	Parameter data_width bound to: 17 - type: integer 
	Parameter name bound to: StoreGroup0 Req -rb 0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -rb 0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0 Req -rb 0-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized51' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized51' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized51' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -rb 1 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -rb 1 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
	Parameter name bound to: StoreGroup0 Req -rb 1-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized53' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized53' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized53' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -rb 2 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized55' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -rb 2 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 2-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized55' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: StoreGroup0 Req -rb 2-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 2 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 2-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized55' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: StoreGroup0 Req -rb 2-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 53 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -rb 2-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized28' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: StoreGroup0 Req -rb 2-bufPipe-queue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized28' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: StoreGroup0 Req -rb 2-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized30' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: StoreGroup0 Req -rb 2-bufPipe-queue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized30' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized55' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized55' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized55' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 3 - type: integer 
	Parameter g_data_width bound to: 53 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_tag_width bound to: 3 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_tree_combinational_arch__parameterized4' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 3 - type: integer 
	Parameter g_data_width bound to: 53 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_tag_width bound to: 3 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_number_of_inputs bound to: 3 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combinational_merge__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 36 - type: integer 
	Parameter g_number_of_inputs bound to: 3 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combinational_merge__parameterized9' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
INFO: [Synth 8-256] done synthesizing module 'merge_tree_combinational_arch__parameterized4' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
INFO: [Synth 8-256] done synthesizing module 'StoreReqSharedWithInputBuffers__parameterized4' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28675]
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 3 - type: integer 
	Parameter tag_length bound to: 3 - type: integer 
	Parameter detailed_buffering_per_output bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'StoreCompleteShared__parameterized6' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 3 - type: integer 
	Parameter tag_length bound to: 3 - type: integer 
	Parameter detailed_buffering_per_output bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 3 - type: integer 
	Parameter nreqs bound to: 3 - type: integer 
	Parameter detailed_buffering_per_output bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseNoData__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 3 - type: integer 
	Parameter nreqs bound to: 3 - type: integer 
	Parameter detailed_buffering_per_output bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16559]
INFO: [Synth 8-226] default block is never used [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16559]
INFO: [Synth 8-226] default block is never used [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16559]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseNoData__parameterized5' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
INFO: [Synth 8-256] done synthesizing module 'StoreCompleteShared__parameterized6' (60#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sra_i' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:11425]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srl_i' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:13673]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: srl_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized99' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: srl_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: srl_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized99' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: srl_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized99' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized99' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: srl_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized57' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: srl_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: srl_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized57' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: srl_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: srl_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized57' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: srl_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized57' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized57' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized57' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  ccr_1778_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized634' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1778_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized634' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1787_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized636' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1787_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized636' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1792_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized638' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1792_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized638' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1759_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized640' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1759_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized640' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1764_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized642' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1764_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized642' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_1773_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized644' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1773_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized644' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: srl_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized120' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: srl_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: srl_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized646' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: srl_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized646' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: srl_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized291' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: srl_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized291' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: srl_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized648' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: srl_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized648' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: srl_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized293' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: srl_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized293' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized120' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_1 - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntLSHR_group_1 - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntLSHR_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntLSHR_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntLSHR - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized29' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntLSHR_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized29' (61#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'srl_i' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:13673]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 72 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitCallArbiter__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 72 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitCallArbiter__parameterized15' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18742]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'store' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:14292]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: store_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 74 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized101' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: store_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 74 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: store_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 74 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized101' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: store_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 74 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized101' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized101' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: store_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized59' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: store_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: store_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized59' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: store_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: store_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized59' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: store_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized59' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized59' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized59' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  crr_1807_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized650' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1807_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized650' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1812_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized652' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1812_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized652' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1821_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized654' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1821_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized654' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1826_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized656' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1826_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized656' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: store_cp_element_group_5 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized122' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: store_cp_element_group_5 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: store_cp_element_group_5-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized658' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: store_cp_element_group_5-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized658' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: store_cp_element_group_5-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized295' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: store_cp_element_group_5-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized295' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: store_cp_element_group_5-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized660' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: store_cp_element_group_5-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized660' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: store_cp_element_group_5-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized297' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: store_cp_element_group_5-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized297' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized122' (62#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: accessMem_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'store' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:14292]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sub' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:14801]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: sub_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized103' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: sub_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sub_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized103' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: sub_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized103' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized103' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: sub_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized61' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: sub_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sub_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized61' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: sub_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sub_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized61' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: sub_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized61' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized61' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized61' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  cr_1846_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized662' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1846_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized662' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1869_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized664' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1869_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized664' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1874_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized666' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1874_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized666' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1860_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized668' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1860_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized668' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1841_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized670' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1841_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized670' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_1855_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized672' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1855_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized672' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sub_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized124' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: sub_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: sub_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized674' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sub_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized674' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sub_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized299' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sub_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized299' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: sub_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized676' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: sub_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized676' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sub_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized301' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: sub_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized301' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized124' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSub_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized54' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntSub_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized54' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntSub_group_1 - type: string 
	Parameter operator_id bound to: ApIntSub - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntSub_group_1 - type: string 
	Parameter operator_id bound to: ApIntSub - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSub_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntSub - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntSub_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntSub - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized31' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntSub_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntSub_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSub_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized105' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntSub_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntSub_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized105' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntSub_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized105' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized105' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized53' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized31' (63#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sub' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:14801]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 40 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'try' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:15579]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: try_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 42 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized107' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: try_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 42 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: try_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 42 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized107' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: try_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 42 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized107' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized107' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: try_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized63' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: try_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: try_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized63' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: try_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: try_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized63' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: try_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized63' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized63' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized63' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  ccr_1990_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized678' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1990_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized678' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2004_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized680' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2004_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized680' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2013_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized682' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2013_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized682' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2018_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized684' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2018_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized684' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1985_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized686' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1985_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized686' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2261_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized688' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2261_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized688' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2275_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized690' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2275_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized690' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2321_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized692' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2321_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized692' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2289_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized694' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2289_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized694' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2336_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized696' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2336_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized696' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2247_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized698' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2247_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized698' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2051_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized700' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2051_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized700' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2065_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized702' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2065_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized702' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2079_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized704' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2079_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized704' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2093_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized706' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2093_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized706' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2107_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized708' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2107_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized708' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2121_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized710' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2121_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized710' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2135_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized712' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2135_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized712' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2149_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized714' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2149_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized714' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2163_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized716' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2163_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized716' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2177_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized718' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2177_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized718' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2191_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized720' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2191_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized720' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2205_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized722' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2205_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized722' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2219_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized724' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2219_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized724' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2233_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized726' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2233_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized726' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2270_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized728' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2270_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized728' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_2040_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized730' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_2040_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized730' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized126' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized732' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized732' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized303' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized303' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized734' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized734' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized305' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized305' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized126' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2074_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized736' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2074_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized736' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized128' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try_cp_element_group_12 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_12-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized738' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_12-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized738' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_12-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized307' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_12-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized307' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_12-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized740' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_12-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized740' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_12-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized309' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_12-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized309' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized128' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2088_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized742' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2088_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized742' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized130' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized744' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized744' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized311' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized311' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized746' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized746' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized313' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized313' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_15-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized748' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_15-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized748' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_15-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized315' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_15-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized315' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized130' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2102_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized750' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2102_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized750' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_18 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized132' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_18 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_18-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized752' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_18-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized752' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_18-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized317' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_18-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized317' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_18-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized754' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_18-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized754' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_18-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized319' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_18-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized319' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_18-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized756' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_18-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized756' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_18-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized321' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_18-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized321' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized132' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  19_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  20_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2116_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized758' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2116_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized758' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_21 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized134' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_21 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_21-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized760' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_21-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized760' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_21-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized323' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_21-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized323' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_21-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized762' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_21-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized762' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_21-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized325' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_21-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized325' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_21-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized764' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_21-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized764' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_21-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized327' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_21-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized327' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized134' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  22_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized766' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  22_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized766' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  23_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized768' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  23_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized768' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2130_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized770' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2130_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized770' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_24 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized136' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_24 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_24-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized772' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_24-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized772' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_24-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized329' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_24-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized329' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_24-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized774' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_24-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized774' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_24-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized331' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_24-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized331' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_24-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized776' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_24-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized776' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_24-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized333' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_24-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized333' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized136' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  25_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  26_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2144_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized778' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2144_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized778' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_27 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized138' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_27 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_27-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized780' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_27-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized780' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_27-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized335' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_27-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized335' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_27-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized782' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_27-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized782' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_27-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized337' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_27-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized337' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_27-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized784' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_27-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized784' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_27-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized339' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_27-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized339' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized138' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  28_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized786' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  28_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized786' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  29_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2158_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized788' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2158_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized788' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_30 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized140' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_30 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_30-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized790' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_30-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized790' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_30-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized341' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_30-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized341' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_30-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized792' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_30-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized792' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_30-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized343' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_30-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized343' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_30-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized794' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_30-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized794' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_30-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized345' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_30-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized345' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized140' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  31_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized796' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  31_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized796' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  32_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2172_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized798' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2172_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized798' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_33 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized142' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_33 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_33-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized800' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_33-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized800' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_33-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized347' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_33-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized347' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_33-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized802' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_33-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized802' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_33-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized349' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_33-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized349' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_33-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized804' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_33-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized804' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_33-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized351' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_33-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized351' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized142' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  34_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized806' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  34_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized806' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  35_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2186_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized808' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2186_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized808' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_36 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized144' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_36 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_36-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized810' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_36-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized810' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_36-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized353' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_36-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized353' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_36-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized812' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_36-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized812' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_36-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized355' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_36-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized355' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_36-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized814' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_36-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized814' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_36-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized357' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_36-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized357' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized144' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  37_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  38_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2200_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized816' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2200_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized816' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_39 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized146' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_39 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_39-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized818' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_39-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized818' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_39-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized359' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_39-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized359' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_39-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized820' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_39-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized820' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_39-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized361' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_39-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized361' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_39-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized822' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_39-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized822' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_39-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized363' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_39-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized363' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized146' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  40_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  41_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized824' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  41_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized824' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2214_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized826' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2214_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized826' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_42 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized148' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_42 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_42-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized828' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_42-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized828' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_42-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized365' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_42-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized365' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_42-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized830' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_42-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized830' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_42-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized367' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_42-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized367' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_42-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized832' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_42-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized832' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_42-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized369' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_42-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized369' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized148' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  43_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized834' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  43_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized834' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  44_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized836' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  44_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized836' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2228_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized838' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2228_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized838' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_45 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized150' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_45 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_45-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized840' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_45-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized840' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_45-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized371' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_45-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized371' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_45-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized842' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_45-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized842' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_45-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized373' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_45-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized373' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_45-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized844' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_45-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized844' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_45-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized375' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_45-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized375' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized150' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  46_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized846' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  46_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized846' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  47_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized848' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  47_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized848' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2242_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized850' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2242_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized850' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_48 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized152' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_48 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_48-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized852' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_48-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized852' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_48-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized377' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_48-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized377' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_48-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized854' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_48-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized854' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_48-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized379' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_48-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized379' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_48-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized856' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_48-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized856' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_48-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized381' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_48-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized381' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized152' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  49_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized858' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  49_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized858' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  50_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized860' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  50_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized860' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2256_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized862' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2256_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized862' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_51 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized154' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_51 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_51-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized864' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_51-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized864' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_51-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized383' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_51-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized383' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_51-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized866' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_51-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized866' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_51-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized385' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_51-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized385' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_51-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized868' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_51-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized868' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_51-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized387' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_51-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized387' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized154' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  52_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized870' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  52_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized870' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  53_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized872' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  53_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized872' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  54_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized874' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  54_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized874' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  55_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized876' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  55_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized876' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2284_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized878' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2284_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized878' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_56 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized156' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: try_cp_element_group_56 - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_56-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized880' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_56-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized880' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_56-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized389' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_56-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized389' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_56-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized882' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_56-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized882' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_56-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized391' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_56-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized391' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_56-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized884' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_56-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized884' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_56-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized393' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_56-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized393' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized156' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  57_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized886' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  57_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized886' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  58_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized888' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  58_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized888' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2331_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized890' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2331_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized890' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 18 - type: integer 
	Parameter name bound to: try_cp_element_group_59 - type: string 
	Parameter place_capacities bound to: 576'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized158' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 18 - type: integer 
	Parameter name bound to: try_cp_element_group_59 - type: string 
	Parameter place_capacities bound to: 576'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 576'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_59-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized892' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized892' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized395' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized395' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized894' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized894' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized397' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized397' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized896' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized896' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized399' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized399' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized898' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized898' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-4 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized401' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized401' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-5 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized900' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-5 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized900' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-5 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized403' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-5 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized403' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-6 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized902' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-6 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized902' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-6 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized405' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized405' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-7 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized904' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-7 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized904' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-7 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized407' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized407' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-8 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized906' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-8 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized906' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-8 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized409' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-8 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized409' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-9 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized908' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-9 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized908' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-9 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized411' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-9 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized411' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-10 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized910' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-10 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized910' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-10 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized413' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-10 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized413' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-11 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized912' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-11 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized912' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-11 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized415' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-11 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized415' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-12 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized914' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-12 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized914' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-12 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized417' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-12 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized417' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-13 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized916' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-13 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized916' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-13 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized419' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-13 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized419' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-14 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized918' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-14 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized918' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-14 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized421' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-14 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized421' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-15 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized920' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-15 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized920' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-15 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized423' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-15 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized423' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-16 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized922' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-16 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized922' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-16 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized425' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-16 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized425' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-17 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized924' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-17 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized924' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-17 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized427' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-17 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized427' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-18 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized926' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_59-placegen-dly-18 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized926' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-18 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized429' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_59-placegen-pI-18 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized429' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized158' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  rr_2310_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized928' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_2310_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized928' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try_cp_element_group_60 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized160' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try_cp_element_group_60 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_60-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized930' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_60-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized930' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_60-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized431' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_60-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized431' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_60-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized932' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_60-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized932' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_60-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized433' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_60-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized433' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized160' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  61_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized934' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  61_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized934' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  62_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized936' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  62_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized936' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  63_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized938' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  63_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized938' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  64_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized940' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  64_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized940' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  65_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized942' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  65_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized942' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  66_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized944' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  66_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized944' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  67_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized946' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  67_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized946' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  68_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized948' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  68_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized948' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1999_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized950' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1999_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized950' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  69_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized952' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  69_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized952' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2060_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized954' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2060_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized954' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  70_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized956' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  70_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized956' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  71_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized958' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  71_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized958' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  72_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized960' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  72_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized960' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  73_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized962' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  73_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized962' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  74_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized964' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  74_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized964' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  75_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized966' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  75_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized966' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  76_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized968' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  76_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized968' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  77_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized970' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  77_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized970' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  78_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized972' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  78_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized972' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  79_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized974' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  79_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized974' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  80_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized976' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  80_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized976' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  81_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized978' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  81_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized978' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  82_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized980' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  82_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized980' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try_cp_element_group_83 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized162' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try_cp_element_group_83 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try_cp_element_group_83-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized982' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_83-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized982' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_83-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized435' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_83-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized435' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try_cp_element_group_83-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized984' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try_cp_element_group_83-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized984' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_83-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized437' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try_cp_element_group_83-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized437' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized162' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: MUX_883_inst - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SelectSplitProtocol' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27386]
	Parameter name bound to: MUX_883_inst - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: MUX_883_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized55' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: MUX_883_inst-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: MUX_883_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized109' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: MUX_883_inst-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: MUX_883_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized109' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: MUX_883_inst-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized109' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized109' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized55' (64#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'SelectSplitProtocol' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27386]
WARNING: [Synth 8-614] signal 'konst_575_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18140]
WARNING: [Synth 8-614] signal 'konst_580_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18147]
WARNING: [Synth 8-614] signal 'konst_585_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18154]
WARNING: [Synth 8-614] signal 'konst_590_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18161]
WARNING: [Synth 8-614] signal 'konst_595_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18168]
WARNING: [Synth 8-614] signal 'konst_600_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18175]
WARNING: [Synth 8-614] signal 'konst_605_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18182]
WARNING: [Synth 8-614] signal 'konst_610_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18189]
WARNING: [Synth 8-614] signal 'konst_615_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18196]
WARNING: [Synth 8-614] signal 'konst_620_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18203]
WARNING: [Synth 8-614] signal 'konst_625_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18210]
WARNING: [Synth 8-614] signal 'konst_630_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18217]
WARNING: [Synth 8-614] signal 'konst_635_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18224]
WARNING: [Synth 8-614] signal 'konst_640_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18231]
WARNING: [Synth 8-614] signal 'konst_645_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18238]
WARNING: [Synth 8-614] signal 'konst_650_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18245]
WARNING: [Synth 8-614] signal 'konst_655_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18252]
WARNING: [Synth 8-614] signal 'konst_660_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18259]
WARNING: [Synth 8-614] signal 'konst_793_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18266]
WARNING: [Synth 8-614] signal 'konst_797_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18273]
WARNING: [Synth 8-614] signal 'konst_801_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18280]
WARNING: [Synth 8-614] signal 'konst_805_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18287]
WARNING: [Synth 8-614] signal 'konst_809_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18294]
WARNING: [Synth 8-614] signal 'konst_813_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18301]
WARNING: [Synth 8-614] signal 'konst_817_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18308]
WARNING: [Synth 8-614] signal 'konst_821_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18315]
WARNING: [Synth 8-614] signal 'konst_825_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18322]
WARNING: [Synth 8-614] signal 'konst_829_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18329]
WARNING: [Synth 8-614] signal 'konst_833_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18336]
WARNING: [Synth 8-614] signal 'konst_837_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18343]
WARNING: [Synth 8-614] signal 'konst_841_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18350]
WARNING: [Synth 8-614] signal 'konst_845_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18357]
WARNING: [Synth 8-614] signal 'konst_849_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18364]
WARNING: [Synth 8-614] signal 'konst_853_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18371]
WARNING: [Synth 8-614] signal 'konst_857_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18378]
WARNING: [Synth 8-614] signal 'konst_861_wire_constant' is read in the process but is not in the sensitivity list [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:18385]
	Parameter name bound to: LoadGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: LoadGroup0 - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter name bound to: LoadGroup0 load-complete  - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized56' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized56' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'StoreReqSharedWithInputBuffers__parameterized6' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28675]
	Parameter name bound to: StoreGroup0 Req  - type: string 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter min_clock_period bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter name bound to: StoreGroup0 Req -TstampGen->Tsb-tsc - type: string 
	Parameter data_width bound to: 18 - type: integer 
	Parameter name bound to: StoreGroup0 Req -rb 0 - type: string 
	Parameter buffer_size bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
	Parameter g_tag_width bound to: 2 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_tree_combinational_arch__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux - type: string 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
	Parameter g_tag_width bound to: 2 - type: integer 
	Parameter g_mux_degree bound to: 4096 - type: integer 
	Parameter g_num_stages bound to: 1 - type: integer 
	Parameter g_port_id_width bound to: 0 - type: integer 
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 11 - type: integer 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'combinational_merge__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
	Parameter name bound to: StoreGroup0 Req -NonTrivTstamp-imux:cMerge: - type: string 
	Parameter g_data_width bound to: 11 - type: integer 
	Parameter g_number_of_inputs bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'combinational_merge__parameterized11' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9342]
INFO: [Synth 8-256] done synthesizing module 'merge_tree_combinational_arch__parameterized5' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10870]
INFO: [Synth 8-256] done synthesizing module 'StoreReqSharedWithInputBuffers__parameterized6' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28675]
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'StoreCompleteShared__parameterized8' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
	Parameter name bound to: StoreGroup0 Complete  - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseNoData__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
	Parameter name bound to: StoreGroup0 Complete -odemux - type: string 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16559]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseNoData__parameterized7' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
INFO: [Synth 8-256] done synthesizing module 'StoreCompleteShared__parameterized8' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19750]
	Parameter name bound to: accessreg_call_group_0_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base__parameterized14' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: accessreg_call_group_0_accessRegulator_0 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_call_group_0_accessRegulator_0:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized439' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_call_group_0_accessRegulator_0:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized439' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_call_group_0_accessRegulator_0:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_call_group_0_accessRegulator_0:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized13' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base__parameterized14' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: accessreg_call_group_0_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'access_regulator_base__parameterized16' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: accessreg_call_group_0_accessRegulator_1 - type: string 
	Parameter num_slots bound to: 1 - type: integer 
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_call_group_0_accessRegulator_1:req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized441' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: accessreg_call_group_0_accessRegulator_1:req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized441' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_call_group_0_accessRegulator_1:release_req_place: - type: string 
INFO: [Synth 8-638] synthesizing module 'place__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
	Parameter capacity bound to: 2 - type: integer 
	Parameter marking bound to: 1 - type: integer 
	Parameter name bound to: accessreg_call_group_0_accessRegulator_1:release_req_place: - type: string 
INFO: [Synth 8-256] done synthesizing module 'place__parameterized15' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14089]
INFO: [Synth 8-256] done synthesizing module 'access_regulator_base__parameterized16' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12468]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized58' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 2'b00 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized58' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 82 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering__parameterized4' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 82 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter buffering bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized65' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized65' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized65' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-1-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 41 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized65' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized65' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized65' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized5' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 2 - type: integer 
	Parameter owidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BinaryEncoder__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 2 - type: integer 
	Parameter owidth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryEncoder__parameterized7' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering__parameterized4' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 64 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 64 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 2 - type: integer 
	Parameter detailed_buffering_per_output bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized111' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 1 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 1-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized111' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 1-unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized111' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized111' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized9' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: halt_call_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized60' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: halt_call_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: halt_call_group_1_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: halt_call_group_1_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: halt_call_group_1_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: halt_call_group_1_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: halt_call_group_1_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: halt_call_group_1_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized19' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized19' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: halt_call_group_1_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: halt_call_group_1_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized17' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized19' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized60' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering__parameterized6' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized67' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized67' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized67' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized67' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized67' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized67' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering__parameterized6' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized113' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0-unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized113' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: OutputDemuxBaseWithBuffering buffer 0-unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized113' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized113' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseWithBuffering__parameterized11' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16672]
	Parameter name bound to: sbir_call_group_2_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized62' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: sbir_call_group_2_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: sbir_call_group_2_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: sbir_call_group_2_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: sbir_call_group_2_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: sbir_call_group_2_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: sbir_call_group_2_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: sbir_call_group_2_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized21' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized21' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: sbir_call_group_2_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized19' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: sbir_call_group_2_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized19' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized21' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized62' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 24 - type: integer 
	Parameter owidth bound to: 24 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering__parameterized8' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 24 - type: integer 
	Parameter owidth bound to: 24 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 24 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized69' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 24 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 24 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized69' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 24 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 24 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized69' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 24 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized69' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized69' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized69' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering__parameterized8' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: load_call_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized64' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: load_call_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: load_call_group_3_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: load_call_group_3_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: load_call_group_3_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: load_call_group_3_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: load_call_group_3_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: load_call_group_3_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized23' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized23' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: load_call_group_3_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized21' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: load_call_group_3_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized21' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized23' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized64' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 48 - type: integer 
	Parameter owidth bound to: 48 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering__parameterized10' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 48 - type: integer 
	Parameter owidth bound to: 48 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 48 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized71' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 48 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 48 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized71' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 48 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 48 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized71' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 48 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized71' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized71' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized71' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering__parameterized10' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: store_call_group_4_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized66' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: store_call_group_4_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: store_call_group_4_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: store_call_group_4_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: store_call_group_4_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: store_call_group_4_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: store_call_group_4_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: store_call_group_4_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized25' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized25' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: store_call_group_4_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized23' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: store_call_group_4_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized23' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized25' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized66' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 72 - type: integer 
	Parameter owidth bound to: 72 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering__parameterized12' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 72 - type: integer 
	Parameter owidth bound to: 72 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 72 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized73' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 72 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 72 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized73' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 72 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 72 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized73' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 72 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized73' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized73' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized73' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering__parameterized12' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: and_i_call_group_5_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized68' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: and_i_call_group_5_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: and_i_call_group_5_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: and_i_call_group_5_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: and_i_call_group_5_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: and_i_call_group_5_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: and_i_call_group_5_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: and_i_call_group_5_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized27' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized27' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: and_i_call_group_5_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized25' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: and_i_call_group_5_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized25' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized27' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized68' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering__parameterized14' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 80 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized75' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 80 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 80 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized75' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 80 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 80 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized75' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 80 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized75' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
WARNING: [Synth 8-6014] Unused sequential element debugGen.wvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17165]
WARNING: [Synth 8-6014] Unused sequential element debugGen.rvar_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17172]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized75' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized75' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering__parameterized14' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: or_i_call_group_6_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized70' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: or_i_call_group_6_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: or_i_call_group_6_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: or_i_call_group_6_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: or_i_call_group_6_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: or_i_call_group_6_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: or_i_call_group_6_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: or_i_call_group_6_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized29' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized29' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: or_i_call_group_6_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized27' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: or_i_call_group_6_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized27' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized29' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized70' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: xnor_i_call_group_7_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized72' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: xnor_i_call_group_7_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: xnor_i_call_group_7_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: xnor_i_call_group_7_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: xnor_i_call_group_7_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: xnor_i_call_group_7_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: xnor_i_call_group_7_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: xnor_i_call_group_7_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized31' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized31' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: xnor_i_call_group_7_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized29' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: xnor_i_call_group_7_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized29' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized31' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized72' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: xor_i_call_group_8_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized74' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: xor_i_call_group_8_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: xor_i_call_group_8_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: xor_i_call_group_8_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: xor_i_call_group_8_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: xor_i_call_group_8_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: xor_i_call_group_8_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: xor_i_call_group_8_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized33' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized33' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: xor_i_call_group_8_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized31' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: xor_i_call_group_8_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized31' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
WARNING: [Synth 8-6014] Unused sequential element c_counter_reg was removed.  [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28232]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized33' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized74' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: add_call_group_9_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized76' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: add_call_group_9_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: add_call_group_9_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: add_call_group_9_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: add_call_group_9_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: add_call_group_9_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: add_call_group_9_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: add_call_group_9_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized35' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized35' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: add_call_group_9_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: add_call_group_9_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized33' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized35' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized76' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sub_call_group_10_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized78' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: sub_call_group_10_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: sub_call_group_10_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: sub_call_group_10_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: sub_call_group_10_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: sub_call_group_10_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: sub_call_group_10_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: sub_call_group_10_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized37' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized37' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: sub_call_group_10_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: sub_call_group_10_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized35' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized37' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized78' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sll_i_call_group_11_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized80' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: sll_i_call_group_11_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: sll_i_call_group_11_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: sll_i_call_group_11_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: sll_i_call_group_11_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: sll_i_call_group_11_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: sll_i_call_group_11_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: sll_i_call_group_11_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized39' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized39' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: sll_i_call_group_11_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: sll_i_call_group_11_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized37' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized39' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized80' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: srl_i_call_group_12_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized82' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: srl_i_call_group_12_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: srl_i_call_group_12_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: srl_i_call_group_12_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: srl_i_call_group_12_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: srl_i_call_group_12_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: srl_i_call_group_12_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: srl_i_call_group_12_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized41' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized41' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: srl_i_call_group_12_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: srl_i_call_group_12_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized39' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized41' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized82' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: sra_i_call_group_13_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized84' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: sra_i_call_group_13_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: sra_i_call_group_13_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: sra_i_call_group_13_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: sra_i_call_group_13_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: sra_i_call_group_13_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: sra_i_call_group_13_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: sra_i_call_group_13_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized43' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized43' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: sra_i_call_group_13_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized41' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: sra_i_call_group_13_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized41' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized43' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized84' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: bz_call_group_14_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized86' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: bz_call_group_14_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: bz_call_group_14_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: bz_call_group_14_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: bz_call_group_14_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: bz_call_group_14_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: bz_call_group_14_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: bz_call_group_14_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized45' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized45' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: bz_call_group_14_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized43' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: bz_call_group_14_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized43' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized45' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized86' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: bn_call_group_15_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized88' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: bn_call_group_15_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: bn_call_group_15_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: bn_call_group_15_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: bn_call_group_15_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: bn_call_group_15_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: bn_call_group_15_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: bn_call_group_15_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized47' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized47' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: bn_call_group_15_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized45' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: bn_call_group_15_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized45' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized47' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized88' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: call_call_group_16_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized90' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: call_call_group_16_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: call_call_group_16_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: call_call_group_16_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: call_call_group_16_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: call_call_group_16_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: call_call_group_16_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: call_call_group_16_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized49' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized49' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: call_call_group_16_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized47' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: call_call_group_16_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized47' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized49' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized90' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: jmp_call_group_17_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized92' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: jmp_call_group_17_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: jmp_call_group_17_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: jmp_call_group_17_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: jmp_call_group_17_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: jmp_call_group_17_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: jmp_call_group_17_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: jmp_call_group_17_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized51' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized51' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: jmp_call_group_17_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized49' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: jmp_call_group_17_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized49' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized51' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized92' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 40 - type: integer 
	Parameter owidth bound to: 40 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxWithBuffering__parameterized16' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 40 - type: integer 
	Parameter owidth bound to: 40 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized77' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0 - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized77' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized77' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: InputMuxWithBuffering-rxBuf-0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 40 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized77' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized77' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized77' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: InputMuxWithBuffering-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter name bound to: InputMuxWithBuffering-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'InputMuxWithBuffering__parameterized16' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25751]
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: cmp_call_group_18_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized94' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: cmp_call_group_18_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b1 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: cmp_call_group_18_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterfaceBase__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
	Parameter name bound to: cmp_call_group_18_gI-gCase-SampleAndUpdate-sgiu-0 - type: string 
	Parameter buffering bound to: 2 - type: integer 
	Parameter name bound to: cmp_call_group_18_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ShiftRegisterSingleBitQueue__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: cmp_call_group_18_gI-gCase-SampleAndUpdate-sgiu-0-qI - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: cmp_call_group_18_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SingleBitQueueBase__parameterized53' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
	Parameter name bound to: cmp_call_group_18_gI-gCase-SampleAndUpdate-sgiu-0-qI-stageGen-qinst-0 - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SingleBitQueueBase__parameterized53' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27705]
INFO: [Synth 8-256] done synthesizing module 'ShiftRegisterSingleBitQueue__parameterized53' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:30032]
	Parameter name bound to: cmp_call_group_18_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-638] synthesizing module 'SgiSampleFsm__parameterized51' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
	Parameter name bound to: cmp_call_group_18_gI-gCase-SampleAndUpdate-sgiu-0-sample-fsm - type: string 
INFO: [Synth 8-256] done synthesizing module 'SgiSampleFsm__parameterized51' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27476]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterfaceBase__parameterized53' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:28119]
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized94' (65#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 80 - type: integer 
	Parameter owidth bound to: 80 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'try' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:15579]
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'try1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:20064]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: try1_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized115' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: try1_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: try1_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized115' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: try1_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized115' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized115' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: try1_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized79' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: try1_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: try1_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized79' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: try1_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: try1_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized79' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: try1_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 2 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized79' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized79' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized79' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  crr_2369_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized986' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2369_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized986' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2374_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized988' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2374_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized988' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2383_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized990' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2383_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized990' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2388_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized992' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2388_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized992' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try1_cp_element_group_5 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized164' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try1_cp_element_group_5 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try1_cp_element_group_5-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized994' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_5-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized994' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_5-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized443' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_5-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized443' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try1_cp_element_group_5-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized996' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_5-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized996' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_5-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized445' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_5-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized445' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized164' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  7_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  cr_2415_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized998' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2415_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized998' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  8_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_2424_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1000' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_2424_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1000' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  9_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  cr_2429_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1002' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2429_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1002' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  10_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_2438_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1004' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_2438_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1004' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  11_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  cr_2443_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1006' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2443_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1006' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  12_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_2452_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1008' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_2452_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1008' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  13_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  cr_2457_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1010' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2457_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1010' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  14_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_2466_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1012' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_2466_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1012' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 4 - type: integer 
	Parameter name bound to: try1_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized166' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 4 - type: integer 
	Parameter name bound to: try1_cp_element_group_15 - type: string 
	Parameter place_capacities bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try1_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1014' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_15-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1014' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized447' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_15-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized447' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try1_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1016' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_15-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1016' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized449' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_15-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized449' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try1_cp_element_group_15-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1018' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_15-placegen-dly-3 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1018' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_15-placegen-pI-3 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized451' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_15-placegen-pI-3 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized451' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try1_cp_element_group_15-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1020' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_15-placegen-dly-4 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1020' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_15-placegen-pI-4 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized453' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_15-placegen-pI-4 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized453' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized166' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  16_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  17_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_2480_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1022' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_2480_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1022' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  18_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  19_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  20_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_2499_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1024' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2499_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1024' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  21_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_2494_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1026' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2494_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1026' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  22_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1028' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  22_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1028' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  23_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  24_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_2523_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1030' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2523_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1030' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  25_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_2528_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1032' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2528_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1032' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  26_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  req_2560_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1034' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2560_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1034' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2565_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1036' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  req_2565_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1036' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try1_cp_element_group_27 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized168' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try1_cp_element_group_27 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try1_cp_element_group_27-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1038' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_27-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1038' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_27-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized455' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_27-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized455' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try1_cp_element_group_27-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1040' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_27-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1040' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_27-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized457' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_27-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized457' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized168' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  phi_stmt_894_req_2544_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1042' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  phi_stmt_894_req_2544_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1042' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  28_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1044' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  28_delay - type: string 
	Parameter delay_value bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1044' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  29_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  30_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  phi_stmt_894_req_2567_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1046' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  phi_stmt_894_req_2567_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1046' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try1_cp_element_group_31 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized170' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: try1_cp_element_group_31 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: try1_cp_element_group_31-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1048' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_31-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1048' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_31-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized459' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_31-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized459' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: try1_cp_element_group_31-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1050' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: try1_cp_element_group_31-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1050' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_31-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized461' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: try1_cp_element_group_31-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized461' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized170' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to:  33_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  rr_2410_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1052' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_2410_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1052' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2471_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1054' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2471_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1054' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2485_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1056' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_2485_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1056' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_2509_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1058' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_2509_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1058' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2514_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1060' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_2514_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1060' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: phi_stmt_894 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PhiBase__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17009]
	Parameter name bound to: phi_stmt_894 - type: string 
	Parameter num_reqs bound to: 2 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'PhiBase__parameterized3' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17009]
	Parameter name bound to: next_pc_924_898_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized57' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: next_pc_924_898_buf - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 8 - type: integer 
	Parameter out_data_width bound to: 8 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 1 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: next_pc_924_898_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized117' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: next_pc_924_898_buf buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: next_pc_924_898_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized117' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: next_pc_924_898_buf buffer -unload-register - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized117' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized117' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized57' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApConcat_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_0 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 16 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 16 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApConcat_group_0 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 16 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 16 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_0-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 16 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 16 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized33' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApConcat_group_0-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 16 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 16 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized33' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApConcat_group_0-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized33' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApConcat_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized96' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApConcat_group_3_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized96' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApConcat_group_3 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 16 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApConcat_group_3 - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 16 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_3-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 16 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized35' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApConcat_group_3-comb_block - type: string 
	Parameter operator_id bound to: ApConcat - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 8 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 16 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized35' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApConcat_group_3-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 16 - type: integer 
	Parameter out_data_width bound to: 16 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized59' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApConcat_group_3-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 16 - type: integer 
	Parameter out_data_width bound to: 16 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_3-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized119' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApConcat_group_3-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApConcat_group_3-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 16 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized119' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApConcat_group_3-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 16 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized119' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized119' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized59' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized35' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: write_mem_read_0_gI - type: string 
	Parameter nreqs bound to: 4 - type: integer 
	Parameter buffering bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 4'b0000 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized98' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: write_mem_read_0_gI - type: string 
	Parameter nreqs bound to: 4 - type: integer 
	Parameter buffering bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter use_guards bound to: 4'b0000 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized98' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: write_mem_read_0 - type: string 
	Parameter num_reqs bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter output_buffering bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputPortRevised' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25959]
	Parameter name bound to: write_mem_read_0 - type: string 
	Parameter num_reqs bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter output_buffering bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: write_mem_read_0-unload-reg - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized121' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: write_mem_read_0-unload-reg - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized121' (66#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: write_mem_read_0-unload-reg - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter name bound to: write_mem_read_0-unload-reg - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter name bound to: write_mem_read_0-unload-reg - type: string 
	Parameter data_width bound to: 8 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter name bound to: write_mem_read_0-demux - type: string 
	Parameter num_reqs bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputPortLevel' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15505]
	Parameter name bound to: write_mem_read_0-demux - type: string 
	Parameter num_reqs bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'InputPortLevel' (67#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15505]
INFO: [Synth 8-256] done synthesizing module 'InputPortRevised' (68#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:25959]
	Parameter name bound to: LEDS_write_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized100' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: LEDS_write_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized100' (68#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: LEDS - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'OutputPortRevised' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26643]
	Parameter name bound to: LEDS - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LEDS-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized81' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LEDS-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LEDS-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized81' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: LEDS-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: LEDS-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized81' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: LEDS-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized81' (68#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized81' (68#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized81' (68#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: LEDS-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputPortLevel' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16791]
	Parameter name bound to: LEDS-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: LEDS-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: LEDS-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized7' (68#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
INFO: [Synth 8-256] done synthesizing module 'OutputPortLevel' (69#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16791]
INFO: [Synth 8-256] done synthesizing module 'OutputPortRevised' (70#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26643]
	Parameter name bound to: reg_output_write_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized102' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: reg_output_write_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 1 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized102' (70#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: reg_output - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'OutputPortRevised__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26643]
	Parameter name bound to: reg_output - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter input_buffering bound to: 32'b00000000000000000000000000000000 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: reg_output-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized83' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: reg_output-rxB0 - type: string 
	Parameter buffer_size bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: reg_output-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized83' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: reg_output-rxB0-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 0 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: reg_output-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized83' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: reg_output-rxB0-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 0 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized83' (70#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized83' (70#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized83' (70#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: reg_output-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'OutputPortLevel__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16791]
	Parameter name bound to: reg_output-mux - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: reg_output-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NobodyLeftBehind__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
	Parameter name bound to: reg_output-mux-fairify - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NobodyLeftBehind__parameterized9' (70#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16030]
INFO: [Synth 8-256] done synthesizing module 'OutputPortLevel__parameterized1' (70#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16791]
INFO: [Synth 8-256] done synthesizing module 'OutputPortRevised__parameterized1' (70#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26643]
	Parameter name bound to: init_mem_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized104' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: init_mem_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized104' (70#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxBaseNoData - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InputMuxBaseNoData' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15383]
	Parameter name bound to: InputMuxBaseNoData - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: InputMuxBaseNoData-p2Linst-0 - type: string 
INFO: [Synth 8-638] synthesizing module 'Pulse_To_Level_Translate_Entity' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17424]
	Parameter name bound to: InputMuxBaseNoData-p2Linst-0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'Pulse_To_Level_Translate_Entity' (71#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17424]
	Parameter name bound to: InputMuxBaseNoData-rpeInst - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Request_Priority_Encode_Entity_fair' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18331]
	Parameter name bound to: InputMuxBaseNoData-rpeInst - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter pull_mode bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Request_Priority_Encode_Entity_fair' (72#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:18331]
	Parameter name bound to: InputMuxBaseNoData-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BinaryEncoder__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
	Parameter name bound to: InputMuxBaseNoData-taggen - type: string 
	Parameter iwidth bound to: 1 - type: integer 
	Parameter owidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryEncoder__parameterized9' (72#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14499]
INFO: [Synth 8-256] done synthesizing module 'InputMuxBaseNoData' (73#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:15383]
	Parameter name bound to: OutputDemuxBaseNoData - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-638] synthesizing module 'OutputDeMuxBaseNoData__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
	Parameter name bound to: OutputDemuxBaseNoData - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-226] default block is never used [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16559]
INFO: [Synth 8-256] done synthesizing module 'OutputDeMuxBaseNoData__parameterized9' (73#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16476]
	Parameter name bound to: init_reg_call_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized106' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: init_reg_call_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized106' (73#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxBaseNoData - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseNoData - type: string 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter name bound to: try_call_group_2_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized108' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: try_call_group_2_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized108' (73#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 40 - type: integer 
	Parameter owidth bound to: 40 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 8 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter twidth bound to: 1 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'try1' (74#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:20064]
	Parameter use_delay bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'auto_run' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12574]
	Parameter use_delay bound to: 1 - type: bool 
INFO: [Synth 8-4471] merging register 'fin_req_reg' into 'start_req_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12583]
INFO: [Synth 8-256] done synthesizing module 'auto_run' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12574]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xnor_i' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:21733]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: xnor_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized121' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: xnor_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: xnor_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized123' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: xnor_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized123' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized121' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: xnor_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized85' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: xnor_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: xnor_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized85' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: xnor_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: xnor_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized85' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: xnor_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized85' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized85' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized85' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  cr_1894_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1062' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1894_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1062' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1908_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1064' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1908_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1064' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1917_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1066' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1917_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1066' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1922_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1068' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1922_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1068' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1889_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1070' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1889_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1070' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_1903_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1072' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1903_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1072' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: xnor_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized172' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: xnor_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: xnor_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1074' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: xnor_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1074' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: xnor_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized463' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: xnor_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized463' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: xnor_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1076' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: xnor_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1076' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: xnor_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized465' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: xnor_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized465' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized172' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntXnor_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized110' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntXnor_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized110' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntXnor_group_1 - type: string 
	Parameter operator_id bound to: ApIntXnor - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntXnor_group_1 - type: string 
	Parameter operator_id bound to: ApIntXnor - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntXnor_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntXnor - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized37' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntXnor_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntXnor - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized37' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntXnor_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized61' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntXnor_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntXnor_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized123' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntXnor_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntXnor_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized125' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntXnor_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized125' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized123' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized61' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized37' (75#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'xnor_i' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:21733]
	Parameter name bound to: SplitCallArbiter - type: string 
	Parameter num_reqs bound to: 1 - type: integer 
	Parameter call_data_width bound to: 80 - type: integer 
	Parameter return_data_width bound to: 8 - type: integer 
	Parameter caller_tag_length bound to: 1 - type: integer 
	Parameter callee_tag_length bound to: 1 - type: integer 
	Parameter tag_length bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xor_i' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:22353]
	Parameter tag_length bound to: 2 - type: integer 
	Parameter name bound to: xor_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized125' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: xor_i_input_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: xor_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized127' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: xor_i_input_buffer-unload-register - type: string 
	Parameter data_width bound to: 82 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized127' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized125' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: in_buffer_unload_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter name bound to: xor_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ReceiveBuffer__parameterized87' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter name bound to: xor_i_out_buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: xor_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized87' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: xor_i_out_buffer-bufPipe - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 1 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: xor_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized87' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: xor_i_out_buffer-bufPipe-queue - type: string 
	Parameter queue_depth bound to: 1 - type: integer 
	Parameter data_width bound to: 10 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized87' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized87' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
INFO: [Synth 8-256] done synthesizing module 'ReceiveBuffer__parameterized87' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27231]
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: out_buffer_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter name bound to: tag-interlock-buffer - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 2 - type: integer 
	Parameter out_data_width bound to: 2 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: tag_ilock_write_req_symbol_join - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter number_of_predecessors bound to: 3 - type: integer 
	Parameter name bound to: tag_ilock_read_req_symbol_join - type: string 
	Parameter place_capacities bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 96'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_delays bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to:  cr_1942_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1078' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1942_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1078' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1937_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1080' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1937_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1080' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1956_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1082' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  ccr_1956_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1082' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1965_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1084' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  rr_1965_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1084' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1970_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1086' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  cr_1970_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1086' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  1_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  2_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  crr_1951_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1088' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  crr_1951_symbol_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1088' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to:  3_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  4_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  5_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter name bound to:  6_delay - type: string 
	Parameter delay_value bound to: 0 - type: integer 
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: xor_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'generic_join__parameterized174' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter number_of_predecessors bound to: 2 - type: integer 
	Parameter name bound to: xor_i_cp_element_group_7 - type: string 
	Parameter place_capacities bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter place_markings bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter place_delays bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter name bound to: xor_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1090' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: xor_i_cp_element_group_7-placegen-dly-1 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1090' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: xor_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized467' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: xor_i_cp_element_group_7-placegen-pI-1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized467' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter name bound to: xor_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_delay_element__parameterized1092' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter name bound to: xor_i_cp_element_group_7-placegen-dly-2 - type: string 
	Parameter delay_value bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control_delay_element__parameterized1092' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12738]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: xor_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-638] synthesizing module 'place_with_bypass__parameterized469' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
	Parameter capacity bound to: 1 - type: integer 
	Parameter marking bound to: 0 - type: integer 
	Parameter name bound to: xor_i_cp_element_group_7-placegen-pI-2 - type: string 
INFO: [Synth 8-256] done synthesizing module 'place_with_bypass__parameterized469' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14216]
INFO: [Synth 8-256] done synthesizing module 'generic_join__parameterized174' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12837]
	Parameter name bound to: ApIntAdd_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: ApIntAdd_group_0 - type: string 
	Parameter operator_id bound to: ApIntAdd - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 8 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 0 - type: integer 
	Parameter num_inputs bound to: 1 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 8 - type: integer 
	Parameter constant_operand bound to: 8'b00000001 
	Parameter constant_width bound to: 8 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 1 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntXor_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'SplitGuardInterface__parameterized112' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntXor_group_1_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'SplitGuardInterface__parameterized112' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27978]
	Parameter name bound to: ApIntXor_group_1 - type: string 
	Parameter operator_id bound to: ApIntXor - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnsharedOperatorWithBuffering__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: ApIntXor_group_1 - type: string 
	Parameter operator_id bound to: ApIntXor - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter buffering bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntXor_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntXor - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'GenericCombinationalOperator__parameterized39' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntXor_group_1-comb_block - type: string 
	Parameter operator_id bound to: ApIntXor - type: string 
	Parameter input1_is_int bound to: 1 - type: bool 
	Parameter input1_characteristic_width bound to: 0 - type: integer 
	Parameter input1_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_1 bound to: 32 - type: integer 
	Parameter input2_is_int bound to: 1 - type: bool 
	Parameter input2_characteristic_width bound to: 0 - type: integer 
	Parameter input2_mantissa_width bound to: 0 - type: integer 
	Parameter iwidth_2 bound to: 32 - type: integer 
	Parameter num_inputs bound to: 2 - type: integer 
	Parameter output_is_int bound to: 1 - type: bool 
	Parameter output_characteristic_width bound to: 0 - type: integer 
	Parameter output_mantissa_width bound to: 0 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter constant_operand bound to: 1'b0 
	Parameter constant_width bound to: 1 - type: integer 
	Parameter use_constant bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'GenericCombinationalOperator__parameterized39' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:14825]
	Parameter name bound to: ApIntXor_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'InterlockBuffer__parameterized63' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
	Parameter name bound to: ApIntXor_group_1-ilb - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter in_data_width bound to: 32 - type: integer 
	Parameter out_data_width bound to: 32 - type: integer 
	Parameter flow_through bound to: 0 - type: bool 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntXor_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadBuffer__parameterized127' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
	Parameter name bound to: ApIntXor_group_1-ilb buffer  - type: string 
	Parameter buffer_size bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: ApIntXor_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'UnloadRegister__parameterized129' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
	Parameter name bound to: ApIntXor_group_1-ilb buffer -unload-register - type: string 
	Parameter data_width bound to: 32 - type: integer 
	Parameter bypass_flag bound to: 0 - type: bool 
	Parameter nonblocking_read_flag bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'UnloadRegister__parameterized129' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29053]
INFO: [Synth 8-256] done synthesizing module 'UnloadBuffer__parameterized127' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20698]
INFO: [Synth 8-256] done synthesizing module 'InterlockBuffer__parameterized63' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:26117]
INFO: [Synth 8-256] done synthesizing module 'UnsharedOperatorWithBuffering__parameterized39' (76#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:29366]
	Parameter name bound to: accessreg_call_group_0_gI - type: string 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000010 
	Parameter use_guards bound to: 1'b0 
	Parameter sample_only bound to: 0 - type: bool 
	Parameter update_only bound to: 0 - type: bool 
	Parameter name bound to: InputMuxWithBuffering - type: string 
	Parameter iwidth bound to: 41 - type: integer 
	Parameter owidth bound to: 41 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter buffering bound to: 32'b00000000000000000000000000000001 
	Parameter no_arbitration bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter registered_output bound to: 0 - type: bool 
	Parameter name bound to: OutputDemuxBaseWithBuffering - type: string 
	Parameter iwidth bound to: 32 - type: integer 
	Parameter owidth bound to: 32 - type: integer 
	Parameter twidth bound to: 2 - type: integer 
	Parameter nreqs bound to: 1 - type: integer 
	Parameter detailed_buffering_per_output bound to: 32'b00000000000000000000000000000001 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'xor_i' (77#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:22353]
	Parameter name bound to: pipe LEDS - type: string 
	Parameter volatile_flag bound to: 0 - type: bool 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SignalBase' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27585]
	Parameter name bound to: pipe LEDS - type: string 
	Parameter volatile_flag bound to: 0 - type: bool 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SignalBase' (78#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:27585]
	Parameter name bound to: pipe reg_output - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 40 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized89' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: pipe reg_output - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 40 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: pipe reg_output-queue - type: string 
	Parameter queue_depth bound to: 40 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchFifoWithDPRAM' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19989]
	Parameter name bound to: pipe reg_output-queue - type: string 
	Parameter queue_depth bound to: 40 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter name bound to: pipe reg_output-queue-dpram - type: string 
	Parameter g_addr_width bound to: 6 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_bank_dual_port' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9038]
	Parameter name bound to: pipe reg_output-queue-dpram - type: string 
	Parameter g_addr_width bound to: 6 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter name bound to: pipe reg_output-queue-dpram_xst - type: string 
	Parameter g_addr_width bound to: 6 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_bank_dual_port_for_xst' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9238]
	Parameter name bound to: pipe reg_output-queue-dpram_xst - type: string 
	Parameter g_addr_width bound to: 6 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_array_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_array_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'base_bank_dual_port_for_xst' (79#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9238]
INFO: [Synth 8-256] done synthesizing module 'base_bank_dual_port' (80#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9038]
INFO: [Synth 8-256] done synthesizing module 'SynchFifoWithDPRAM' (81#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19989]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized89' (81#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: pipe write_mem - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 40 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'PipeBase__parameterized91' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: pipe write_mem - type: string 
	Parameter num_reads bound to: 1 - type: integer 
	Parameter num_writes bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter lifo_mode bound to: 0 - type: bool 
	Parameter depth bound to: 40 - type: integer 
	Parameter signal_mode bound to: 0 - type: bool 
	Parameter shift_register_mode bound to: 0 - type: bool 
	Parameter save_slot bound to: 0 - type: bool 
	Parameter bypass bound to: 0 - type: bool 
	Parameter full_rate bound to: 0 - type: bool 
	Parameter name bound to: pipe write_mem-queue - type: string 
	Parameter queue_depth bound to: 40 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchFifoWithDPRAM__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19989]
	Parameter name bound to: pipe write_mem-queue - type: string 
	Parameter queue_depth bound to: 40 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter name bound to: pipe write_mem-queue-dpram - type: string 
	Parameter g_addr_width bound to: 6 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_bank_dual_port__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9038]
	Parameter name bound to: pipe write_mem-queue-dpram - type: string 
	Parameter g_addr_width bound to: 6 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter name bound to: pipe write_mem-queue-dpram_xst - type: string 
	Parameter g_addr_width bound to: 6 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_bank_dual_port_for_xst__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9238]
	Parameter name bound to: pipe write_mem-queue-dpram_xst - type: string 
	Parameter g_addr_width bound to: 6 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_array_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_array_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'base_bank_dual_port_for_xst__parameterized1' (81#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9238]
INFO: [Synth 8-256] done synthesizing module 'base_bank_dual_port__parameterized1' (81#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:9038]
INFO: [Synth 8-256] done synthesizing module 'SynchFifoWithDPRAM__parameterized1' (81#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:19989]
INFO: [Synth 8-256] done synthesizing module 'PipeBase__parameterized91' (81#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17132]
	Parameter name bound to: memory_space_0 - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 2 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 1 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 8 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ordered_memory_subsystem' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:11024]
	Parameter name bound to: memory_space_0 - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 2 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 1 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 8 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_0-store-Rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_0-store-Rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_0-store-Rptr-0-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_0-store-Rptr-0-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter name bound to: memory_space_0-store-Rptr-0-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized89' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_0-store-Rptr-0-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_0-store-Rptr-0-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized32' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-store-Rptr-0-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized32' (81#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-store-Rptr-0-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized34' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-store-Rptr-0-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized34' (81#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized89' (81#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater' (82#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_0-store-Rptr-1 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_0-store-Rptr-1 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_0-store-Rptr-1-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_0-store-Rptr-1-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter name bound to: memory_space_0-store-Rptr-1-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized91' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_0-store-Rptr-1-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_0-store-Rptr-1-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized36' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-store-Rptr-1-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized36' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-store-Rptr-1-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized38' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-store-Rptr-1-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized38' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized91' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater__parameterized1' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater__parameterized1' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_0-core - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 2 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 1 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 8 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_subsystem_core' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10161]
	Parameter name bound to: memory_space_0-core - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 2 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 1 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 8 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_0-core:lrr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 27 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized93' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_0-core:lrr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 27 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_0-core:lrr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized40' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-core:lrr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized40' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-core:lrr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized42' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-core:lrr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized42' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized93' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_0-core:srr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 59 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized95' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_0-core:srr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 59 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_0-core:srr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized44' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-core:srr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized44' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-core:srr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized46' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_0-core:srr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized46' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized95' (83#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_0-core:memory_bank - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_write_tag_width bound to: 1 - type: integer 
	Parameter g_write_port_id_width bound to: 1 - type: integer 
	Parameter g_read_tag_width bound to: 1 - type: integer 
	Parameter g_read_port_id_width bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_base_bank_addr_width bound to: 8 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_bank_revised' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8704]
	Parameter name bound to: memory_space_0-core:memory_bank - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_write_tag_width bound to: 1 - type: integer 
	Parameter g_write_port_id_width bound to: 1 - type: integer 
	Parameter g_read_tag_width bound to: 1 - type: integer 
	Parameter g_read_port_id_width bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_base_bank_addr_width bound to: 8 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_0-core:memory_bank-memBase - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_base_bank_addr_width bound to: 8 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_bank_base' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8511]
	Parameter name bound to: memory_space_0-core:memory_bank-memBase - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_base_bank_addr_width bound to: 8 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_0-core:memory_bank-memBase-baseMem - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_bank' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8928]
	Parameter name bound to: memory_space_0-core:memory_bank-memBase-baseMem - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank' (84#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8928]
INFO: [Synth 8-256] done synthesizing module 'memory_bank_base' (85#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8511]
INFO: [Synth 8-256] done synthesizing module 'memory_bank_revised' (86#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8704]
	Parameter name bound to: memory_space_0-core:lfrr - type: string 
	Parameter data_width bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NullRepeater' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_0-core:lfrr - type: string 
	Parameter data_width bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NullRepeater' (87#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_0-core:sfrr - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NullRepeater__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_0-core:sfrr - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NullRepeater__parameterized1' (87#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_0-core:sfrr - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory_subsystem_core' (88#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10161]
INFO: [Synth 8-256] done synthesizing module 'ordered_memory_subsystem' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:11024]
	Parameter name bound to: memory_space_1 - type: string 
	Parameter num_loads bound to: 3 - type: integer 
	Parameter num_stores bound to: 3 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter tag_width bound to: 2 - type: integer 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 1 - type: integer 
	Parameter base_bank_data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ordered_memory_subsystem__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:11024]
	Parameter name bound to: memory_space_1 - type: string 
	Parameter num_loads bound to: 3 - type: integer 
	Parameter num_stores bound to: 3 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter tag_width bound to: 2 - type: integer 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 1 - type: integer 
	Parameter base_bank_data_width bound to: 8 - type: integer 
	Parameter name bound to: memory_space_1-load-Rptr-0 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-load-Rptr-0 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_1-load-Rptr-0-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_1-load-Rptr-0-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter name bound to: memory_space_1-load-Rptr-0-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized97' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-load-Rptr-0-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_1-load-Rptr-0-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized48' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-load-Rptr-0-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized48' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-load-Rptr-0-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized50' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-load-Rptr-0-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized50' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized97' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater__parameterized3' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater__parameterized3' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-load-Rptr-1 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-load-Rptr-1 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_1-load-Rptr-1-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_1-load-Rptr-1-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter name bound to: memory_space_1-load-Rptr-1-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized99' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-load-Rptr-1-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_1-load-Rptr-1-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized52' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-load-Rptr-1-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized52' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-load-Rptr-1-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized54' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-load-Rptr-1-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized54' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized99' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater__parameterized5' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater__parameterized5' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-load-Rptr-2 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-load-Rptr-2 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_1-load-Rptr-2-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_1-load-Rptr-2-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 21 - type: integer 
	Parameter name bound to: memory_space_1-load-Rptr-2-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized101' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-load-Rptr-2-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 21 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_1-load-Rptr-2-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized56' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-load-Rptr-2-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized56' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-load-Rptr-2-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized58' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-load-Rptr-2-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized58' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized101' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater__parameterized7' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater__parameterized7' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-store-Rptr-0 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-store-Rptr-0 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_1-store-Rptr-0-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_1-store-Rptr-0-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter name bound to: memory_space_1-store-Rptr-0-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized103' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-store-Rptr-0-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_1-store-Rptr-0-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized60' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-store-Rptr-0-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized60' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-store-Rptr-0-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized62' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-store-Rptr-0-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized62' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized103' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater__parameterized9' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater__parameterized9' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-store-Rptr-1 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-store-Rptr-1 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_1-store-Rptr-1-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_1-store-Rptr-1-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter name bound to: memory_space_1-store-Rptr-1-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized105' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-store-Rptr-1-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_1-store-Rptr-1-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized64' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-store-Rptr-1-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized64' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-store-Rptr-1-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized66' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-store-Rptr-1-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized66' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized105' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater__parameterized11' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater__parameterized11' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-store-Rptr-2 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-store-Rptr-2 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_1-store-Rptr-2-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_1-store-Rptr-2-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 29 - type: integer 
	Parameter name bound to: memory_space_1-store-Rptr-2-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized107' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-store-Rptr-2-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 29 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_1-store-Rptr-2-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized68' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-store-Rptr-2-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized68' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-store-Rptr-2-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized70' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-store-Rptr-2-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized70' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized107' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater__parameterized13' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater__parameterized13' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_1-core - type: string 
	Parameter num_loads bound to: 3 - type: integer 
	Parameter num_stores bound to: 3 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter tag_width bound to: 2 - type: integer 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 1 - type: integer 
	Parameter base_bank_data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_subsystem_core__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10161]
	Parameter name bound to: memory_space_1-core - type: string 
	Parameter num_loads bound to: 3 - type: integer 
	Parameter num_stores bound to: 3 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter tag_width bound to: 2 - type: integer 
	Parameter time_stamp_width bound to: 18 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 1 - type: integer 
	Parameter base_bank_data_width bound to: 8 - type: integer 
	Parameter name bound to: memory_space_1-core:lrr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 23 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized109' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-core:lrr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 23 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_1-core:lrr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized72' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-core:lrr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized72' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-core:lrr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized74' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-core:lrr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized74' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized109' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-core:srr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 31 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized111' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-core:srr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 31 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_1-core:srr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized76' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-core:srr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized76' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-core:srr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized78' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_1-core:srr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized78' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized111' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_1-core:memory_bank - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_write_tag_width bound to: 2 - type: integer 
	Parameter g_write_port_id_width bound to: 2 - type: integer 
	Parameter g_read_tag_width bound to: 2 - type: integer 
	Parameter g_read_port_id_width bound to: 2 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
	Parameter g_base_bank_addr_width bound to: 1 - type: integer 
	Parameter g_base_bank_data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_bank_revised__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8704]
	Parameter name bound to: memory_space_1-core:memory_bank - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_write_tag_width bound to: 2 - type: integer 
	Parameter g_write_port_id_width bound to: 2 - type: integer 
	Parameter g_read_tag_width bound to: 2 - type: integer 
	Parameter g_read_port_id_width bound to: 2 - type: integer 
	Parameter g_time_stamp_width bound to: 18 - type: integer 
	Parameter g_base_bank_addr_width bound to: 1 - type: integer 
	Parameter g_base_bank_data_width bound to: 8 - type: integer 
	Parameter name bound to: memory_space_1-core:memory_bank-memBase - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_base_bank_addr_width bound to: 1 - type: integer 
	Parameter g_base_bank_data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_bank_base__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8511]
	Parameter name bound to: memory_space_1-core:memory_bank-memBase - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
	Parameter g_base_bank_addr_width bound to: 1 - type: integer 
	Parameter g_base_bank_data_width bound to: 8 - type: integer 
	Parameter name bound to: memory_space_1-core:memory_bank-memBase-baseMem - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized1' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8928]
	Parameter name bound to: memory_space_1-core:memory_bank-memBase-baseMem - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized1' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8928]
INFO: [Synth 8-256] done synthesizing module 'memory_bank_base__parameterized1' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8511]
INFO: [Synth 8-256] done synthesizing module 'memory_bank_revised__parameterized1' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8704]
	Parameter name bound to: memory_space_1-core:lfrr - type: string 
	Parameter data_width bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NullRepeater__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_1-core:lfrr - type: string 
	Parameter data_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NullRepeater__parameterized3' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_1-core:lfrr - type: string 
	Parameter data_width bound to: 10 - type: integer 
	Parameter name bound to: memory_space_1-core:lfrr - type: string 
	Parameter data_width bound to: 10 - type: integer 
	Parameter name bound to: memory_space_1-core:sfrr - type: string 
	Parameter data_width bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NullRepeater__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_1-core:sfrr - type: string 
	Parameter data_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NullRepeater__parameterized5' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_1-core:sfrr - type: string 
	Parameter data_width bound to: 2 - type: integer 
	Parameter name bound to: memory_space_1-core:sfrr - type: string 
	Parameter data_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory_subsystem_core__parameterized1' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10161]
INFO: [Synth 8-256] done synthesizing module 'ordered_memory_subsystem__parameterized1' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:11024]
	Parameter name bound to: memory_space_2 - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 2 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 1 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 8 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ordered_memory_subsystem__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:11024]
	Parameter name bound to: memory_space_2 - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 2 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 1 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 8 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_2-store-Rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_2-store-Rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_2-store-Rptr-0-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater__parameterized15' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_2-store-Rptr-0-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter name bound to: memory_space_2-store-Rptr-0-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized113' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_2-store-Rptr-0-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_2-store-Rptr-0-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized80' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-store-Rptr-0-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized80' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-store-Rptr-0-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized82' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-store-Rptr-0-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized82' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized113' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater__parameterized15' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater__parameterized15' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_2-store-Rptr-1 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_shift_repeater__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_2-store-Rptr-1 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter g_number_of_stages bound to: 1 - type: integer 
	Parameter name bound to: memory_space_2-store-Rptr-1-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_repeater__parameterized17' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
	Parameter name bound to: memory_space_2-store-Rptr-1-RepGen-rptr-0 - type: string 
	Parameter g_data_width bound to: 58 - type: integer 
	Parameter name bound to: memory_space_2-store-Rptr-1-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized115' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_2-store-Rptr-1-RepGen-rptr-0:bqueue - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 58 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_2-store-Rptr-1-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized84' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-store-Rptr-1-RepGen-rptr-0:bqueue:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized84' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-store-Rptr-1-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized86' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-store-Rptr-1-RepGen-rptr-0:bqueue:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized86' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized115' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
INFO: [Synth 8-256] done synthesizing module 'mem_repeater__parameterized17' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8101]
INFO: [Synth 8-256] done synthesizing module 'mem_shift_repeater__parameterized17' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8167]
	Parameter name bound to: memory_space_2-core - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 2 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 1 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 8 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_subsystem_core__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10161]
	Parameter name bound to: memory_space_2-core - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 2 - type: integer 
	Parameter addr_width bound to: 8 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 1 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 8 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_2-core:lrr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 27 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized117' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_2-core:lrr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 27 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_2-core:lrr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized88' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-core:lrr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized88' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-core:lrr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized90' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-core:lrr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized90' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized117' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_2-core:srr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 59 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized119' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_2-core:srr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 59 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_2-core:srr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized92' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-core:srr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized92' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-core:srr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized94' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_2-core:srr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized94' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized119' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_2-core:memory_bank - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_write_tag_width bound to: 1 - type: integer 
	Parameter g_write_port_id_width bound to: 1 - type: integer 
	Parameter g_read_tag_width bound to: 1 - type: integer 
	Parameter g_read_port_id_width bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_base_bank_addr_width bound to: 8 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_bank_revised__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8704]
	Parameter name bound to: memory_space_2-core:memory_bank - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_write_tag_width bound to: 1 - type: integer 
	Parameter g_write_port_id_width bound to: 1 - type: integer 
	Parameter g_read_tag_width bound to: 1 - type: integer 
	Parameter g_read_port_id_width bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_base_bank_addr_width bound to: 8 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_2-core:memory_bank-memBase - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_base_bank_addr_width bound to: 8 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_bank_base__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8511]
	Parameter name bound to: memory_space_2-core:memory_bank-memBase - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_base_bank_addr_width bound to: 8 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_2-core:memory_bank-memBase-baseMem - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized3' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8928]
	Parameter name bound to: memory_space_2-core:memory_bank-memBase-baseMem - type: string 
	Parameter g_addr_width bound to: 8 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized3' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8928]
INFO: [Synth 8-256] done synthesizing module 'memory_bank_base__parameterized3' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8511]
INFO: [Synth 8-256] done synthesizing module 'memory_bank_revised__parameterized3' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8704]
	Parameter name bound to: memory_space_2-core:lfrr - type: string 
	Parameter data_width bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NullRepeater__parameterized7' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_2-core:lfrr - type: string 
	Parameter data_width bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NullRepeater__parameterized7' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_2-core:sfrr - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NullRepeater__parameterized9' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_2-core:sfrr - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NullRepeater__parameterized9' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_2-core:sfrr - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory_subsystem_core__parameterized3' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10161]
INFO: [Synth 8-256] done synthesizing module 'ordered_memory_subsystem__parameterized3' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:11024]
	Parameter name bound to: memory_space_3 - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 1 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 3 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 1 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ordered_memory_subsystem__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:11024]
	Parameter name bound to: memory_space_3 - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 1 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 3 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 1 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_3-core - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 1 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 3 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 1 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_subsystem_core__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10161]
	Parameter name bound to: memory_space_3-core - type: string 
	Parameter num_loads bound to: 1 - type: integer 
	Parameter num_stores bound to: 1 - type: integer 
	Parameter addr_width bound to: 1 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter tag_width bound to: 3 - type: integer 
	Parameter time_stamp_width bound to: 17 - type: integer 
	Parameter number_of_banks bound to: 1 - type: integer 
	Parameter mux_degree bound to: 2 - type: integer 
	Parameter demux_degree bound to: 2 - type: integer 
	Parameter base_bank_addr_width bound to: 1 - type: integer 
	Parameter base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_3-core:lrr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 22 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized121' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_3-core:lrr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 22 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_3-core:lrr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized96' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_3-core:lrr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized96' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_3-core:lrr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized98' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_3-core:lrr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized98' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized121' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_3-core:srr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 54 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'QueueBase__parameterized123' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_3-core:srr - type: string 
	Parameter queue_depth bound to: 2 - type: integer 
	Parameter data_width bound to: 54 - type: integer 
	Parameter save_one_slot bound to: 0 - type: bool 
	Parameter name bound to: memory_space_3-core:srr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized100' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_3-core:srr:rpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized100' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_3-core:srr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SynchResetRegisterUnsigned__parameterized102' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
	Parameter name bound to: memory_space_3-core:srr:wrpreg - type: string 
	Parameter data_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SynchResetRegisterUnsigned__parameterized102' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20471]
INFO: [Synth 8-256] done synthesizing module 'QueueBase__parameterized123' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:17533]
	Parameter name bound to: memory_space_3-core:memory_bank - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_write_tag_width bound to: 3 - type: integer 
	Parameter g_write_port_id_width bound to: 1 - type: integer 
	Parameter g_read_tag_width bound to: 3 - type: integer 
	Parameter g_read_port_id_width bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_base_bank_addr_width bound to: 1 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_bank_revised__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8704]
	Parameter name bound to: memory_space_3-core:memory_bank - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_write_tag_width bound to: 3 - type: integer 
	Parameter g_write_port_id_width bound to: 1 - type: integer 
	Parameter g_read_tag_width bound to: 3 - type: integer 
	Parameter g_read_port_id_width bound to: 1 - type: integer 
	Parameter g_time_stamp_width bound to: 17 - type: integer 
	Parameter g_base_bank_addr_width bound to: 1 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_3-core:memory_bank-memBase - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_base_bank_addr_width bound to: 1 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memory_bank_base__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8511]
	Parameter name bound to: memory_space_3-core:memory_bank-memBase - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
	Parameter g_base_bank_addr_width bound to: 1 - type: integer 
	Parameter g_base_bank_data_width bound to: 32 - type: integer 
	Parameter name bound to: memory_space_3-core:memory_bank-memBase-baseMem - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'base_bank__parameterized5' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8928]
	Parameter name bound to: memory_space_3-core:memory_bank-memBase-baseMem - type: string 
	Parameter g_addr_width bound to: 1 - type: integer 
	Parameter g_data_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'base_bank__parameterized5' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8928]
INFO: [Synth 8-256] done synthesizing module 'memory_bank_base__parameterized5' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8511]
INFO: [Synth 8-256] done synthesizing module 'memory_bank_revised__parameterized5' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8704]
	Parameter name bound to: memory_space_3-core:lfrr - type: string 
	Parameter data_width bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NullRepeater__parameterized11' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_3-core:lfrr - type: string 
	Parameter data_width bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NullRepeater__parameterized11' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_3-core:sfrr - type: string 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'NullRepeater__parameterized13' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
	Parameter name bound to: memory_space_3-core:sfrr - type: string 
	Parameter data_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NullRepeater__parameterized13' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:16140]
INFO: [Synth 8-256] done synthesizing module 'memory_subsystem_core__parameterized5' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:10161]
INFO: [Synth 8-256] done synthesizing module 'ordered_memory_subsystem__parameterized5' (89#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:11024]
INFO: [Synth 8-256] done synthesizing module 'ahir_system' (90#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/ahir_system.vhdl:22959]
INFO: [Synth 8-256] done synthesizing module 'basys3_top' (91#1) [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/post-mid/basys3_bundle_for_ee789/basys3_top_vhdl/basys3_top.vhdl:23]
WARNING: [Synth 8-3331] design NullRepeater__parameterized13 has unconnected port clk
WARNING: [Synth 8-3331] design NullRepeater__parameterized13 has unconnected port reset
WARNING: [Synth 8-3331] design NullRepeater__parameterized11 has unconnected port clk
WARNING: [Synth 8-3331] design NullRepeater__parameterized11 has unconnected port reset
WARNING: [Synth 8-3331] design NullRepeater__parameterized9 has unconnected port clk
WARNING: [Synth 8-3331] design NullRepeater__parameterized9 has unconnected port reset
WARNING: [Synth 8-3331] design NullRepeater__parameterized7 has unconnected port clk
WARNING: [Synth 8-3331] design NullRepeater__parameterized7 has unconnected port reset
WARNING: [Synth 8-3331] design NullRepeater__parameterized5 has unconnected port clk
WARNING: [Synth 8-3331] design NullRepeater__parameterized5 has unconnected port reset
WARNING: [Synth 8-3331] design NullRepeater__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design NullRepeater__parameterized3 has unconnected port reset
WARNING: [Synth 8-3331] design NullRepeater__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design NullRepeater__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design NullRepeater has unconnected port clk
WARNING: [Synth 8-3331] design NullRepeater has unconnected port reset
WARNING: [Synth 8-3331] design base_bank_dual_port_for_xst__parameterized1 has unconnected port reset
WARNING: [Synth 8-3331] design base_bank_dual_port_for_xst has unconnected port reset
WARNING: [Synth 8-3331] design BinaryEncoder__parameterized3 has unconnected port din[0]
WARNING: [Synth 8-3331] design NobodyLeftBehind__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design NobodyLeftBehind__parameterized3 has unconnected port reset
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized8 has unconnected port guards[0]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized8 has unconnected port clk
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized8 has unconnected port reset
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized112 has unconnected port guards[0]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized112 has unconnected port clk
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized112 has unconnected port reset
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized4 has unconnected port guards[0]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized4 has unconnected port clk
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized4 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1092 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1092 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1090 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1090 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized154 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized154 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized152 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized152 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized150 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized150 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized148 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized148 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1088 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1088 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized144 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized144 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized142 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized142 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1086 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1086 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1084 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1084 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1082 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1082 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1080 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1080 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1078 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1078 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized25 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized25 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized23 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized23 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized21 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized21 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized17 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized17 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized13 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized13 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized9 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized9 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element has unconnected port reset
WARNING: [Synth 8-3331] design SplitCallArbiter__parameterized3 has unconnected port return_mtag[1]
WARNING: [Synth 8-3331] design SplitCallArbiter__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design SplitCallArbiter__parameterized3 has unconnected port reset
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized110 has unconnected port guards[0]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized110 has unconnected port clk
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized110 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1076 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1076 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1074 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1074 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1072 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1072 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1070 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1070 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1068 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1068 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1066 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1066 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1064 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1064 has unconnected port reset
WARNING: [Synth 8-3331] design control_delay_element__parameterized1062 has unconnected port clk
WARNING: [Synth 8-3331] design control_delay_element__parameterized1062 has unconnected port reset
WARNING: [Synth 8-3331] design auto_run has unconnected port start_ack
WARNING: [Synth 8-3331] design auto_run has unconnected port fin_ack
WARNING: [Synth 8-3331] design BinaryEncoder__parameterized5 has unconnected port din[0]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized108 has unconnected port guards[0]
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized108 has unconnected port clk
WARNING: [Synth 8-3331] design SplitGuardInterface__parameterized108 has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1934.863 ; gain = 404.605 ; free physical = 465 ; free virtual = 3829
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.676 ; gain = 422.418 ; free physical = 515 ; free virtual = 3879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1952.676 ; gain = 422.418 ; free physical = 515 ; free virtual = 3879
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[0]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[0]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[1]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[1]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[2]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[2]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[3]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[3]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[4]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[4]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[5]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[5]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[6]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[6]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[7]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[7]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[8]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[8]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[9]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[9]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[10]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[10]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[11]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[11]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[12]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[12]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[13]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[13]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[14]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[14]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[15]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWITCHES[15]'. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/constrs_1/imports/constraint/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2089.410 ; gain = 0.000 ; free physical = 338 ; free virtual = 3703
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2089.410 ; gain = 0.000 ; free physical = 338 ; free virtual = 3703
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2089.410 ; gain = 559.152 ; free physical = 483 ; free virtual = 3848
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2093.328 ; gain = 563.070 ; free physical = 480 ; free virtual = 3845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 2093.328 ; gain = 563.070 ; free physical = 479 ; free virtual = 3844
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:155]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'QueueEmptyFullLogic'
INFO: [Synth 8-802] inferred FSM for state register 'pull_mode_state_reg' in module 'Pulse_To_Level_Translate_Entity'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20049]
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'SynchFifoWithDPRAM'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:20049]
INFO: [Synth 8-802] inferred FSM for state register 'read_state_reg' in module 'SynchFifoWithDPRAM__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'memory_bank_revised'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'memory_bank_revised__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'memory_bank_revised__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'memory_bank_revised__parameterized5'
WARNING: [Synth 8-327] inferring latch for variable 'rx_latch_var_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/processor/processor1/addons/uart/simpleUartLib.vhdl:255]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              emptystate |                              001 |                               00
          inbetweenstate |                              010 |                               01
               fullstate |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'QueueEmptyFullLogic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 waiting |                               01 |                               10
                     ack |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pull_mode_state_reg' using encoding 'sequential' in module 'Pulse_To_Level_Translate_Entity'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 waitpop |                               01 |                               10
                   valid |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'SynchFifoWithDPRAM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 waitpop |                               01 |                               10
                   valid |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_state_reg' using encoding 'sequential' in module 'SynchFifoWithDPRAM__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   rdone |                              010 |                               01
                   wdone |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'memory_bank_revised'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   rdone |                              010 |                               01
                   wdone |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'memory_bank_revised__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   rdone |                              010 |                               01
                   wdone |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'memory_bank_revised__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   rdone |                              010 |                               01
                   wdone |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'memory_bank_revised__parameterized5'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:40 . Memory (MB): peak = 2093.328 ; gain = 563.070 ; free physical = 144 ; free virtual = 2162
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_array_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |ahir_system__GB0 |           1|     38914|
|2     |ahir_system__GB1 |           1|     13012|
|3     |basys3_top__GC0  |           1|       356|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 42    
	   2 Input      2 Bit       Adders := 45    
	   2 Input      1 Bit       Adders := 24    
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               82 Bit    Registers := 13    
	               80 Bit    Registers := 13    
	               74 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               59 Bit    Registers := 4     
	               58 Bit    Registers := 16    
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 6     
	               50 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               42 Bit    Registers := 2     
	               41 Bit    Registers := 19    
	               40 Bit    Registers := 2     
	               38 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 65    
	               31 Bit    Registers := 2     
	               29 Bit    Registers := 16    
	               27 Bit    Registers := 4     
	               26 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 20    
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 193   
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 48    
	                2 Bit    Registers := 231   
	                1 Bit    Registers := 1342  
+---RAMs : 
	               8K Bit         RAMs := 2     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     80 Bit        Muxes := 13    
	   2 Input     72 Bit        Muxes := 1     
	   3 Input     59 Bit        Muxes := 2     
	   3 Input     58 Bit        Muxes := 8     
	   3 Input     54 Bit        Muxes := 1     
	   3 Input     53 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 22    
	   3 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 20    
	   3 Input     31 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 8     
	   3 Input     27 Bit        Muxes := 2     
	   3 Input     26 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 10    
	   2 Input     18 Bit        Muxes := 16    
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 289   
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 20    
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 45    
	   2 Input      3 Bit        Muxes := 85    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 250   
	   3 Input      2 Bit        Muxes := 45    
	   4 Input      2 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 2589  
	   3 Input      1 Bit        Muxes := 69    
	   4 Input      1 Bit        Muxes := 108   
	  16 Input      1 Bit        Muxes := 7     
	  15 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module basys3_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module NobodyLeftBehind 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module SplitCallArbiter 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module UnloadRegister 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueEmptyFullLogic 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SynchResetRegisterUnsigned__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module QueueBaseWithEmptyFull 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 7     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
Module UnloadBuffer__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InterlockBuffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SingleBitQueueBase 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__29 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
+---Muxes : 
	   3 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module UnloadRegister__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__21 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   3 Input     58 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
Module OutputDeMuxBaseNoData 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module NobodyLeftBehind__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module BinaryEncoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
Module SplitCallArbiter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 56    
Module UnloadRegister__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueEmptyFullLogic__30 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module SynchResetRegisterUnsigned__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module QueueBaseWithEmptyFull__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 7     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
Module UnloadBuffer__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module InterlockBuffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized13__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized17__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized21__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized71__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SingleBitQueueBase__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__40 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 2     
+---Muxes : 
	   3 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module UnloadRegister__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__37 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   3 Input     58 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
Module OutputDeMuxBaseNoData__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module UnloadRegister__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module UnloadRegister__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module GenericCombinationalOperator__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__14 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SingleBitQueueBase__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SingleBitQueueBase__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module GenericCombinationalOperator__parameterized3__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__32 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module UnloadRegister__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module place_with_bypass__parameterized145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SingleBitQueueBase__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SingleBitQueueBase__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__13 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SynchResetRegisterUnsigned__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__28 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 1     
Module OutputDeMuxBaseNoData__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module UnloadRegister__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized224__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized226__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SingleBitQueueBase__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SingleBitQueueBase__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module GenericCombinationalOperator__parameterized3__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__34 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized15__3 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized15__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module UnloadRegister__parameterized31__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module place_with_bypass__parameterized145__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized147__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SingleBitQueueBase__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SingleBitQueueBase__parameterized9__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__39 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SynchResetRegisterUnsigned__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__38 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized19__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 1     
Module OutputDeMuxBaseNoData__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module UnloadRegister__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__13 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__12 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__27 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized121 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 2     
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__26 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized123 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 2     
+---Muxes : 
	   3 Input     54 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module base_bank__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module memory_bank_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module memory_bank_revised__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
Module memory_subsystem_core__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UnloadRegister__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PhiBase 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module UnloadRegister__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BranchBase 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__36 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   3 Input     58 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
Module OutputDeMuxBaseNoData__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SynchResetRegisterUnsigned__parameterized88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__25 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized117 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__24 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized119 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 2     
+---Muxes : 
	   3 Input     59 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module base_bank__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module memory_bank_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module memory_bank_revised__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module memory_subsystem_core__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SynchResetRegisterUnsigned__parameterized80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__23 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized113 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   3 Input     58 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__22 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized115 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   3 Input     58 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module UnloadRegister__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized336__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PhiBase__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module UnloadRegister__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BranchBase__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__35 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   3 Input     58 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
Module OutputDeMuxBaseNoData__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized81 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized608 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized610 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized612 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized614 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized616 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized618 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized620 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized622 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SingleBitQueueBase__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SingleBitQueueBase__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SingleBitQueueBase__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__14 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SynchResetRegisterUnsigned__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__20 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SynchResetRegisterUnsigned__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__19 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SynchResetRegisterUnsigned__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__18 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 13    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module place_with_bypass__parameterized145__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized147__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SingleBitQueueBase__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SingleBitQueueBase__parameterized9__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__17 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 2     
+---Muxes : 
	   3 Input     53 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SynchResetRegisterUnsigned__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__16 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 2     
+---Muxes : 
	   3 Input     53 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SynchResetRegisterUnsigned__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__15 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	               53 Bit    Registers := 2     
+---Muxes : 
	   3 Input     53 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 8     
	   2 Input     17 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module OutputDeMuxBaseNoData__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 6     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module QueueBase__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module sra_i 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module UnloadRegister__parameterized99 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized29__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized101 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__15 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized103 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module GenericCombinationalOperator__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module UnloadRegister__parameterized105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized107 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized942 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized944 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized946 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized948 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized952 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized956 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized958 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized960 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized962 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized964 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized966 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized968 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized970 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized972 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized974 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized976 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized978 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized980 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SelectSplitProtocol 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__33 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module UnloadRegister__parameterized31__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module SynchResetRegisterUnsigned__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__31 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ReceiveBuffer__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module combinational_merge__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module OutputDeMuxBaseNoData__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module place_with_bypass__parameterized439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module NobodyLeftBehind__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module QueueBase__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     41 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__9 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__10 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__11 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75__12 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SingleBitQueueBase__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SgiSampleFsm__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SplitGuardInterfaceBase__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized75 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module UnloadRegister__parameterized113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module try 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
Module UnloadRegister__parameterized115 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized1028 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module control_delay_element__parameterized1044 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PhiBase__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module UnloadRegister__parameterized117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized43__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module UnloadRegister__parameterized119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module InputPortLevel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module UnloadRegister__parameterized121__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized121__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized121__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ReceiveBuffer__parameterized81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module OutputPortRevised 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ReceiveBuffer__parameterized83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module OutputPortRevised__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Pulse_To_Level_Translate_Entity__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module OutputDeMuxBaseNoData__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Pulse_To_Level_Translate_Entity 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module OutputDeMuxBaseNoData__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized77__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized77__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__parameterized16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
Module UnloadRegister__parameterized113__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SynchResetRegisterUnsigned__parameterized72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__12 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized109 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 2     
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__11 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized111 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 2     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module base_bank__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               16 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module memory_bank_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module memory_bank_revised__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
Module memory_subsystem_core__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
Module SynchResetRegisterUnsigned__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__10 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized97 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__9 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized99 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__8 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized101 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 2     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__7 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized103 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__6 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized105 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__5 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized107 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---Muxes : 
	   3 Input     29 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module UnloadRegister__parameterized123 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized85 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module GenericCombinationalOperator__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module UnloadRegister__parameterized125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized127 
Detailed RTL Component Info : 
+---Registers : 
	               82 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module QueueBase__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module UnloadRegister__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module place_with_bypass__parameterized103__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized130__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized105__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized107__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized109__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized111__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control_delay_element__parameterized19__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module place_with_bypass__parameterized19__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized113__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized23__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized25__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module place_with_bypass__parameterized469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCombinationalOperator__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module UnloadRegister__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module GenericCombinationalOperator__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module UnloadRegister__parameterized129 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InterlockBuffer__parameterized63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module QueueBase__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ReceiveBuffer__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module InputMuxWithBuffering__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
Module UnloadRegister__parameterized17__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module SignalBase 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module SynchResetRegisterUnsigned__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized93 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized95 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 2     
+---Muxes : 
	   3 Input     59 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module base_bank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module memory_bank_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module memory_bank_revised 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module memory_subsystem_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module SynchResetRegisterUnsigned__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized89 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   3 Input     58 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module SynchResetRegisterUnsigned__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueEmptyFullLogic__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SynchResetRegisterUnsigned__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module QueueBase__parameterized91 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 2     
+---Muxes : 
	   3 Input     58 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module base_bank_dual_port_for_xst__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 129   
Module SynchFifoWithDPRAM__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
Module base_bank_dual_port_for_xst 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 64    
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 129   
Module SynchFifoWithDPRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
Module auto_run 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module baudGen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module uartTx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module uartRx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module uartBridge 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[5].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'accessMem_CP_0.accessMem_cp_element_group_6.gj_accessMem_cp_element_group_6/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'accessMem_CP_0.cp_element_14_delay/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[5].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'accessreg_CP_145.accessreg_cp_element_group_6.gj_accessreg_cp_element_group_6/placegen[3].placeBlock.dly/UnitDelay.ack_reg' into 'accessreg_CP_145.cp_element_14_delay/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'nonTrivGen.core/mb/memBase/write_bar_reg_reg' into 'nonTrivGen.core/mb/read_enable_base_registered_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8533]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'nonTrivGen.core/mb/memBase/write_bar_reg_reg' into 'nonTrivGen.core/mb/read_enable_base_registered_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8533]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'sra_i_CP_1389.cp_element_42_delay/UnitDelay.ack_reg' into 'sra_i_CP_1389.cp_element_41_delay/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'sra_i_CP_1389.cp_element_43_delay/UnitDelay.ack_reg' into 'sra_i_CP_1389.cp_element_41_delay/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'try_CP_1972.cp_element_72_delay/UnitDelay.ack_reg' into 'try_CP_1972.cp_element_68_delay/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'nonTrivGen.core/mb/memBase/write_bar_reg_reg' into 'nonTrivGen.core/mb/read_enable_base_registered_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8533]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' into 'in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join/placegen[2].placeBlock.dly/UnitDelay.ack_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:12755]
INFO: [Synth 8-4471] merging register 'nonTrivGen.core/mb/memBase/write_bar_reg_reg' into 'nonTrivGen.core/mb/read_enable_base_registered_reg' [/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.srcs/sources_1/imports/Downloads/Fourth_Year_First_Semester/EE789/release/vhdl/ahir.vhdl:8533]
RAM Pipeline Warning: Read Address Register Found For RAM nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[16]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[17]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[18]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[19]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[20]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[21]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[22]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[23]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[24]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[25]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[26]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[27]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[28]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[29]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[30]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[31]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[0]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[1]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[2]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[3]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[4]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[5]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[6]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[7]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[8]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[9]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[10]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[11]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[12]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[13]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[14]' (FDRE) to 'ahirInsti_1/load_instance/data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/load_instance/\data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][34]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][34]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][35]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][35]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][36]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][36]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][37]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][37]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][38]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][38]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][39]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][39]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][40]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][40]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][41]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][41]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][42]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][42]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][43]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][44]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][44]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][45]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][45]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][46]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][46]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][47]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][47]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][48]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][48]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][49]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][26]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][26]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][27]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][27]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][28]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][28]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][29]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][29]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][30]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][30]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][31]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][31]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][32]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][32]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][33]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][33]' (FDRE) to 'ahirInsti_1/init_mem_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][42]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][42]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][43]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][43]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][40]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][40]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][41]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][41]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][38]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][38]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][39]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][39]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][48]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][48]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][49]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][49]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][46]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][46]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][47]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][47]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][44]' (FDRE) to 'ahirInsti_1/sra_i_instance/data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/call_instance/\data_path.ApConcat_group_0.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try_instance/\data_path.accessreg_call_group_0.CallReq /\RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try_instance/\data_path.accessreg_call_group_0.CallReq /\RxGen[1].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.LoadGroup0.LoadReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.LoadGroup0.LoadReq/RxGen[3].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.LoadGroup0.LoadReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.StoreGroup0.StoreReq/RxGen[2].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_3/\nonTrivGen.core/lrr/qDGt1.NTB.Wgen[1].queue_array_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_3/\nonTrivGen.core/lrr/qDGt1.NTB.Wgen[0].queue_array_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_arbiter/\multipleRequesters.caller_mtag_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessMem_arbiter/\multipleRequesters.caller_mtag_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bn_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/and_i_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/jmp_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/call_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bz_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/cmp_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sbir_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/load_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/store_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/add_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/xnor_i_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/or_i_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/xor_i_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sll_i_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sub_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/srl_i_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/halt_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try_instance/\data_path.LoadGroup0.LoadReq /\RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try_instance/\data_path.LoadGroup0.LoadReq /\RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_3/\nonTrivGen.core/srr/qDGt1.NTB.Wgen[1].queue_array_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_3/\nonTrivGen.core/srr/qDGt1.NTB.Wgen[0].queue_array_reg[0][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bn_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bn_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bn_instance/\data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bn_instance/\data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bz_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bz_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bz_instance/\data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/bz_instance/\data_path.StoreGroup0.StoreReq/RxGen[1].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try_instance/\data_path.StoreGroup0.StoreReq /\RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try_instance/\data_path.StoreGroup0.StoreReq /\RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_1/\ifMoreThanOneLoad.LoadRepGen[2].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_1/\ifMoreThanOneLoad.LoadRepGen[2].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_1/\ifMoreThanOneLoad.LoadRepGen[1].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[1].queue_array_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_1/\ifMoreThanOneLoad.LoadRepGen[1].Rptr/ifGen.RepGen[0].rptr/bqueue/qDGt1.NTB.Wgen[0].queue_array_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessMem_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/init_reg_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/init_reg_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/cmp_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sub_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/add_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sll_i_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/and_i_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/call_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/xnor_i_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sra_i_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/sbir_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/or_i_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/load_instance/\data_path.accessreg_call_group_1.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/srl_i_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/xor_i_instance/\data_path.accessreg_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessMem_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessMem_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/init_mem_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/init_mem_instance/\data_path.StoreGroup0.StoreReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessMem_instance/\data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[1].queue_array_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessMem_instance/\data_path.LoadGroup0.LoadReq/RxGen[0].rb/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/store_instance/\data_path.accessMem_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try_instance/\in_buffer/ShallowCase.ulReg/noBypass.read_data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_2/\nonTrivGen.core/lrr/qDGt1.NTB.Wgen[1].queue_array_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_2/\nonTrivGen.core/lrr/qDGt1.NTB.Wgen[0].queue_array_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_0/\nonTrivGen.core/lrr/qDGt1.NTB.Wgen[1].queue_array_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_0/\nonTrivGen.core/lrr/qDGt1.NTB.Wgen[0].queue_array_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try1_instance/\data_path.ApConcat_group_3.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/ShallowCase.ulReg/noBypass.read_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try1_instance/\data_path.OutportGroup_0.LEDS_write_0/BufGen[0].rxB/fsm_state_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/try1_instance/\out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join/placegen[1].placeBlock.pI/CapEqOne.non_zero_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/MemorySpace_memory_space_3/i_0/\nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/addr_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\tagIlock/NoFlowThrough.interlockBuf.buf/ShallowCase.bufGt0.bufPipe/qDGt1.NTB.Wgen[3].queue_array_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\tagIlock/NoFlowThrough.interlockBuf.buf/ShallowCase.bufGt0.bufPipe/qDGt1.NTB.Wgen[5].queue_array_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\tagIlock/NoFlowThrough.interlockBuf.buf/ShallowCase.bufGt0.bufPipe/qDGt1.NTB.Wgen[1].queue_array_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\tagIlock/NoFlowThrough.interlockBuf.buf/ShallowCase.bufGt0.bufPipe/qDGt1.NTB.Wgen[6].queue_array_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\tagIlock/NoFlowThrough.interlockBuf.buf/ShallowCase.bufGt0.bufPipe/qDGt1.NTB.Wgen[2].queue_array_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ahirInsti_1/accessreg_instance/\tagIlock/NoFlowThrough.interlockBuf.buf/ShallowCase.bufGt0.bufPipe/qDGt1.NTB.Wgen[4].queue_array_reg[4][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:12 ; elapsed = 00:08:55 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 511 ; free virtual = 1746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|base_bank__parameterized3: | mem_array_reg | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|base_bank:                 | mem_array_reg | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------+----------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                            | RTL Object                                                           | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------+----------------------------------------------------------------------+-----------+----------------------+--------------+
|ahirInsti_1/MemorySpace_memory_space_3 | nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg | Implied   | 2 x 32               | RAM32M x 6   | 
|ahirInsti_1/MemorySpace_memory_space_1 | nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg | Implied   | 2 x 8                | RAM32M x 2   | 
+---------------------------------------+----------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ahirInsti_1/MemorySpace_memory_space_2/i_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ahirInsti_1/MemorySpace_memory_space_2/i_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ahirInsti_1/MemorySpace_memory_space_0/i_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ahirInsti_1/MemorySpace_memory_space_0/i_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |ahir_system__GB0 |           1|     29488|
|2     |ahir_system__GB1 |           1|      6853|
|3     |basys3_top__GC0  |           1|       236|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:19 ; elapsed = 00:09:17 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 352 ; free virtual = 1655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:27 ; elapsed = 00:09:31 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 318 ; free virtual = 1636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|base_bank__parameterized3: | mem_array_reg | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|base_bank:                 | mem_array_reg | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------+----------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                            | RTL Object                                                           | Inference | Size (Depth x Width) | Primitives   | 
+---------------------------------------+----------------------------------------------------------------------+-----------+----------------------+--------------+
|ahirInsti_1/MemorySpace_memory_space_3 | nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg | Implied   | 2 x 32               | RAM32M x 6   | 
|ahirInsti_1/MemorySpace_memory_space_1 | nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg | Implied   | 2 x 8                | RAM32M x 2   | 
+---------------------------------------+----------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |ahir_system__GB0 |           1|     29488|
|2     |ahir_system__GB1 |           1|      6853|
|3     |basys3_top__GC0  |           1|       236|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ahirInst/MemorySpace_memory_space_2/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ahirInst/MemorySpace_memory_space_2/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ahirInst/MemorySpace_memory_space_0/nonTrivGen.core/mb/memBase/ColGen[0].RowGen[0].baseMem/mem_array_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:37 ; elapsed = 00:09:45 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 318 ; free virtual = 1645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:40 ; elapsed = 00:09:53 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 238 ; free virtual = 1642
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:40 ; elapsed = 00:09:53 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 238 ; free virtual = 1642
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:43 ; elapsed = 00:09:57 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 232 ; free virtual = 1638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:43 ; elapsed = 00:09:57 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 232 ; free virtual = 1638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:43 ; elapsed = 00:09:58 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 231 ; free virtual = 1638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:43 ; elapsed = 00:09:58 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 231 ; free virtual = 1638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    80|
|3     |LUT1     |    55|
|4     |LUT2     |   497|
|5     |LUT3     |  1339|
|6     |LUT4     |  1370|
|7     |LUT5     |  1037|
|8     |LUT6     |  2544|
|9     |MUXF7    |   257|
|10    |RAM32M   |     8|
|11    |RAMB18E1 |     2|
|12    |FDCE     |    61|
|13    |FDPE     |     3|
|14    |FDRE     |  9583|
|15    |FDSE     |   143|
|16    |LD       |     1|
|17    |IBUF     |     3|
|18    |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                                                |Module                                             |Cells |
+------+----------------------------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                                     |                                                   | 17001|
|2     |  ahirInst                                                                              |ahir_system                                        | 16827|
|3     |    LEDS_Signal                                                                         |SignalBase                                         |     8|
|4     |    MemorySpace_memory_space_0                                                          |ordered_memory_subsystem                           |   690|
|5     |      \ifMoreThanOneStore.StoreRepGen[0].Rptr                                           |mem_shift_repeater                                 |   113|
|6     |        \ifGen.RepGen[0].rptr                                                           |mem_repeater                                       |   113|
|7     |          bqueue                                                                        |QueueBase__parameterized89                         |   113|
|8     |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_874                            |    12|
|9     |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized32        |    34|
|10    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized34        |     1|
|11    |      \ifMoreThanOneStore.StoreRepGen[1].Rptr                                           |mem_shift_repeater__parameterized1                 |   215|
|12    |        \ifGen.RepGen[0].rptr                                                           |mem_repeater__parameterized1                       |   215|
|13    |          bqueue                                                                        |QueueBase__parameterized91                         |   215|
|14    |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_873                            |     9|
|15    |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized36        |    89|
|16    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized38        |     3|
|17    |      \nonTrivGen.core                                                                  |memory_subsystem_core                              |   362|
|18    |        lrr                                                                             |QueueBase__parameterized93                         |    92|
|19    |          \qDGt1.NTB.fe_logic                                                           |QueueEmptyFullLogic_872                            |     8|
|20    |          \qDGt1.NTB.rdpReg                                                             |SynchResetRegisterUnsigned__parameterized40        |    31|
|21    |          \qDGt1.NTB.wrpReg                                                             |SynchResetRegisterUnsigned__parameterized42        |     3|
|22    |        mb                                                                              |memory_bank_revised                                |    77|
|23    |          memBase                                                                       |memory_bank_base                                   |     3|
|24    |            \ColGen[0].RowGen[0].baseMem                                                |base_bank                                          |     1|
|25    |        srr                                                                             |QueueBase__parameterized95                         |   193|
|26    |          \qDGt1.NTB.fe_logic                                                           |QueueEmptyFullLogic_871                            |     9|
|27    |          \qDGt1.NTB.rdpReg                                                             |SynchResetRegisterUnsigned__parameterized44        |    65|
|28    |          \qDGt1.NTB.wrpReg                                                             |SynchResetRegisterUnsigned__parameterized46        |     3|
|29    |    MemorySpace_memory_space_1                                                          |ordered_memory_subsystem__parameterized1           |   942|
|30    |      \ifMoreThanOneLoad.LoadRepGen[0].Rptr                                             |mem_shift_repeater__parameterized3                 |    68|
|31    |        \ifGen.RepGen[0].rptr                                                           |mem_repeater__parameterized3                       |    68|
|32    |          bqueue                                                                        |QueueBase__parameterized97                         |    68|
|33    |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_870                            |     7|
|34    |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized48        |    22|
|35    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized50        |     3|
|36    |      \ifMoreThanOneLoad.LoadRepGen[1].Rptr                                             |mem_shift_repeater__parameterized5                 |   109|
|37    |        \ifGen.RepGen[0].rptr                                                           |mem_repeater__parameterized5                       |   109|
|38    |          bqueue                                                                        |QueueBase__parameterized99                         |   109|
|39    |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_869                            |     9|
|40    |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized52        |    61|
|41    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized54        |     3|
|42    |      \ifMoreThanOneLoad.LoadRepGen[2].Rptr                                             |mem_shift_repeater__parameterized7                 |   120|
|43    |        \ifGen.RepGen[0].rptr                                                           |mem_repeater__parameterized7                       |   120|
|44    |          bqueue                                                                        |QueueBase__parameterized101                        |   120|
|45    |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_868                            |     7|
|46    |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized56        |    74|
|47    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized58        |     3|
|48    |      \ifMoreThanOneStore.StoreRepGen[0].Rptr                                           |mem_shift_repeater__parameterized9                 |    93|
|49    |        \ifGen.RepGen[0].rptr                                                           |mem_repeater__parameterized9                       |    93|
|50    |          bqueue                                                                        |QueueBase__parameterized103                        |    93|
|51    |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_867                            |    10|
|52    |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized60        |    28|
|53    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized62        |     3|
|54    |      \ifMoreThanOneStore.StoreRepGen[1].Rptr                                           |mem_shift_repeater__parameterized11                |   158|
|55    |        \ifGen.RepGen[0].rptr                                                           |mem_repeater__parameterized11                      |   158|
|56    |          bqueue                                                                        |QueueBase__parameterized105                        |   158|
|57    |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_866                            |     7|
|58    |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized64        |    94|
|59    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized66        |     3|
|60    |      \ifMoreThanOneStore.StoreRepGen[2].Rptr                                           |mem_shift_repeater__parameterized13                |   137|
|61    |        \ifGen.RepGen[0].rptr                                                           |mem_repeater__parameterized13                      |   137|
|62    |          bqueue                                                                        |QueueBase__parameterized107                        |   137|
|63    |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_865                            |     7|
|64    |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized68        |    73|
|65    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized70        |     3|
|66    |      \nonTrivGen.core                                                                  |memory_subsystem_core__parameterized1              |   257|
|67    |        lrr                                                                             |QueueBase__parameterized109                        |    73|
|68    |          \qDGt1.NTB.fe_logic                                                           |QueueEmptyFullLogic_864                            |     9|
|69    |          \qDGt1.NTB.rdpReg                                                             |SynchResetRegisterUnsigned__parameterized72        |    21|
|70    |          \qDGt1.NTB.wrpReg                                                             |SynchResetRegisterUnsigned__parameterized74        |     3|
|71    |        mb                                                                              |memory_bank_revised__parameterized1                |    77|
|72    |          memBase                                                                       |memory_bank_base__parameterized1                   |    26|
|73    |            \ColGen[0].RowGen[0].baseMem                                                |base_bank__parameterized1                          |    24|
|74    |        srr                                                                             |QueueBase__parameterized111                        |   107|
|75    |          \qDGt1.NTB.fe_logic                                                           |QueueEmptyFullLogic_863                            |    11|
|76    |          \qDGt1.NTB.rdpReg                                                             |SynchResetRegisterUnsigned__parameterized76        |    35|
|77    |          \qDGt1.NTB.wrpReg                                                             |SynchResetRegisterUnsigned__parameterized78        |     3|
|78    |    MemorySpace_memory_space_2                                                          |ordered_memory_subsystem__parameterized3           |   697|
|79    |      \ifMoreThanOneStore.StoreRepGen[0].Rptr                                           |mem_shift_repeater__parameterized15                |   113|
|80    |        \ifGen.RepGen[0].rptr                                                           |mem_repeater__parameterized15                      |   113|
|81    |          bqueue                                                                        |QueueBase__parameterized113                        |   113|
|82    |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_862                            |    12|
|83    |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized80        |    34|
|84    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized82        |     1|
|85    |      \ifMoreThanOneStore.StoreRepGen[1].Rptr                                           |mem_shift_repeater__parameterized17                |   215|
|86    |        \ifGen.RepGen[0].rptr                                                           |mem_repeater__parameterized17                      |   215|
|87    |          bqueue                                                                        |QueueBase__parameterized115                        |   215|
|88    |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_861                            |     9|
|89    |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned__parameterized84        |    89|
|90    |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized86        |     3|
|91    |      \nonTrivGen.core                                                                  |memory_subsystem_core__parameterized3              |   369|
|92    |        lrr                                                                             |QueueBase__parameterized117                        |    92|
|93    |          \qDGt1.NTB.fe_logic                                                           |QueueEmptyFullLogic_860                            |     8|
|94    |          \qDGt1.NTB.rdpReg                                                             |SynchResetRegisterUnsigned__parameterized88        |    31|
|95    |          \qDGt1.NTB.wrpReg                                                             |SynchResetRegisterUnsigned__parameterized90        |     3|
|96    |        mb                                                                              |memory_bank_revised__parameterized3                |    84|
|97    |          memBase                                                                       |memory_bank_base__parameterized3                   |     7|
|98    |            \ColGen[0].RowGen[0].baseMem                                                |base_bank__parameterized3                          |     4|
|99    |        srr                                                                             |QueueBase__parameterized119                        |   193|
|100   |          \qDGt1.NTB.fe_logic                                                           |QueueEmptyFullLogic_859                            |     9|
|101   |          \qDGt1.NTB.rdpReg                                                             |SynchResetRegisterUnsigned__parameterized92        |    65|
|102   |          \qDGt1.NTB.wrpReg                                                             |SynchResetRegisterUnsigned__parameterized94        |     3|
|103   |    MemorySpace_memory_space_3                                                          |ordered_memory_subsystem__parameterized5           |   411|
|104   |      \nonTrivGen.core                                                                  |memory_subsystem_core__parameterized5              |   411|
|105   |        lrr                                                                             |QueueBase__parameterized121                        |    72|
|106   |          \qDGt1.NTB.fe_logic                                                           |QueueEmptyFullLogic_858                            |     7|
|107   |          \qDGt1.NTB.rdpReg                                                             |SynchResetRegisterUnsigned__parameterized96        |    26|
|108   |          \qDGt1.NTB.wrpReg                                                             |SynchResetRegisterUnsigned__parameterized98        |     1|
|109   |        mb                                                                              |memory_bank_revised__parameterized5                |   171|
|110   |          memBase                                                                       |memory_bank_base__parameterized5                   |    77|
|111   |            \ColGen[0].RowGen[0].baseMem                                                |base_bank__parameterized5                          |    75|
|112   |        srr                                                                             |QueueBase__parameterized123                        |   168|
|113   |          \qDGt1.NTB.fe_logic                                                           |QueueEmptyFullLogic_857                            |     8|
|114   |          \qDGt1.NTB.rdpReg                                                             |SynchResetRegisterUnsigned__parameterized100       |    57|
|115   |          \qDGt1.NTB.wrpReg                                                             |SynchResetRegisterUnsigned__parameterized102       |     1|
|116   |    accessMem_arbiter                                                                   |SplitCallArbiter                                   |   119|
|117   |      \multipleRequesters.fairify                                                       |NobodyLeftBehind                                   |    42|
|118   |    accessMem_instance                                                                  |accessMem                                          |   734|
|119   |      \accessMem_CP_0.accessMem_cp_element_group_10.gj_accessMem_cp_element_group_10    |generic_join__parameterized19                      |    13|
|120   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized45                 |     8|
|121   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized47                 |     1|
|122   |        \placegen[3].placeBlock.dly                                                     |control_delay_element__parameterized59             |     1|
|123   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized49                 |     3|
|124   |      \accessMem_CP_0.accessMem_cp_element_group_11.gj_accessMem_cp_element_group_11    |generic_join__parameterized21                      |    11|
|125   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized51                 |     9|
|126   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized53                 |     2|
|127   |      \accessMem_CP_0.accessMem_cp_element_group_15.gj_accessMem_cp_element_group_15    |generic_join__parameterized23                      |     6|
|128   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized55                 |     4|
|129   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized57                 |     2|
|130   |      \accessMem_CP_0.accessMem_cp_element_group_16.gj_accessMem_cp_element_group_16    |generic_join__parameterized25                      |    22|
|131   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized59                 |    10|
|132   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized61                 |     6|
|133   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized63                 |     6|
|134   |      \accessMem_CP_0.accessMem_cp_element_group_2.gj_accessMem_cp_element_group_2      |generic_join__parameterized9                       |     5|
|135   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized27                 |     1|
|136   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized29                 |     4|
|137   |      \accessMem_CP_0.accessMem_cp_element_group_3.gj_accessMem_cp_element_group_3      |generic_join__parameterized11                      |     5|
|138   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized31                 |     1|
|139   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized33                 |     4|
|140   |      \accessMem_CP_0.accessMem_cp_element_group_4.gj_accessMem_cp_element_group_4      |generic_join__parameterized13                      |     2|
|141   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized35                 |     2|
|142   |      \accessMem_CP_0.accessMem_cp_element_group_6.gj_accessMem_cp_element_group_6      |generic_join__parameterized15                      |    13|
|143   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized37                 |     7|
|144   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized39                 |     2|
|145   |        \placegen[3].placeBlock.dly                                                     |control_delay_element__parameterized43             |     1|
|146   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized41                 |     3|
|147   |      \accessMem_CP_0.accessMem_cp_element_group_7.gj_accessMem_cp_element_group_7      |generic_join__parameterized17                      |     2|
|148   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized43                 |     2|
|149   |      \accessMem_CP_0.cp_element_14_delay                                               |control_delay_element__parameterized71_801         |     1|
|150   |      \data_path.LoadGroup0.LoadComplete                                                |LoadCompleteShared_802                             |    43|
|151   |        odemux                                                                          |OutputDeMuxBaseWithBuffering_854                   |    43|
|152   |          \bufGen[0].BufBlock.ub                                                        |UnloadBuffer__parameterized3_855                   |    43|
|153   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized3_856                 |    43|
|154   |      \data_path.LoadGroup0.LoadGroup0_gI                                               |SplitGuardInterface_803                            |    45|
|155   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase_850                        |    45|
|156   |          qI                                                                            |ShiftRegisterSingleBitQueue_851                    |    34|
|157   |            \stageGen[0].qinst                                                          |SingleBitQueueBase_853                             |    34|
|158   |          sampleFsm                                                                     |SgiSampleFsm_852                                   |     4|
|159   |      \data_path.LoadGroup0.LoadReq                                                     |LoadReqSharedWithInputBuffers_804                  |   113|
|160   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized1_843                  |    90|
|161   |          \notFRR.bufPipe                                                               |PipeBase__parameterized1_845                       |    89|
|162   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized1_846                      |    89|
|163   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_847                            |     9|
|164   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized3_848     |    27|
|165   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized5_849     |     3|
|166   |        \TstampGen.Tsb.tsc                                                              |CounterBase_844                                    |    23|
|167   |      \data_path.StoreGroup0.StoreComplete                                              |StoreCompleteShared_805                            |    10|
|168   |        odemux                                                                          |OutputDeMuxBaseNoData_842                          |    10|
|169   |      \data_path.StoreGroup0.StoreGroup0_gI                                             |SplitGuardInterface__parameterized1_806            |    48|
|170   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized1_838        |    48|
|171   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized1_839    |    40|
|172   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized1_841             |    40|
|173   |          sampleFsm                                                                     |SgiSampleFsm__parameterized1_840                   |     1|
|174   |      \data_path.StoreGroup0.StoreReq                                                   |StoreReqSharedWithInputBuffers_807                 |   188|
|175   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized3_832                  |   188|
|176   |          \notFRR.bufPipe                                                               |PipeBase__parameterized3_833                       |   187|
|177   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized3_834                      |   187|
|178   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_835                            |    11|
|179   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized7_836     |    59|
|180   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized9_837     |     3|
|181   |      in_buffer                                                                         |UnloadBuffer                                       |    44|
|182   |        \ShallowCase.ulReg                                                              |UnloadRegister                                     |    44|
|183   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join_808                                   |    33|
|184   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass_826                              |     6|
|185   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized1_827              |     6|
|186   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized3_828              |     7|
|187   |        \placegen[4].placeBlock.pI                                                      |place_with_bypass__parameterized5_829              |     2|
|188   |        \placegen[5].placeBlock.dly                                                     |control_delay_element__parameterized7_830          |     1|
|189   |        \placegen[5].placeBlock.pI                                                      |place_with_bypass__parameterized7_831              |    11|
|190   |      out_buffer                                                                        |ReceiveBuffer                                      |    40|
|191   |        \notFRR.bufPipe                                                                 |PipeBase                                           |    39|
|192   |          \Shallow.notSaveSlot.queue                                                    |QueueBase                                          |    39|
|193   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized1_809                   |    17|
|194   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized9_823              |     9|
|195   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_824             |     2|
|196   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized13_825             |     6|
|197   |      \read_data_update_enable_join.gj_read_data_update_enable_join                     |generic_join__parameterized3_810                   |     1|
|198   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized15_822             |     1|
|199   |      tagIlock                                                                          |InterlockBuffer                                    |    48|
|200   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized1                       |    47|
|201   |          \ShallowCase.bufGt0.bufPipe                                                   |QueueBaseWithEmptyFull                             |    43|
|202   |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_819                            |    11|
|203   |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned_820                     |    11|
|204   |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized1_821     |     7|
|205   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized1                     |     4|
|206   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized7_811                   |    13|
|207   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized21_816             |     8|
|208   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_817             |     2|
|209   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_818             |     3|
|210   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized5_812                   |    11|
|211   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized17_813             |     8|
|212   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized19_814         |     2|
|213   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_815             |     1|
|214   |    accessreg_arbiter                                                                   |SplitCallArbiter__parameterized1                   |   377|
|215   |      \multipleRequesters.fairify                                                       |NobodyLeftBehind__parameterized1                   |   252|
|216   |    accessreg_instance                                                                  |accessreg                                          |   811|
|217   |      \accessreg_CP_145.accessreg_cp_element_group_10.gj_accessreg_cp_element_group_10  |generic_join__parameterized38                      |    13|
|218   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized83                 |     1|
|219   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized85                 |     8|
|220   |        \placegen[3].placeBlock.dly                                                     |control_delay_element__parameterized111            |     2|
|221   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized87                 |     2|
|222   |      \accessreg_CP_145.accessreg_cp_element_group_11.gj_accessreg_cp_element_group_11  |generic_join__parameterized40                      |    11|
|223   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized89                 |     6|
|224   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized91                 |     5|
|225   |      \accessreg_CP_145.accessreg_cp_element_group_15.gj_accessreg_cp_element_group_15  |generic_join__parameterized42                      |     7|
|226   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized93                 |     3|
|227   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized95                 |     4|
|228   |      \accessreg_CP_145.accessreg_cp_element_group_16.gj_accessreg_cp_element_group_16  |generic_join__parameterized44                      |    22|
|229   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized97                 |    10|
|230   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized99                 |     6|
|231   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized101                |     6|
|232   |      \accessreg_CP_145.accessreg_cp_element_group_2.gj_accessreg_cp_element_group_2    |generic_join__parameterized28                      |     5|
|233   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized65                 |     4|
|234   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized67                 |     1|
|235   |      \accessreg_CP_145.accessreg_cp_element_group_3.gj_accessreg_cp_element_group_3    |generic_join__parameterized30                      |     5|
|236   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized69                 |     4|
|237   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized71                 |     1|
|238   |      \accessreg_CP_145.accessreg_cp_element_group_4.gj_accessreg_cp_element_group_4    |generic_join__parameterized32                      |     2|
|239   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized73                 |     2|
|240   |      \accessreg_CP_145.accessreg_cp_element_group_6.gj_accessreg_cp_element_group_6    |generic_join__parameterized34                      |    13|
|241   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized75                 |     7|
|242   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized97             |     2|
|243   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized77                 |     2|
|244   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized79                 |     2|
|245   |      \accessreg_CP_145.accessreg_cp_element_group_7.gj_accessreg_cp_element_group_7    |generic_join__parameterized36                      |     2|
|246   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized81                 |     2|
|247   |      \accessreg_CP_145.cp_element_14_delay                                             |control_delay_element__parameterized71             |     1|
|248   |      \data_path.LoadGroup0.LoadComplete                                                |LoadCompleteShared                                 |    36|
|249   |        odemux                                                                          |OutputDeMuxBaseWithBuffering                       |    36|
|250   |          \bufGen[0].BufBlock.ub                                                        |UnloadBuffer__parameterized3_799                   |    36|
|251   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized3_800                 |    36|
|252   |      \data_path.LoadGroup0.LoadGroup0_gI                                               |SplitGuardInterface                                |    45|
|253   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase                            |    45|
|254   |          qI                                                                            |ShiftRegisterSingleBitQueue                        |    34|
|255   |            \stageGen[0].qinst                                                          |SingleBitQueueBase                                 |    34|
|256   |          sampleFsm                                                                     |SgiSampleFsm                                       |     4|
|257   |      \data_path.LoadGroup0.LoadReq                                                     |LoadReqSharedWithInputBuffers                      |   113|
|258   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized1                      |    90|
|259   |          \notFRR.bufPipe                                                               |PipeBase__parameterized1                           |    89|
|260   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized1                          |    89|
|261   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_796                            |     9|
|262   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized3_797     |    27|
|263   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized5_798     |     3|
|264   |        \TstampGen.Tsb.tsc                                                              |CounterBase_795                                    |    23|
|265   |      \data_path.StoreGroup0.StoreComplete                                              |StoreCompleteShared                                |    10|
|266   |        odemux                                                                          |OutputDeMuxBaseNoData                              |    10|
|267   |      \data_path.StoreGroup0.StoreGroup0_gI                                             |SplitGuardInterface__parameterized1                |    48|
|268   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized1            |    48|
|269   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized1        |    40|
|270   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized1                 |    40|
|271   |          sampleFsm                                                                     |SgiSampleFsm__parameterized1_794                   |     1|
|272   |      \data_path.StoreGroup0.StoreReq                                                   |StoreReqSharedWithInputBuffers_782                 |   188|
|273   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized3_788                  |   188|
|274   |          \notFRR.bufPipe                                                               |PipeBase__parameterized3_789                       |   187|
|275   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized3_790                      |   187|
|276   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_791                            |    11|
|277   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized7_792     |    59|
|278   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized9_793     |     3|
|279   |      in_buffer                                                                         |UnloadBuffer__parameterized5                       |    49|
|280   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized5                     |    49|
|281   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join                                       |    33|
|282   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass                                  |     6|
|283   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized1                  |     6|
|284   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized3                  |     7|
|285   |        \placegen[4].placeBlock.pI                                                      |place_with_bypass__parameterized5                  |     2|
|286   |        \placegen[5].placeBlock.dly                                                     |control_delay_element__parameterized7              |     1|
|287   |        \placegen[5].placeBlock.pI                                                      |place_with_bypass__parameterized7                  |    11|
|288   |      out_buffer                                                                        |ReceiveBuffer__parameterized5                      |    74|
|289   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized5                           |    73|
|290   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized5                          |    73|
|291   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized1                       |    17|
|292   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized9                  |     7|
|293   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_787             |     2|
|294   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized13                 |     8|
|295   |      \read_data_update_enable_join.gj_read_data_update_enable_join                     |generic_join__parameterized3                       |     1|
|296   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized15                 |     1|
|297   |      tagIlock                                                                          |InterlockBuffer__parameterized1                    |    92|
|298   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized7                       |    91|
|299   |          \ShallowCase.bufGt0.bufPipe                                                   |QueueBaseWithEmptyFull__parameterized1             |    84|
|300   |            \qDGt1.NTB.fe_logic                                                         |QueueEmptyFullLogic_786                            |    11|
|301   |            \qDGt1.NTB.rdpReg                                                           |SynchResetRegisterUnsigned                         |    23|
|302   |            \qDGt1.NTB.wrpReg                                                           |SynchResetRegisterUnsigned__parameterized1         |    15|
|303   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized7                     |     7|
|304   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized7                       |    13|
|305   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized21                 |     9|
|306   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_784             |     2|
|307   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_785             |     2|
|308   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized5                       |    11|
|309   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized17                 |     8|
|310   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized19             |     2|
|311   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_783             |     1|
|312   |    add_instance                                                                        |add                                                |   307|
|313   |      \add_CP_290.add_cp_element_group_7.gj_add_cp_element_group_7                      |generic_join__parameterized54                      |     5|
|314   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized115                |     3|
|315   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized117                |     2|
|316   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering                      |    72|
|317   |        comb_block                                                                      |GenericCombinationalOperator                       |    40|
|318   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized5                    |    32|
|319   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized13                      |    32|
|320   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized13                    |    32|
|321   |      \data_path.ApIntAdd_group_1.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized1      |    18|
|322   |        comb_block                                                                      |GenericCombinationalOperator__parameterized1       |     9|
|323   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized7                    |     9|
|324   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized15                      |     9|
|325   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized15                    |     9|
|326   |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_757   |     3|
|327   |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_780                  |     3|
|328   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_781                |     3|
|329   |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_758                          |    79|
|330   |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_777                  |    79|
|331   |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_778                       |    78|
|332   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_779                      |    78|
|333   |      in_buffer                                                                         |UnloadBuffer__parameterized9                       |    84|
|334   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized9                     |    84|
|335   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_759                  |     8|
|336   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_774            |     1|
|337   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_775        |     1|
|338   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_776            |     6|
|339   |      out_buffer                                                                        |ReceiveBuffer__parameterized7                      |    13|
|340   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized7                           |    12|
|341   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized7                          |    12|
|342   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_760                  |     7|
|343   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_771            |     4|
|344   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_772             |     2|
|345   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_773            |     1|
|346   |      tagIlock                                                                          |InterlockBuffer__parameterized3_761                |     6|
|347   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_769                  |     5|
|348   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_770                |     5|
|349   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_762                  |     7|
|350   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_766            |     2|
|351   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_767             |     2|
|352   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_768             |     3|
|353   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_763                  |     5|
|354   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_764            |     2|
|355   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_765             |     3|
|356   |    and_i_instance                                                                      |and_i                                              |   291|
|357   |      \and_i_CP_338.and_i_cp_element_group_7.gj_and_i_cp_element_group_7                |generic_join__parameterized56                      |     5|
|358   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized119                |     3|
|359   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized121                |     2|
|360   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_723  |    18|
|361   |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_753   |     9|
|362   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_754                |     9|
|363   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_755                  |     9|
|364   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_756                |     9|
|365   |      \data_path.ApIntAnd_group_1.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized5_724  |    64|
|366   |        comb_block                                                                      |GenericCombinationalOperator__parameterized5       |    32|
|367   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized11_750               |    32|
|368   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized23_751                  |    32|
|369   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized23_752                |    32|
|370   |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_725   |     3|
|371   |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_748                  |     3|
|372   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_749                |     3|
|373   |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_726                          |    72|
|374   |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_745                  |    72|
|375   |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_746                       |    71|
|376   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_747                      |    71|
|377   |      in_buffer                                                                         |UnloadBuffer__parameterized19                      |    83|
|378   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized19                    |    83|
|379   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_727                  |     8|
|380   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_742            |     1|
|381   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_743        |     1|
|382   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_744            |     6|
|383   |      out_buffer                                                                        |ReceiveBuffer__parameterized11                     |    13|
|384   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized11                          |    12|
|385   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized11                         |    12|
|386   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_728                  |     7|
|387   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_739            |     4|
|388   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_740             |     2|
|389   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_741            |     1|
|390   |      tagIlock                                                                          |InterlockBuffer__parameterized3_729                |     6|
|391   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_737                  |     5|
|392   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_738                |     5|
|393   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_730                  |     7|
|394   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_734            |     2|
|395   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_735             |     2|
|396   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_736             |     3|
|397   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_731                  |     5|
|398   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_732            |     2|
|399   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_733             |     3|
|400   |    bn_instance                                                                         |bn                                                 |   626|
|401   |      \bn_CP_386.bn_cp_element_group_10.gj_bn_cp_element_group_10                       |generic_join__parameterized60                      |     7|
|402   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized129                |     3|
|403   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized131                |     3|
|404   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized133                |     1|
|405   |      \bn_CP_386.bn_cp_element_group_13.gj_bn_cp_element_group_13                       |generic_join__parameterized62                      |     5|
|406   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized135                |     4|
|407   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized137                |     1|
|408   |      \bn_CP_386.bn_cp_element_group_18.gj_bn_cp_element_group_18                       |generic_join__parameterized64                      |     7|
|409   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized139                |     4|
|410   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized141                |     1|
|411   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized143                |     2|
|412   |      \bn_CP_386.bn_cp_element_group_5.gj_bn_cp_element_group_5                         |generic_join__parameterized58                      |     7|
|413   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized123                |     3|
|414   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized125                |     3|
|415   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized127                |     1|
|416   |      \bn_CP_386.cp_element_16_delay                                                    |control_delay_element__parameterized224_648        |     1|
|417   |      \bn_CP_386.cp_element_17_delay                                                    |control_delay_element__parameterized226_649        |     1|
|418   |      \data_path.ApIntAdd_group_0.ApIntAdd_group_0_gI                                   |SplitGuardInterface__parameterized14_650           |    32|
|419   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized5_719        |    32|
|420   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized5_720    |    25|
|421   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized5_722             |    25|
|422   |          sampleFsm                                                                     |SgiSampleFsm__parameterized5_721                   |     1|
|423   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_651  |    21|
|424   |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_715   |     9|
|425   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_716                |    12|
|426   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_717                  |    11|
|427   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_718                |    11|
|428   |      \data_path.ApIntLSHR_group_1.UnsharedOperator                                     |UnsharedOperatorWithBuffering__parameterized7      |     7|
|429   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized15_712               |     7|
|430   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized29_713                  |     7|
|431   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized29_714                |     7|
|432   |      \data_path.LoadGroup0.LoadComplete                                                |LoadCompleteShared__parameterized2_652             |    10|
|433   |        odemux                                                                          |OutputDeMuxBaseWithBuffering__parameterized3_709   |    10|
|434   |          \bufGen[0].BufBlock.ub                                                        |UnloadBuffer__parameterized31_710                  |    10|
|435   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized31_711                |    10|
|436   |      \data_path.LoadGroup0.LoadReq                                                     |LoadReqSharedWithInputBuffers__parameterized2_653  |    93|
|437   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized15_702                 |    69|
|438   |          \notFRR.bufPipe                                                               |PipeBase__parameterized15_704                      |    68|
|439   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized15_705                     |    68|
|440   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_706                            |     8|
|441   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized3_707     |    20|
|442   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized5_708     |     4|
|443   |        \TstampGen.Tsb.tsc                                                              |CounterBase__parameterized3_703                    |    24|
|444   |      \data_path.StoreGroup0.StoreComplete                                              |StoreCompleteShared__parameterized2_654            |     4|
|445   |        odemux                                                                          |OutputDeMuxBaseNoData__parameterized1_701          |     4|
|446   |      \data_path.StoreGroup0.StoreGroup0_accessRegulator_0                              |access_regulator_base_655                          |     9|
|447   |        releaseReqPlace                                                                 |place_699                                          |     8|
|448   |        reqPlace                                                                        |place_with_bypass__parameterized145_700            |     1|
|449   |      \data_path.StoreGroup0.StoreGroup0_accessRegulator_1                              |access_regulator_base__parameterized1_656          |     9|
|450   |        releaseReqPlace                                                                 |place__parameterized1_697                          |     8|
|451   |        reqPlace                                                                        |place_with_bypass__parameterized147_698            |     1|
|452   |      \data_path.StoreGroup0.StoreGroup0_gI                                             |SplitGuardInterface__parameterized20_657           |    66|
|453   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized9_689        |    33|
|454   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized9_694    |    24|
|455   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized9_696             |    24|
|456   |          sampleFsm                                                                     |SgiSampleFsm__parameterized1_695                   |     2|
|457   |        \BaseGen[1].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized7_690        |    33|
|458   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized7_691    |    24|
|459   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized7_693             |    24|
|460   |          sampleFsm                                                                     |SgiSampleFsm__parameterized7_692                   |     2|
|461   |      \data_path.StoreGroup0.StoreReq                                                   |StoreReqSharedWithInputBuffers__parameterized2_658 |   237|
|462   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized17_677                 |    95|
|463   |          \notFRR.bufPipe                                                               |PipeBase__parameterized17_684                      |    94|
|464   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized17_685                     |    94|
|465   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_686                            |     9|
|466   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized7_687     |    29|
|467   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized9_688     |     4|
|468   |        \RxGen[1].rb                                                                    |ReceiveBuffer__parameterized19_678                 |   142|
|469   |          \notFRR.bufPipe                                                               |PipeBase__parameterized19_679                      |   141|
|470   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized19_680                     |   141|
|471   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_681                            |     8|
|472   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized12_682    |    76|
|473   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized14_683    |     3|
|474   |      \data_path.slice_108_inst_block.slice_108_inst                                    |SliceSplitProtocol                                 |    12|
|475   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized13                   |    12|
|476   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized27                      |    11|
|477   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized27                    |    11|
|478   |      \data_path.slice_108_inst_block.slice_108_inst_gI                                 |SplitGuardInterface__parameterized12               |    32|
|479   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized3            |    32|
|480   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized3        |    25|
|481   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized3                 |    25|
|482   |          sampleFsm                                                                     |SgiSampleFsm__parameterized3                       |     1|
|483   |      in_buffer                                                                         |UnloadBuffer__parameterized25                      |    19|
|484   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized25                    |    19|
|485   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_659                  |     8|
|486   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_674            |     2|
|487   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_675        |     2|
|488   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_676            |     4|
|489   |      out_buffer                                                                        |ReceiveBuffer__parameterized13                     |    13|
|490   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized13                          |    12|
|491   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized13                         |    12|
|492   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_660                  |     7|
|493   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_671            |     3|
|494   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_672             |     2|
|495   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_673            |     2|
|496   |      tagIlock                                                                          |InterlockBuffer__parameterized3_661                |     6|
|497   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_669                  |     5|
|498   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_670                |     5|
|499   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_662                  |     8|
|500   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_666            |     3|
|501   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_667             |     3|
|502   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_668             |     2|
|503   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_663                  |     5|
|504   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_664            |     2|
|505   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_665             |     3|
|506   |    bz_instance                                                                         |bz                                                 |   626|
|507   |      \bz_CP_535.bz_cp_element_group_10.gj_bz_cp_element_group_10                       |generic_join__parameterized68                      |     7|
|508   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized155                |     3|
|509   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized157                |     3|
|510   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized159                |     1|
|511   |      \bz_CP_535.bz_cp_element_group_13.gj_bz_cp_element_group_13                       |generic_join__parameterized70                      |     5|
|512   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized161                |     4|
|513   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized163                |     1|
|514   |      \bz_CP_535.bz_cp_element_group_18.gj_bz_cp_element_group_18                       |generic_join__parameterized72                      |     7|
|515   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized165                |     4|
|516   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized167                |     1|
|517   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized169                |     2|
|518   |      \bz_CP_535.bz_cp_element_group_5.gj_bz_cp_element_group_5                         |generic_join__parameterized66                      |     7|
|519   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized149                |     3|
|520   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized151                |     3|
|521   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized153                |     1|
|522   |      \bz_CP_535.cp_element_16_delay                                                    |control_delay_element__parameterized224            |     1|
|523   |      \bz_CP_535.cp_element_17_delay                                                    |control_delay_element__parameterized226            |     1|
|524   |      \data_path.ApIntAdd_group_0.ApIntAdd_group_0_gI                                   |SplitGuardInterface__parameterized14               |    32|
|525   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized5            |    32|
|526   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized5        |    25|
|527   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized5                 |    25|
|528   |          sampleFsm                                                                     |SgiSampleFsm__parameterized5                       |     1|
|529   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_590  |    21|
|530   |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_644   |     9|
|531   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_645                |    12|
|532   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_646                  |    11|
|533   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_647                |    11|
|534   |      \data_path.LoadGroup0.LoadComplete                                                |LoadCompleteShared__parameterized2_591             |    10|
|535   |        odemux                                                                          |OutputDeMuxBaseWithBuffering__parameterized3_641   |    10|
|536   |          \bufGen[0].BufBlock.ub                                                        |UnloadBuffer__parameterized31_642                  |    10|
|537   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized31_643                |    10|
|538   |      \data_path.LoadGroup0.LoadReq                                                     |LoadReqSharedWithInputBuffers__parameterized2_592  |    93|
|539   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized15_634                 |    69|
|540   |          \notFRR.bufPipe                                                               |PipeBase__parameterized15_636                      |    68|
|541   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized15_637                     |    68|
|542   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_638                            |     8|
|543   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized3_639     |    20|
|544   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized5_640     |     4|
|545   |        \TstampGen.Tsb.tsc                                                              |CounterBase__parameterized3_635                    |    24|
|546   |      \data_path.StoreGroup0.StoreComplete                                              |StoreCompleteShared__parameterized2                |     4|
|547   |        odemux                                                                          |OutputDeMuxBaseNoData__parameterized1              |     4|
|548   |      \data_path.StoreGroup0.StoreGroup0_accessRegulator_0                              |access_regulator_base_593                          |     9|
|549   |        releaseReqPlace                                                                 |place_632                                          |     8|
|550   |        reqPlace                                                                        |place_with_bypass__parameterized145_633            |     1|
|551   |      \data_path.StoreGroup0.StoreGroup0_accessRegulator_1                              |access_regulator_base__parameterized1_594          |     9|
|552   |        releaseReqPlace                                                                 |place__parameterized1_630                          |     8|
|553   |        reqPlace                                                                        |place_with_bypass__parameterized147_631            |     1|
|554   |      \data_path.StoreGroup0.StoreGroup0_gI                                             |SplitGuardInterface__parameterized20               |    66|
|555   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized9_622        |    33|
|556   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized9_627    |    24|
|557   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized9_629             |    24|
|558   |          sampleFsm                                                                     |SgiSampleFsm__parameterized1_628                   |     2|
|559   |        \BaseGen[1].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized7_623        |    33|
|560   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized7_624    |    24|
|561   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized7_626             |    24|
|562   |          sampleFsm                                                                     |SgiSampleFsm__parameterized7_625                   |     2|
|563   |      \data_path.StoreGroup0.StoreReq                                                   |StoreReqSharedWithInputBuffers__parameterized2     |   237|
|564   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized17_613                 |    95|
|565   |          \notFRR.bufPipe                                                               |PipeBase__parameterized17_617                      |    94|
|566   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized17_618                     |    94|
|567   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_619                            |     9|
|568   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized7_620     |    29|
|569   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized9_621     |     4|
|570   |        \RxGen[1].rb                                                                    |ReceiveBuffer__parameterized19                     |   142|
|571   |          \notFRR.bufPipe                                                               |PipeBase__parameterized19                          |   141|
|572   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized19                         |   141|
|573   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_614                            |     8|
|574   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized12_615    |    76|
|575   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized14_616    |     3|
|576   |      \data_path.W_bzz_120_inst_block.W_bzz_120_inst                                    |InterlockBuffer__parameterized19                   |     7|
|577   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized37                      |     7|
|578   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized37                    |     7|
|579   |      \data_path.slice_132_inst_block.slice_132_inst                                    |SliceSplitProtocol__parameterized1                 |    12|
|580   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized17                   |    12|
|581   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized35                      |    11|
|582   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized35                    |    11|
|583   |      \data_path.slice_132_inst_block.slice_132_inst_gI                                 |SplitGuardInterface__parameterized22               |    32|
|584   |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized11           |    32|
|585   |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized11       |    25|
|586   |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized11                |    25|
|587   |          sampleFsm                                                                     |SgiSampleFsm__parameterized9                       |     1|
|588   |      in_buffer                                                                         |UnloadBuffer__parameterized33                      |    19|
|589   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized33                    |    19|
|590   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_595                  |     8|
|591   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_610            |     2|
|592   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_611        |     2|
|593   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_612            |     4|
|594   |      out_buffer                                                                        |ReceiveBuffer__parameterized21                     |    13|
|595   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized21                          |    12|
|596   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized21                         |    12|
|597   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_596                  |     7|
|598   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_607            |     3|
|599   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_608             |     2|
|600   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_609            |     2|
|601   |      tagIlock                                                                          |InterlockBuffer__parameterized3_597                |     6|
|602   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_605                  |     5|
|603   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_606                |     5|
|604   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_598                  |     8|
|605   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_602            |     3|
|606   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_603             |     3|
|607   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_604             |     2|
|608   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_599                  |     5|
|609   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_600            |     2|
|610   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_601             |     3|
|611   |    call_instance                                                                       |call                                               |   120|
|612   |      \call_CP_684.call_cp_element_group_7.gj_call_cp_element_group_7                   |generic_join__parameterized74                      |     5|
|613   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized171                |     3|
|614   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized173                |     2|
|615   |      \data_path.ApConcat_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized9      |     8|
|616   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized23_587               |     8|
|617   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized43_588                  |     8|
|618   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized43_589                |     8|
|619   |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_562   |     3|
|620   |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_585                  |     3|
|621   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_586                |     3|
|622   |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_563                          |    21|
|623   |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_582                  |    21|
|624   |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_583                       |    20|
|625   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_584                      |    20|
|626   |      \data_path.slice_160_inst_block.slice_160_inst                                    |SliceSplitProtocol__parameterized3                 |     9|
|627   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized21                   |     9|
|628   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized41                      |     9|
|629   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized41                    |     9|
|630   |      in_buffer                                                                         |UnloadBuffer__parameterized39                      |    28|
|631   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized39                    |    28|
|632   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_564                  |     8|
|633   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_579            |     1|
|634   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_580        |     1|
|635   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_581            |     6|
|636   |      out_buffer                                                                        |ReceiveBuffer__parameterized23                     |    13|
|637   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized23                          |    12|
|638   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized23                         |    12|
|639   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_565                  |     7|
|640   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_576            |     4|
|641   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_577             |     2|
|642   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_578            |     1|
|643   |      tagIlock                                                                          |InterlockBuffer__parameterized3_566                |     6|
|644   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_574                  |     5|
|645   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_575                |     5|
|646   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_567                  |     7|
|647   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_571            |     2|
|648   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_572             |     2|
|649   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_573             |     3|
|650   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_568                  |     5|
|651   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_569            |     2|
|652   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_570             |     3|
|653   |    cmp_instance                                                                        |cmp                                                |   246|
|654   |      \cmp_CP_732.cmp_cp_element_group_7.gj_cmp_cp_element_group_7                      |generic_join__parameterized76                      |     5|
|655   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized175                |     3|
|656   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized177                |     2|
|657   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_532  |    18|
|658   |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_558   |     9|
|659   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_559                |     9|
|660   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_560                  |     9|
|661   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_561                |     9|
|662   |      \data_path.ApIntOr_group_3.UnsharedOperator                                       |UnsharedOperatorWithBuffering__parameterized11     |     2|
|663   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized25                   |     2|
|664   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized47                      |     2|
|665   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized47                    |     2|
|666   |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_533   |     3|
|667   |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_556                  |     3|
|668   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_557                |     3|
|669   |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_534                          |    16|
|670   |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_553                  |    16|
|671   |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_554                       |    15|
|672   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_555                      |    15|
|673   |      in_buffer                                                                         |UnloadBuffer__parameterized45                      |   156|
|674   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized45                    |   156|
|675   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_535                  |     8|
|676   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_550            |     1|
|677   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_551        |     1|
|678   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_552            |     6|
|679   |      out_buffer                                                                        |ReceiveBuffer__parameterized25                     |    13|
|680   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized25                          |    12|
|681   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized25                         |    12|
|682   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_536                  |     7|
|683   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_547            |     4|
|684   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_548             |     2|
|685   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_549            |     1|
|686   |      tagIlock                                                                          |InterlockBuffer__parameterized3_537                |     6|
|687   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_545                  |     5|
|688   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_546                |     5|
|689   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_538                  |     7|
|690   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_542            |     2|
|691   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_543             |     2|
|692   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_544             |     3|
|693   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_539                  |     5|
|694   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_540            |     2|
|695   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_541             |     3|
|696   |    halt_instance                                                                       |halt                                               |    74|
|697   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_509  |    18|
|698   |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_528   |     9|
|699   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_529                |     9|
|700   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_530                  |     9|
|701   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_531                |     9|
|702   |      in_buffer                                                                         |UnloadBuffer__parameterized49                      |    10|
|703   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized49                    |    10|
|704   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_510                  |     8|
|705   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_525            |     1|
|706   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_526        |     6|
|707   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_527            |     1|
|708   |      out_buffer                                                                        |ReceiveBuffer__parameterized27                     |    13|
|709   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized27                          |    12|
|710   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized27                         |    12|
|711   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_511                  |     7|
|712   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_522            |     2|
|713   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_523             |     2|
|714   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_524            |     3|
|715   |      tagIlock                                                                          |InterlockBuffer__parameterized3_512                |     6|
|716   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_520                  |     5|
|717   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_521                |     5|
|718   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_513                  |     7|
|719   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_517            |     2|
|720   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_518             |     2|
|721   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_519             |     3|
|722   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_514                  |     5|
|723   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_515            |     2|
|724   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_516             |     3|
|725   |    init_mem_instance                                                                   |init_mem                                           |   252|
|726   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_476  |     9|
|727   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_506                |     9|
|728   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_507                  |     9|
|729   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_508                |     9|
|730   |      \data_path.NI_235_221_buf_block.NI_235_221_buf                                    |InterlockBuffer__parameterized27                   |    28|
|731   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized53                      |    27|
|732   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized53                    |    27|
|733   |      \data_path.StoreGroup0.StoreComplete                                              |StoreCompleteShared__parameterized4_477            |     4|
|734   |        odemux                                                                          |OutputDeMuxBaseNoData__parameterized3_505          |     4|
|735   |      \data_path.StoreGroup0.StoreReq                                                   |StoreReqSharedWithInputBuffers_478                 |   137|
|736   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized3_498                  |   114|
|737   |          \notFRR.bufPipe                                                               |PipeBase__parameterized3_500                       |   113|
|738   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized3_501                      |   113|
|739   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_502                            |    11|
|740   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized7_503     |    35|
|741   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized9_504     |     1|
|742   |        \TstampGen.Tsb.tsc                                                              |CounterBase__parameterized1_499                    |    23|
|743   |      \data_path.if_stmt_236_branch.branch_instance                                     |BranchBase                                         |     2|
|744   |      \data_path.phi_stmt_217.phi                                                       |PhiBase                                            |    11|
|745   |      \data_path.type_cast_225_inst_block.type_cast_225_inst                            |InterlockBuffer__parameterized29                   |     8|
|746   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized55                      |     8|
|747   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized55                    |     8|
|748   |      in_buffer                                                                         |UnloadBuffer__parameterized51                      |     2|
|749   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized51                    |     2|
|750   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_479                  |     6|
|751   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_495            |     1|
|752   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_496        |     4|
|753   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_497            |     1|
|754   |      \init_mem_CP_803.cp_element_11_delay                                              |control_delay_element__parameterized336_480        |     2|
|755   |      \init_mem_CP_803.init_mem_cp_element_group_14.gj_init_mem_cp_element_group_14     |generic_join__parameterized82                      |     2|
|756   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized187                |     1|
|757   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized189                |     1|
|758   |      \init_mem_CP_803.init_mem_cp_element_group_3.gj_init_mem_cp_element_group_3       |generic_join__parameterized78                      |     5|
|759   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized179                |     3|
|760   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized181                |     2|
|761   |      \init_mem_CP_803.init_mem_cp_element_group_8.gj_init_mem_cp_element_group_8       |generic_join__parameterized80                      |     6|
|762   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized183                |     1|
|763   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized185                |     5|
|764   |      out_buffer                                                                        |ReceiveBuffer__parameterized29                     |     5|
|765   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized29                          |     4|
|766   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized29                         |     4|
|767   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_481                  |     7|
|768   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_492            |     1|
|769   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_493             |     3|
|770   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_494            |     3|
|771   |      tagIlock                                                                          |InterlockBuffer__parameterized3_482                |     6|
|772   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_490                  |     5|
|773   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_491                |     5|
|774   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_483                  |     7|
|775   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_487            |     3|
|776   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_488             |     2|
|777   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_489             |     2|
|778   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_484                  |     5|
|779   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_485            |     2|
|780   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_486             |     3|
|781   |    init_reg_instance                                                                   |init_reg                                           |   252|
|782   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_450  |     9|
|783   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_473                |     9|
|784   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_474                  |     9|
|785   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_475                |     9|
|786   |      \data_path.NJ_265_251_buf_block.NJ_265_251_buf                                    |InterlockBuffer__parameterized31                   |    29|
|787   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized59                      |    28|
|788   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized59                    |    28|
|789   |      \data_path.StoreGroup0.StoreComplete                                              |StoreCompleteShared__parameterized4                |     4|
|790   |        odemux                                                                          |OutputDeMuxBaseNoData__parameterized3              |     4|
|791   |      \data_path.StoreGroup0.StoreReq                                                   |StoreReqSharedWithInputBuffers                     |   137|
|792   |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized3                      |   114|
|793   |          \notFRR.bufPipe                                                               |PipeBase__parameterized3                           |   113|
|794   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized3                          |   113|
|795   |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_470                            |    11|
|796   |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized7_471     |    35|
|797   |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized9_472     |     1|
|798   |        \TstampGen.Tsb.tsc                                                              |CounterBase__parameterized1_469                    |    23|
|799   |      \data_path.if_stmt_266_branch.branch_instance                                     |BranchBase__parameterized1                         |     2|
|800   |      \data_path.phi_stmt_247.phi                                                       |PhiBase__parameterized1                            |    11|
|801   |      \data_path.type_cast_255_inst_block.type_cast_255_inst                            |InterlockBuffer__parameterized33                   |     8|
|802   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized61                      |     8|
|803   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized61                    |     8|
|804   |      in_buffer                                                                         |UnloadBuffer__parameterized57                      |     2|
|805   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized57                    |     2|
|806   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_451                  |     6|
|807   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_466            |     1|
|808   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_467        |     4|
|809   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_468            |     1|
|810   |      \init_reg_CP_990.cp_element_11_delay                                              |control_delay_element__parameterized336            |     2|
|811   |      \init_reg_CP_990.init_reg_cp_element_group_14.gj_init_reg_cp_element_group_14     |generic_join__parameterized88                      |     2|
|812   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized199                |     1|
|813   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized201                |     1|
|814   |      \init_reg_CP_990.init_reg_cp_element_group_3.gj_init_reg_cp_element_group_3       |generic_join__parameterized84                      |     5|
|815   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized191                |     3|
|816   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized193                |     2|
|817   |      \init_reg_CP_990.init_reg_cp_element_group_8.gj_init_reg_cp_element_group_8       |generic_join__parameterized86                      |     5|
|818   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized195                |     1|
|819   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized197                |     4|
|820   |      out_buffer                                                                        |ReceiveBuffer__parameterized31                     |     5|
|821   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized31                          |     4|
|822   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized31                         |     4|
|823   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_452                  |     7|
|824   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_463            |     1|
|825   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_464             |     3|
|826   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_465            |     3|
|827   |      tagIlock                                                                          |InterlockBuffer__parameterized3_453                |     6|
|828   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_461                  |     5|
|829   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_462                |     5|
|830   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_454                  |     7|
|831   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_458            |     3|
|832   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_459             |     2|
|833   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_460             |     2|
|834   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_455                  |     5|
|835   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_456            |     2|
|836   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_457             |     3|
|837   |    jmp_instance                                                                        |jmp                                                |    65|
|838   |      \data_path.slice_280_inst_block.slice_280_inst                                    |SliceSplitProtocol__parameterized5                 |     9|
|839   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized35                   |     9|
|840   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized65                      |     9|
|841   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized65                    |     9|
|842   |      in_buffer                                                                         |UnloadBuffer__parameterized63                      |    10|
|843   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized63                    |    10|
|844   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_432                  |     8|
|845   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_447            |     1|
|846   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_448        |     6|
|847   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_449            |     1|
|848   |      out_buffer                                                                        |ReceiveBuffer__parameterized33                     |    13|
|849   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized33                          |    12|
|850   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized33                         |    12|
|851   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_433                  |     7|
|852   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_444            |     2|
|853   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_445             |     2|
|854   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_446            |     3|
|855   |      tagIlock                                                                          |InterlockBuffer__parameterized3_434                |     6|
|856   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_442                  |     5|
|857   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_443                |     5|
|858   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_435                  |     7|
|859   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_439            |     2|
|860   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_440             |     2|
|861   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_441             |     3|
|862   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_436                  |     5|
|863   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_437            |     2|
|864   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_438             |     3|
|865   |    load_instance                                                                       |load                                               |   202|
|866   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_395  |    18|
|867   |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_428   |     9|
|868   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_429                |     9|
|869   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_430                  |     9|
|870   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_431                |     9|
|871   |      \data_path.accessMem_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized5_396   |    36|
|872   |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_426                  |    36|
|873   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_427                |    36|
|874   |      \data_path.accessMem_call_group_0.CallReq                                         |InputMuxWithBuffering__parameterized2_397          |    14|
|875   |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_423                  |    14|
|876   |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_424                       |    13|
|877   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_425                      |    13|
|878   |      \data_path.accessreg_call_group_1.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_398   |     3|
|879   |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_421                  |     3|
|880   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_422                |     3|
|881   |      \data_path.accessreg_call_group_1.CallReq                                         |InputMuxWithBuffering_399                          |    50|
|882   |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_418                  |    50|
|883   |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_419                       |    49|
|884   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_420                      |    49|
|885   |      in_buffer                                                                         |UnloadBuffer__parameterized67                      |    30|
|886   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized67                    |    30|
|887   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_400                  |     8|
|888   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_415            |     1|
|889   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_416        |     1|
|890   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_417            |     6|
|891   |      \load_CP_1197.load_cp_element_group_7.gj_load_cp_element_group_7                  |generic_join__parameterized90                      |     5|
|892   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized203                |     3|
|893   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized205                |     2|
|894   |      out_buffer                                                                        |ReceiveBuffer__parameterized35                     |    13|
|895   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized35                          |    12|
|896   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized35                         |    12|
|897   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_401                  |     7|
|898   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_412            |     4|
|899   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_413             |     2|
|900   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_414            |     1|
|901   |      tagIlock                                                                          |InterlockBuffer__parameterized3_402                |     6|
|902   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_410                  |     5|
|903   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_411                |     5|
|904   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_403                  |     7|
|905   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_407            |     2|
|906   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_408             |     2|
|907   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_409             |     3|
|908   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_404                  |     5|
|909   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_405            |     2|
|910   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_406             |     3|
|911   |    or_i_instance                                                                       |or_i                                               |   268|
|912   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_365  |    18|
|913   |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_391   |     9|
|914   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_392                |     9|
|915   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_393                  |     9|
|916   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_394                |     9|
|917   |      \data_path.ApIntOr_group_1.UnsharedOperator                                       |UnsharedOperatorWithBuffering__parameterized13     |    64|
|918   |        comb_block                                                                      |GenericCombinationalOperator__parameterized13      |    32|
|919   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized37                   |    32|
|920   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized71                      |    32|
|921   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized71                    |    32|
|922   |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_366   |     3|
|923   |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_389                  |     3|
|924   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_390                |     3|
|925   |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_367                          |    48|
|926   |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_386                  |    48|
|927   |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_387                       |    47|
|928   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_388                      |    47|
|929   |      in_buffer                                                                         |UnloadBuffer__parameterized69                      |    84|
|930   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized69                    |    84|
|931   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_368                  |     8|
|932   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_383            |     1|
|933   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_384        |     1|
|934   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_385            |     6|
|935   |      \or_i_CP_1245.or_i_cp_element_group_7.gj_or_i_cp_element_group_7                  |generic_join__parameterized92                      |     5|
|936   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized207                |     3|
|937   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized209                |     2|
|938   |      out_buffer                                                                        |ReceiveBuffer__parameterized37                     |    13|
|939   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized37                          |    12|
|940   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized37                         |    12|
|941   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_369                  |     7|
|942   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_380            |     4|
|943   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_381             |     2|
|944   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_382            |     1|
|945   |      tagIlock                                                                          |InterlockBuffer__parameterized3_370                |     6|
|946   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_378                  |     5|
|947   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_379                |     5|
|948   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_371                  |     7|
|949   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_375            |     2|
|950   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_376             |     2|
|951   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_377             |     3|
|952   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_372                  |     5|
|953   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_373            |     2|
|954   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_374             |     3|
|955   |    reg_output_Pipe                                                                     |PipeBase__parameterized89                          |  1091|
|956   |      \DeepFifo.notShiftReg.queue                                                       |SynchFifoWithDPRAM                                 |  1091|
|957   |        dpramInst                                                                       |base_bank_dual_port                                |  1025|
|958   |          \ifXst.xstbb                                                                  |base_bank_dual_port_for_xst                        |  1025|
|959   |    sbir_instance                                                                       |sbir                                               |   129|
|960   |      \data_path.ApConcat_group_1.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized15     |     8|
|961   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized39                   |     8|
|962   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized75                      |     8|
|963   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized75                    |     8|
|964   |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_335  |    18|
|965   |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_361   |     9|
|966   |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_362                |     9|
|967   |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_363                  |     9|
|968   |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_364                |     9|
|969   |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_336   |     3|
|970   |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_359                  |     3|
|971   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_360                |     3|
|972   |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_337                          |    21|
|973   |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_356                  |    21|
|974   |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_357                       |    20|
|975   |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_358                      |    20|
|976   |      in_buffer                                                                         |UnloadBuffer__parameterized73                      |    28|
|977   |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized73                    |    28|
|978   |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_338                  |     8|
|979   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_353            |     1|
|980   |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_354        |     1|
|981   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_355            |     6|
|982   |      out_buffer                                                                        |ReceiveBuffer__parameterized39                     |    13|
|983   |        \notFRR.bufPipe                                                                 |PipeBase__parameterized39                          |    12|
|984   |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized39                         |    12|
|985   |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_339                  |     7|
|986   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_350            |     4|
|987   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_351             |     2|
|988   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_352            |     1|
|989   |      \sbir_CP_1293.sbir_cp_element_group_7.gj_sbir_cp_element_group_7                  |generic_join__parameterized94                      |     5|
|990   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized211                |     3|
|991   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized213                |     2|
|992   |      tagIlock                                                                          |InterlockBuffer__parameterized3_340                |     6|
|993   |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_348                  |     5|
|994   |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_349                |     5|
|995   |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_341                  |     7|
|996   |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_345            |     2|
|997   |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_346             |     2|
|998   |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_347             |     3|
|999   |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_342                  |     5|
|1000  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_343            |     2|
|1001  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_344             |     3|
|1002  |    sll_i_instance                                                                      |sll_i                                              |   332|
|1003  |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_305  |    18|
|1004  |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_331   |     9|
|1005  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_332                |     9|
|1006  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_333                  |     9|
|1007  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_334                |     9|
|1008  |      \data_path.ApIntSHL_group_1.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized17     |   110|
|1009  |        comb_block                                                                      |GenericCombinationalOperator__parameterized17      |    78|
|1010  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized41                   |    32|
|1011  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized79                      |    32|
|1012  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized79                    |    32|
|1013  |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_306   |     3|
|1014  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_329                  |     3|
|1015  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_330                |     3|
|1016  |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_307                          |    76|
|1017  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_326                  |    76|
|1018  |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_327                       |    75|
|1019  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_328                      |    75|
|1020  |      in_buffer                                                                         |UnloadBuffer__parameterized77                      |    74|
|1021  |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized77                    |    74|
|1022  |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_308                  |     8|
|1023  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_323            |     1|
|1024  |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_324        |     1|
|1025  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_325            |     6|
|1026  |      out_buffer                                                                        |ReceiveBuffer__parameterized41                     |    13|
|1027  |        \notFRR.bufPipe                                                                 |PipeBase__parameterized41                          |    12|
|1028  |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized41                         |    12|
|1029  |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_309                  |     7|
|1030  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_320            |     4|
|1031  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_321             |     2|
|1032  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_322            |     1|
|1033  |      \sll_i_CP_1341.sll_i_cp_element_group_7.gj_sll_i_cp_element_group_7               |generic_join__parameterized96                      |     5|
|1034  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized215                |     3|
|1035  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized217                |     2|
|1036  |      tagIlock                                                                          |InterlockBuffer__parameterized3_310                |     6|
|1037  |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_318                  |     5|
|1038  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_319                |     5|
|1039  |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_311                  |     7|
|1040  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_315            |     2|
|1041  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_316             |     2|
|1042  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_317             |     3|
|1043  |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_312                  |     5|
|1044  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_313            |     2|
|1045  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_314             |     3|
|1046  |    sra_i_instance                                                                      |sra_i                                              |  1940|
|1047  |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_257  |    18|
|1048  |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_301   |     9|
|1049  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_302                |     9|
|1050  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_303                  |     9|
|1051  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_304                |     9|
|1052  |      \data_path.ApIntAnd_group_1.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized5      |    12|
|1053  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized11                   |    12|
|1054  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized23                      |    11|
|1055  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized23                    |    11|
|1056  |      \data_path.ApIntAnd_group_2.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized19     |     9|
|1057  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized43                   |     9|
|1058  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized83                      |     8|
|1059  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized83                    |     8|
|1060  |      \data_path.ApIntLSHR_group_3.UnsharedOperator                                     |UnsharedOperatorWithBuffering__parameterized21     |    32|
|1061  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized45                   |    32|
|1062  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized85                      |    32|
|1063  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized85                    |    32|
|1064  |      \data_path.ApIntOr_group_5.UnsharedOperator                                       |UnsharedOperatorWithBuffering__parameterized23     |     1|
|1065  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized47                   |     1|
|1066  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized87                      |     1|
|1067  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized87                    |     1|
|1068  |      \data_path.ApIntOr_group_6.ApIntOr_group_6_gI                                     |SplitGuardInterface__parameterized46               |    34|
|1069  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized13           |    34|
|1070  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized13       |    26|
|1071  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized13                |    26|
|1072  |          sampleFsm                                                                     |SgiSampleFsm__parameterized11                      |     2|
|1073  |      \data_path.ApIntOr_group_6.UnsharedOperator                                       |UnsharedOperatorWithBuffering__parameterized25     |    67|
|1074  |        comb_block                                                                      |GenericCombinationalOperator__parameterized25      |    32|
|1075  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized49                   |    35|
|1076  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized89                      |    34|
|1077  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized89                    |    34|
|1078  |      \data_path.ApIntSHL_group_7.ApIntSHL_group_7_gI                                   |SplitGuardInterface__parameterized48               |    34|
|1079  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized15           |    34|
|1080  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized15       |    26|
|1081  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized15                |    26|
|1082  |          sampleFsm                                                                     |SgiSampleFsm__parameterized13                      |     2|
|1083  |      \data_path.ApIntSHL_group_7.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized27     |    37|
|1084  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized51                   |    37|
|1085  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized91                      |    36|
|1086  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized91                    |    36|
|1087  |      \data_path.LoadGroup0.LoadComplete                                                |LoadCompleteShared__parameterized4                 |    74|
|1088  |        odemux                                                                          |OutputDeMuxBaseWithBuffering__parameterized7       |    74|
|1089  |          \bufGen[0].BufBlock.ub                                                        |UnloadBuffer__parameterized3                       |    34|
|1090  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized3                     |    34|
|1091  |          \bufGen[1].BufBlock.ub                                                        |UnloadBuffer__parameterized93                      |    34|
|1092  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized93                    |    34|
|1093  |          \bufGen[2].BufBlock.ub                                                        |UnloadBuffer__parameterized95                      |     3|
|1094  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized95                    |     3|
|1095  |          \bufGen[3].BufBlock.ub                                                        |UnloadBuffer__parameterized97                      |     3|
|1096  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized97                    |     3|
|1097  |      \data_path.LoadGroup0.LoadGroup0_accessRegulator_0                                |access_regulator_base__parameterized4              |     8|
|1098  |        releaseReqPlace                                                                 |place__parameterized3                              |     7|
|1099  |        reqPlace                                                                        |place_with_bypass__parameterized281                |     1|
|1100  |      \data_path.LoadGroup0.LoadGroup0_accessRegulator_1                                |access_regulator_base__parameterized6              |     9|
|1101  |        releaseReqPlace                                                                 |place__parameterized5                              |     8|
|1102  |        reqPlace                                                                        |place_with_bypass__parameterized283                |     1|
|1103  |      \data_path.LoadGroup0.LoadGroup0_accessRegulator_2                                |access_regulator_base__parameterized8              |     9|
|1104  |        releaseReqPlace                                                                 |place__parameterized7                              |     8|
|1105  |        reqPlace                                                                        |place_with_bypass__parameterized285                |     1|
|1106  |      \data_path.LoadGroup0.LoadGroup0_accessRegulator_3                                |access_regulator_base__parameterized10             |     9|
|1107  |        releaseReqPlace                                                                 |place__parameterized9                              |     8|
|1108  |        reqPlace                                                                        |place_with_bypass__parameterized287                |     1|
|1109  |      \data_path.LoadGroup0.LoadGroup0_gI                                               |SplitGuardInterface__parameterized50               |    31|
|1110  |        \BaseGen[1].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized17           |    31|
|1111  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized17       |    21|
|1112  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized17                |    21|
|1113  |          sampleFsm                                                                     |SgiSampleFsm__parameterized15                      |     4|
|1114  |      \data_path.LoadGroup0.LoadReq                                                     |LoadReqSharedWithInputBuffers__parameterized4      |   465|
|1115  |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized15_292                 |   115|
|1116  |          \notFRR.bufPipe                                                               |PipeBase__parameterized15_296                      |   114|
|1117  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized15_297                     |   114|
|1118  |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_298                            |    10|
|1119  |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized3_299     |    65|
|1120  |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized5_300     |     5|
|1121  |        \RxGen[1].rb                                                                    |ReceiveBuffer__parameterized45                     |    79|
|1122  |          \notFRR.bufPipe                                                               |PipeBase__parameterized45                          |    78|
|1123  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized45                         |    78|
|1124  |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_295                            |     9|
|1125  |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized16        |    29|
|1126  |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized18        |     4|
|1127  |        \RxGen[2].rb                                                                    |ReceiveBuffer__parameterized47                     |    99|
|1128  |          \notFRR.bufPipe                                                               |PipeBase__parameterized47                          |    98|
|1129  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized47                         |    98|
|1130  |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_294                            |    11|
|1131  |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized20        |    47|
|1132  |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized22        |     4|
|1133  |        \RxGen[3].rb                                                                    |ReceiveBuffer__parameterized49                     |   149|
|1134  |          \notFRR.bufPipe                                                               |PipeBase__parameterized49                          |   148|
|1135  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized49                         |   148|
|1136  |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_293                            |    10|
|1137  |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized24        |    97|
|1138  |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized26        |     5|
|1139  |        \TstampGen.Tsb.tsc                                                              |CounterBase                                        |    23|
|1140  |      \data_path.StoreGroup0.StoreComplete                                              |StoreCompleteShared__parameterized6                |    10|
|1141  |        odemux                                                                          |OutputDeMuxBaseNoData__parameterized5              |    10|
|1142  |      \data_path.StoreGroup0.StoreGroup0_accessRegulator_0                              |access_regulator_base                              |     9|
|1143  |        releaseReqPlace                                                                 |place                                              |     8|
|1144  |        reqPlace                                                                        |place_with_bypass__parameterized145                |     1|
|1145  |      \data_path.StoreGroup0.StoreGroup0_accessRegulator_1                              |access_regulator_base__parameterized1              |     9|
|1146  |        releaseReqPlace                                                                 |place__parameterized1                              |     8|
|1147  |        reqPlace                                                                        |place_with_bypass__parameterized147                |     1|
|1148  |      \data_path.StoreGroup0.StoreGroup0_accessRegulator_2                              |access_regulator_base__parameterized12             |     9|
|1149  |        releaseReqPlace                                                                 |place__parameterized11                             |     8|
|1150  |        reqPlace                                                                        |place_with_bypass__parameterized289                |     1|
|1151  |      \data_path.StoreGroup0.StoreGroup0_gI                                             |SplitGuardInterface__parameterized52               |    64|
|1152  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized9_288        |    32|
|1153  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized9_289    |    22|
|1154  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized9_291             |    22|
|1155  |          sampleFsm                                                                     |SgiSampleFsm__parameterized1_290                   |     4|
|1156  |        \BaseGen[1].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized7            |    32|
|1157  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized7        |    24|
|1158  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized7                 |    24|
|1159  |          sampleFsm                                                                     |SgiSampleFsm__parameterized7                       |     2|
|1160  |      \data_path.StoreGroup0.StoreReq                                                   |StoreReqSharedWithInputBuffers__parameterized4     |   585|
|1161  |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized51                     |   137|
|1162  |          \notFRR.bufPipe                                                               |PipeBase__parameterized51                          |   136|
|1163  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized51                         |   136|
|1164  |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_285                            |    11|
|1165  |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized7_286     |    85|
|1166  |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized9_287     |     4|
|1167  |        \RxGen[1].rb                                                                    |ReceiveBuffer__parameterized53                     |   174|
|1168  |          \notFRR.bufPipe                                                               |PipeBase__parameterized53                          |   173|
|1169  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized53                         |   173|
|1170  |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_284                            |     9|
|1171  |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized12        |    61|
|1172  |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized14        |     3|
|1173  |        \RxGen[2].rb                                                                    |ReceiveBuffer__parameterized55                     |   251|
|1174  |          \notFRR.bufPipe                                                               |PipeBase__parameterized55                          |   250|
|1175  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized55                         |   250|
|1176  |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_283                            |    13|
|1177  |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized28        |   133|
|1178  |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized30        |     4|
|1179  |        \TstampGen.Tsb.tsc                                                              |CounterBase__parameterized1                        |    23|
|1180  |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_258   |     2|
|1181  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_281                  |     2|
|1182  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_282                |     2|
|1183  |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_259                          |    49|
|1184  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_278                  |    49|
|1185  |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_279                       |    48|
|1186  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_280                      |    48|
|1187  |      in_buffer                                                                         |UnloadBuffer__parameterized81                      |   223|
|1188  |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized81                    |   223|
|1189  |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_260                  |     8|
|1190  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_275            |     4|
|1191  |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_276        |     2|
|1192  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_277            |     2|
|1193  |      out_buffer                                                                        |ReceiveBuffer__parameterized43                     |    13|
|1194  |        \notFRR.bufPipe                                                                 |PipeBase__parameterized43                          |    12|
|1195  |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized43                         |    12|
|1196  |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_261                  |     7|
|1197  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_272            |     3|
|1198  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_273             |     3|
|1199  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_274            |     1|
|1200  |      \sra_i_CP_1389.cp_element_41_delay                                                |control_delay_element__parameterized608            |     1|
|1201  |      \sra_i_CP_1389.cp_element_44_delay                                                |control_delay_element__parameterized614            |     1|
|1202  |      \sra_i_CP_1389.cp_element_45_delay                                                |control_delay_element__parameterized616            |     1|
|1203  |      \sra_i_CP_1389.cp_element_46_delay                                                |control_delay_element__parameterized618            |     1|
|1204  |      \sra_i_CP_1389.cp_element_47_delay                                                |control_delay_element__parameterized620            |     1|
|1205  |      \sra_i_CP_1389.cp_element_48_delay                                                |control_delay_element__parameterized622            |     1|
|1206  |      \sra_i_CP_1389.sra_i_cp_element_group_14.gj_sra_i_cp_element_group_14             |generic_join__parameterized104                     |     6|
|1207  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized231                |     4|
|1208  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized233                |     2|
|1209  |      \sra_i_CP_1389.sra_i_cp_element_group_15.gj_sra_i_cp_element_group_15             |generic_join__parameterized106                     |     5|
|1210  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized235                |     3|
|1211  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized237                |     2|
|1212  |      \sra_i_CP_1389.sra_i_cp_element_group_22.gj_sra_i_cp_element_group_22             |generic_join__parameterized108                     |     7|
|1213  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized239                |     4|
|1214  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized241                |     2|
|1215  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized243                |     1|
|1216  |      \sra_i_CP_1389.sra_i_cp_element_group_23.gj_sra_i_cp_element_group_23             |generic_join__parameterized110                     |     7|
|1217  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized245                |     2|
|1218  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized247                |     4|
|1219  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized249                |     1|
|1220  |      \sra_i_CP_1389.sra_i_cp_element_group_28.gj_sra_i_cp_element_group_28             |generic_join__parameterized112                     |    13|
|1221  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized251                |     1|
|1222  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized253                |     2|
|1223  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized255                |     2|
|1224  |        \placegen[4].placeBlock.pI                                                      |place_with_bypass__parameterized257                |     1|
|1225  |        \placegen[5].placeBlock.pI                                                      |place_with_bypass__parameterized259                |     7|
|1226  |      \sra_i_CP_1389.sra_i_cp_element_group_3.gj_sra_i_cp_element_group_3               |generic_join__parameterized98                      |     5|
|1227  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized219                |     3|
|1228  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized221                |     2|
|1229  |      \sra_i_CP_1389.sra_i_cp_element_group_31.gj_sra_i_cp_element_group_31             |generic_join__parameterized114                     |     7|
|1230  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized261                |     2|
|1231  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized263                |     4|
|1232  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized265                |     1|
|1233  |      \sra_i_CP_1389.sra_i_cp_element_group_34.gj_sra_i_cp_element_group_34             |generic_join__parameterized116                     |     5|
|1234  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized267                |     3|
|1235  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized269                |     2|
|1236  |      \sra_i_CP_1389.sra_i_cp_element_group_49.gj_sra_i_cp_element_group_49             |generic_join__parameterized118                     |    12|
|1237  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized271                |     2|
|1238  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized273                |     7|
|1239  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized275                |     1|
|1240  |        \placegen[4].placeBlock.pI                                                      |place_with_bypass__parameterized277                |     1|
|1241  |        \placegen[5].placeBlock.pI                                                      |place_with_bypass__parameterized279                |     1|
|1242  |      \sra_i_CP_1389.sra_i_cp_element_group_8.gj_sra_i_cp_element_group_8               |generic_join__parameterized100                     |     6|
|1243  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized223                |     4|
|1244  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized225                |     2|
|1245  |      \sra_i_CP_1389.sra_i_cp_element_group_9.gj_sra_i_cp_element_group_9               |generic_join__parameterized102                     |     5|
|1246  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized227                |     3|
|1247  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized229                |     2|
|1248  |      tagIlock                                                                          |InterlockBuffer__parameterized3_262                |     6|
|1249  |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_270                  |     5|
|1250  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_271                |     5|
|1251  |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_263                  |     8|
|1252  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_267            |     2|
|1253  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_268             |     2|
|1254  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_269             |     4|
|1255  |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_264                  |     5|
|1256  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_265            |     3|
|1257  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_266             |     2|
|1258  |    srl_i_instance                                                                      |srl_i                                              |   302|
|1259  |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_227  |    18|
|1260  |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_253   |     9|
|1261  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_254                |     9|
|1262  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_255                  |     9|
|1263  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_256                |     9|
|1264  |      \data_path.ApIntLSHR_group_1.UnsharedOperator                                     |UnsharedOperatorWithBuffering__parameterized29     |   110|
|1265  |        comb_block                                                                      |GenericCombinationalOperator__parameterized29      |    78|
|1266  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized15                   |    32|
|1267  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized29                      |    32|
|1268  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized29                    |    32|
|1269  |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_228   |     3|
|1270  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_251                  |     3|
|1271  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_252                |     3|
|1272  |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_229                          |    45|
|1273  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_248                  |    45|
|1274  |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_249                       |    44|
|1275  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_250                      |    44|
|1276  |      in_buffer                                                                         |UnloadBuffer__parameterized99                      |    75|
|1277  |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized99                    |    75|
|1278  |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_230                  |     8|
|1279  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_245            |     1|
|1280  |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_246        |     1|
|1281  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_247            |     6|
|1282  |      out_buffer                                                                        |ReceiveBuffer__parameterized57                     |    13|
|1283  |        \notFRR.bufPipe                                                                 |PipeBase__parameterized57                          |    12|
|1284  |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized57                         |    12|
|1285  |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_231                  |     7|
|1286  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_242            |     4|
|1287  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_243             |     2|
|1288  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_244            |     1|
|1289  |      \srl_i_CP_1746.srl_i_cp_element_group_7.gj_srl_i_cp_element_group_7               |generic_join__parameterized120                     |     5|
|1290  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized291                |     3|
|1291  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized293                |     2|
|1292  |      tagIlock                                                                          |InterlockBuffer__parameterized3_232                |     6|
|1293  |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_240                  |     5|
|1294  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_241                |     5|
|1295  |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_233                  |     7|
|1296  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_237            |     2|
|1297  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_238             |     2|
|1298  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_239             |     3|
|1299  |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_234                  |     5|
|1300  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_235            |     2|
|1301  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_236             |     3|
|1302  |    store_instance                                                                      |store                                              |   177|
|1303  |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_199  |    18|
|1304  |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_223   |     9|
|1305  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_224                |     9|
|1306  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_225                  |     9|
|1307  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_226                |     9|
|1308  |      \data_path.accessMem_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized5       |     4|
|1309  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_221                  |     4|
|1310  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_222                |     4|
|1311  |      \data_path.accessMem_call_group_0.CallReq                                         |InputMuxWithBuffering__parameterized2              |    53|
|1312  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_218                  |    53|
|1313  |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_219                       |    52|
|1314  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_220                      |    52|
|1315  |      in_buffer                                                                         |UnloadBuffer__parameterized101                     |    51|
|1316  |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized101                   |    51|
|1317  |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_200                  |     8|
|1318  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_215            |     1|
|1319  |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_216        |     1|
|1320  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_217            |     6|
|1321  |      out_buffer                                                                        |ReceiveBuffer__parameterized59                     |    13|
|1322  |        \notFRR.bufPipe                                                                 |PipeBase__parameterized59                          |    12|
|1323  |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized59                         |    12|
|1324  |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_201                  |     7|
|1325  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_212            |     4|
|1326  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_213             |     2|
|1327  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_214            |     1|
|1328  |      \store_CP_1794.store_cp_element_group_5.gj_store_cp_element_group_5               |generic_join__parameterized122                     |     5|
|1329  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized295                |     3|
|1330  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized297                |     2|
|1331  |      tagIlock                                                                          |InterlockBuffer__parameterized3_202                |     6|
|1332  |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_210                  |     5|
|1333  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_211                |     5|
|1334  |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_203                  |     7|
|1335  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_207            |     2|
|1336  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_208             |     2|
|1337  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_209             |     3|
|1338  |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_204                  |     5|
|1339  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_205            |     2|
|1340  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_206             |     3|
|1341  |    sub_instance                                                                        |sub                                                |   303|
|1342  |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_169  |    18|
|1343  |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_195   |     9|
|1344  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_196                |     9|
|1345  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_197                  |     9|
|1346  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_198                |     9|
|1347  |      \data_path.ApIntSub_group_1.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized31     |    40|
|1348  |        comb_block                                                                      |GenericCombinationalOperator__parameterized31      |     8|
|1349  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized53                   |    32|
|1350  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized105                     |    32|
|1351  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized105                   |    32|
|1352  |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_170   |     3|
|1353  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_193                  |     3|
|1354  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_194                |     3|
|1355  |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_171                          |    76|
|1356  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_190                  |    76|
|1357  |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_191                       |    75|
|1358  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_192                      |    75|
|1359  |      in_buffer                                                                         |UnloadBuffer__parameterized103                     |   115|
|1360  |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized103                   |   115|
|1361  |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_172                  |     8|
|1362  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_187            |     1|
|1363  |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_188        |     1|
|1364  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_189            |     6|
|1365  |      out_buffer                                                                        |ReceiveBuffer__parameterized61                     |    13|
|1366  |        \notFRR.bufPipe                                                                 |PipeBase__parameterized61                          |    12|
|1367  |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized61                         |    12|
|1368  |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_173                  |     7|
|1369  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_184            |     4|
|1370  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_185             |     2|
|1371  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_186            |     1|
|1372  |      \sub_CP_1828.sub_cp_element_group_7.gj_sub_cp_element_group_7                     |generic_join__parameterized124                     |     5|
|1373  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized299                |     3|
|1374  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized301                |     2|
|1375  |      tagIlock                                                                          |InterlockBuffer__parameterized3_174                |     6|
|1376  |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_182                  |     5|
|1377  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_183                |     5|
|1378  |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_175                  |     7|
|1379  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_179            |     2|
|1380  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_180             |     2|
|1381  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_181             |     3|
|1382  |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_176                  |     5|
|1383  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_177            |     2|
|1384  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_178             |     3|
|1385  |    try1_auto_run                                                                       |auto_run                                           |     2|
|1386  |    try1_instance                                                                       |try1                                               |   248|
|1387  |      \data_path.ApConcat_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized33     |    38|
|1388  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized23                   |    38|
|1389  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized43                      |    37|
|1390  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized43                    |    37|
|1391  |      \data_path.ApConcat_group_3.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized35     |    14|
|1392  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized59                   |    14|
|1393  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized119                     |    13|
|1394  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized119                   |    13|
|1395  |      \data_path.InportGroup_0.write_mem_read_0                                         |InputPortRevised                                   |    51|
|1396  |        \ProTx[0].ulreg                                                                 |UnloadRegister__parameterized121                   |    15|
|1397  |        \ProTx[1].ulreg                                                                 |UnloadRegister__parameterized121_166               |    10|
|1398  |        \ProTx[2].ulreg                                                                 |UnloadRegister__parameterized121_167               |    11|
|1399  |        \ProTx[3].ulreg                                                                 |UnloadRegister__parameterized121_168               |    15|
|1400  |      \data_path.OutportGroup_0.LEDS_write_0                                            |OutputPortRevised                                  |     1|
|1401  |      \data_path.OutportGroup_1.reg_output_write_1                                      |OutputPortRevised__parameterized1                  |     5|
|1402  |        \BufGen[0].rxB                                                                  |ReceiveBuffer__parameterized83                     |     4|
|1403  |      \data_path.init_mem_call_group_0.CallComplete                                     |OutputDeMuxBaseNoData__parameterized9              |     5|
|1404  |      \data_path.init_mem_call_group_0.CallReq                                          |InputMuxBaseNoData                                 |     6|
|1405  |        \P2L[0].P2LBlk.p2Linst                                                          |Pulse_To_Level_Translate_Entity_165                |     6|
|1406  |      \data_path.init_reg_call_group_1.CallComplete                                     |OutputDeMuxBaseNoData__parameterized9_153          |     5|
|1407  |      \data_path.init_reg_call_group_1.CallReq                                          |InputMuxBaseNoData_154                             |     6|
|1408  |        \P2L[0].P2LBlk.p2Linst                                                          |Pulse_To_Level_Translate_Entity                    |     6|
|1409  |      \data_path.next_pc_924_898_buf_block.next_pc_924_898_buf                          |InterlockBuffer__parameterized57                   |    17|
|1410  |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized117                     |    16|
|1411  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized117                   |    16|
|1412  |      \data_path.phi_stmt_894.phi                                                       |PhiBase__parameterized3                            |    13|
|1413  |      \data_path.try_call_group_2.CallComplete                                          |OutputDeMuxBaseWithBuffering__parameterized11_155  |    10|
|1414  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_163                 |    10|
|1415  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_164               |    10|
|1416  |      \data_path.try_call_group_2.CallReq                                               |InputMuxWithBuffering__parameterized16_156         |    45|
|1417  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized77_160                 |    45|
|1418  |          \notFRR.bufPipe                                                               |PipeBase__parameterized77_161                      |    44|
|1419  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized77_162                     |    44|
|1420  |      in_buffer                                                                         |UnloadBuffer__parameterized115                     |     4|
|1421  |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized115                   |     4|
|1422  |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_157                  |     4|
|1423  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_158            |     2|
|1424  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_159            |     2|
|1425  |      \try1_CP_2356.cp_element_22_delay                                                 |control_delay_element__parameterized1028           |     1|
|1426  |      \try1_CP_2356.cp_element_28_delay                                                 |control_delay_element__parameterized1044           |     2|
|1427  |      \try1_CP_2356.try1_cp_element_group_15.gj_try1_cp_element_group_15                |generic_join__parameterized166                     |    10|
|1428  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized447                |     6|
|1429  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized449                |     1|
|1430  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized451                |     1|
|1431  |        \placegen[4].placeBlock.pI                                                      |place_with_bypass__parameterized453                |     2|
|1432  |      \try1_CP_2356.try1_cp_element_group_27.gj_try1_cp_element_group_27                |generic_join__parameterized168                     |     5|
|1433  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized455                |     4|
|1434  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized457                |     1|
|1435  |      \try1_CP_2356.try1_cp_element_group_31.gj_try1_cp_element_group_31                |generic_join__parameterized170                     |     2|
|1436  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized459                |     1|
|1437  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized461                |     1|
|1438  |      \try1_CP_2356.try1_cp_element_group_5.gj_try1_cp_element_group_5                  |generic_join__parameterized164                     |     4|
|1439  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized443                |     1|
|1440  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized445                |     3|
|1441  |    try_instance                                                                        |try                                                |  2554|
|1442  |      \data_path.LoadGroup0.LoadComplete                                                |LoadCompleteShared__parameterized2                 |    10|
|1443  |        odemux                                                                          |OutputDeMuxBaseWithBuffering__parameterized3       |    10|
|1444  |          \bufGen[0].BufBlock.ub                                                        |UnloadBuffer__parameterized31                      |    10|
|1445  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized31                    |    10|
|1446  |      \data_path.LoadGroup0.LoadReq                                                     |LoadReqSharedWithInputBuffers__parameterized2      |    95|
|1447  |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized15                     |    71|
|1448  |          \notFRR.bufPipe                                                               |PipeBase__parameterized15                          |    70|
|1449  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized15                         |    70|
|1450  |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic_152                            |    11|
|1451  |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized3         |    20|
|1452  |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized5         |     3|
|1453  |        \TstampGen.Tsb.tsc                                                              |CounterBase__parameterized3                        |    24|
|1454  |      \data_path.MUX_883_inst_block.MUX_883_inst                                        |SelectSplitProtocol                                |    14|
|1455  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized55                   |    14|
|1456  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized109                     |    13|
|1457  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized109                   |    13|
|1458  |      \data_path.StoreGroup0.StoreComplete                                              |StoreCompleteShared__parameterized8                |     2|
|1459  |        odemux                                                                          |OutputDeMuxBaseNoData__parameterized7              |     2|
|1460  |      \data_path.StoreGroup0.StoreGroup0_gI                                             |SplitGuardInterface__parameterized56               |    34|
|1461  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized9            |    34|
|1462  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized9        |    24|
|1463  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized9                 |    24|
|1464  |          sampleFsm                                                                     |SgiSampleFsm__parameterized1                       |     4|
|1465  |      \data_path.StoreGroup0.StoreReq                                                   |StoreReqSharedWithInputBuffers__parameterized6     |   120|
|1466  |        \RxGen[0].rb                                                                    |ReceiveBuffer__parameterized17                     |    96|
|1467  |          \notFRR.bufPipe                                                               |PipeBase__parameterized17                          |    95|
|1468  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized17                         |    95|
|1469  |              \qDGt1.NTB.fe_logic                                                       |QueueEmptyFullLogic                                |    12|
|1470  |              \qDGt1.NTB.rdpReg                                                         |SynchResetRegisterUnsigned__parameterized7         |    28|
|1471  |              \qDGt1.NTB.wrpReg                                                         |SynchResetRegisterUnsigned__parameterized9         |     3|
|1472  |        \TstampGen.Tsb.tsc                                                              |CounterBase__parameterized5                        |    24|
|1473  |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized9       |    71|
|1474  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_150                  |    34|
|1475  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_151                |    34|
|1476  |        \bufGen[1].BufBlock.ub                                                          |UnloadBuffer__parameterized111                     |    37|
|1477  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized111                   |    37|
|1478  |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering__parameterized4              |    41|
|1479  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_147                  |    15|
|1480  |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_148                       |    14|
|1481  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_149                      |    14|
|1482  |        \RxGen[1].rxBuf                                                                 |ReceiveBuffer__parameterized65                     |    12|
|1483  |          \notFRR.bufPipe                                                               |PipeBase__parameterized65                          |    11|
|1484  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized65                         |    11|
|1485  |        fairify                                                                         |NobodyLeftBehind__parameterized5                   |    14|
|1486  |      \data_path.accessreg_call_group_0.accessreg_call_group_0_accessRegulator_0        |access_regulator_base__parameterized14             |     9|
|1487  |        releaseReqPlace                                                                 |place__parameterized13                             |     8|
|1488  |        reqPlace                                                                        |place_with_bypass__parameterized439                |     1|
|1489  |      \data_path.accessreg_call_group_0.accessreg_call_group_0_accessRegulator_1        |access_regulator_base__parameterized16             |     9|
|1490  |        releaseReqPlace                                                                 |place__parameterized15                             |     8|
|1491  |        reqPlace                                                                        |place_with_bypass__parameterized441                |     1|
|1492  |      \data_path.add_call_group_9.CallComplete                                          |OutputDeMuxBaseWithBuffering__parameterized11      |    12|
|1493  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_145                 |    12|
|1494  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_146               |    12|
|1495  |      \data_path.add_call_group_9.CallReq                                               |InputMuxWithBuffering__parameterized14             |    85|
|1496  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_142                 |    85|
|1497  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_143                      |    84|
|1498  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_144                     |    84|
|1499  |      \data_path.add_call_group_9.add_call_group_9_gI                                   |SplitGuardInterface__parameterized76               |    31|
|1500  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized35           |    31|
|1501  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized35       |    23|
|1502  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized35                |    23|
|1503  |          sampleFsm                                                                     |SgiSampleFsm__parameterized33                      |     2|
|1504  |      \data_path.and_i_call_group_5.CallComplete                                        |OutputDeMuxBaseWithBuffering__parameterized11_30   |    12|
|1505  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_140                 |    12|
|1506  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_141               |    12|
|1507  |      \data_path.and_i_call_group_5.CallReq                                             |InputMuxWithBuffering__parameterized14_31          |    85|
|1508  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_137                 |    85|
|1509  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_138                      |    84|
|1510  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_139                     |    84|
|1511  |      \data_path.and_i_call_group_5.and_i_call_group_5_gI                               |SplitGuardInterface__parameterized68               |    31|
|1512  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized27           |    31|
|1513  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized27       |    23|
|1514  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized27                |    23|
|1515  |          sampleFsm                                                                     |SgiSampleFsm__parameterized25                      |     2|
|1516  |      \data_path.bn_call_group_15.CallComplete                                          |OutputDeMuxBaseWithBuffering__parameterized11_32   |    12|
|1517  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_135                 |    12|
|1518  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_136               |    12|
|1519  |      \data_path.bn_call_group_15.CallReq                                               |InputMuxWithBuffering__parameterized14_33          |    22|
|1520  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_132                 |    22|
|1521  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_133                      |    21|
|1522  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_134                     |    21|
|1523  |      \data_path.bn_call_group_15.bn_call_group_15_gI                                   |SplitGuardInterface__parameterized88               |    31|
|1524  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized47           |    31|
|1525  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized47       |    23|
|1526  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized47                |    23|
|1527  |          sampleFsm                                                                     |SgiSampleFsm__parameterized45                      |     2|
|1528  |      \data_path.bz_call_group_14.CallComplete                                          |OutputDeMuxBaseWithBuffering__parameterized11_34   |    12|
|1529  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_130                 |    12|
|1530  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_131               |    12|
|1531  |      \data_path.bz_call_group_14.CallReq                                               |InputMuxWithBuffering__parameterized14_35          |    22|
|1532  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_127                 |    22|
|1533  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_128                      |    21|
|1534  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_129                     |    21|
|1535  |      \data_path.bz_call_group_14.bz_call_group_14_gI                                   |SplitGuardInterface__parameterized86               |    31|
|1536  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized45           |    31|
|1537  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized45       |    23|
|1538  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized45                |    23|
|1539  |          sampleFsm                                                                     |SgiSampleFsm__parameterized43                      |     2|
|1540  |      \data_path.call_call_group_16.CallComplete                                        |OutputDeMuxBaseWithBuffering__parameterized11_36   |    12|
|1541  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_125                 |    12|
|1542  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_126               |    12|
|1543  |      \data_path.call_call_group_16.CallReq                                             |InputMuxWithBuffering__parameterized14_37          |    29|
|1544  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_122                 |    29|
|1545  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_123                      |    28|
|1546  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_124                     |    28|
|1547  |      \data_path.call_call_group_16.call_call_group_16_gI                               |SplitGuardInterface__parameterized90               |    31|
|1548  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized49           |    31|
|1549  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized49       |    23|
|1550  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized49                |    23|
|1551  |          sampleFsm                                                                     |SgiSampleFsm__parameterized47                      |     2|
|1552  |      \data_path.cmp_call_group_18.CallComplete                                         |OutputDeMuxBaseWithBuffering__parameterized11_38   |    12|
|1553  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_120                 |    12|
|1554  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_121               |    12|
|1555  |      \data_path.cmp_call_group_18.CallReq                                              |InputMuxWithBuffering__parameterized14_39          |    85|
|1556  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_117                 |    85|
|1557  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_118                      |    84|
|1558  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_119                     |    84|
|1559  |      \data_path.cmp_call_group_18.cmp_call_group_18_gI                                 |SplitGuardInterface__parameterized94               |    31|
|1560  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized53           |    31|
|1561  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized53       |    23|
|1562  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized53                |    23|
|1563  |          sampleFsm                                                                     |SgiSampleFsm__parameterized51                      |     2|
|1564  |      \data_path.halt_call_group_1.CallComplete                                         |OutputDeMuxBaseWithBuffering__parameterized11_40   |    13|
|1565  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_115                 |    13|
|1566  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_116               |    13|
|1567  |      \data_path.halt_call_group_1.CallReq                                              |InputMuxWithBuffering__parameterized6              |    13|
|1568  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized67                     |    13|
|1569  |          \notFRR.bufPipe                                                               |PipeBase__parameterized67                          |    12|
|1570  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized67                         |    12|
|1571  |      \data_path.halt_call_group_1.halt_call_group_1_gI                                 |SplitGuardInterface__parameterized60               |    30|
|1572  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized19           |    30|
|1573  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized19       |    20|
|1574  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized19                |    20|
|1575  |          sampleFsm                                                                     |SgiSampleFsm__parameterized17                      |     4|
|1576  |      \data_path.jmp_call_group_17.CallComplete                                         |OutputDeMuxBaseWithBuffering__parameterized11_41   |    12|
|1577  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_113                 |    12|
|1578  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_114               |    12|
|1579  |      \data_path.jmp_call_group_17.CallReq                                              |InputMuxWithBuffering__parameterized16             |    13|
|1580  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized77                     |    13|
|1581  |          \notFRR.bufPipe                                                               |PipeBase__parameterized77                          |    12|
|1582  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized77                         |    12|
|1583  |      \data_path.jmp_call_group_17.jmp_call_group_17_gI                                 |SplitGuardInterface__parameterized92               |    31|
|1584  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized51           |    31|
|1585  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized51       |    23|
|1586  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized51                |    23|
|1587  |          sampleFsm                                                                     |SgiSampleFsm__parameterized49                      |     2|
|1588  |      \data_path.load_call_group_3.CallComplete                                         |OutputDeMuxBaseWithBuffering__parameterized11_42   |    12|
|1589  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_111                 |    12|
|1590  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_112               |    12|
|1591  |      \data_path.load_call_group_3.CallReq                                              |InputMuxWithBuffering__parameterized10             |    29|
|1592  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized71                     |    29|
|1593  |          \notFRR.bufPipe                                                               |PipeBase__parameterized71                          |    28|
|1594  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized71                         |    28|
|1595  |      \data_path.load_call_group_3.load_call_group_3_gI                                 |SplitGuardInterface__parameterized64               |    30|
|1596  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized23           |    30|
|1597  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized23       |    22|
|1598  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized23                |    22|
|1599  |          sampleFsm                                                                     |SgiSampleFsm__parameterized21                      |     2|
|1600  |      \data_path.or_i_call_group_6.CallComplete                                         |OutputDeMuxBaseWithBuffering__parameterized11_43   |    12|
|1601  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_109                 |    12|
|1602  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_110               |    12|
|1603  |      \data_path.or_i_call_group_6.CallReq                                              |InputMuxWithBuffering__parameterized14_44          |    85|
|1604  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_106                 |    85|
|1605  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_107                      |    84|
|1606  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_108                     |    84|
|1607  |      \data_path.or_i_call_group_6.or_i_call_group_6_gI                                 |SplitGuardInterface__parameterized70               |    31|
|1608  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized29           |    31|
|1609  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized29       |    23|
|1610  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized29                |    23|
|1611  |          sampleFsm                                                                     |SgiSampleFsm__parameterized27                      |     2|
|1612  |      \data_path.sbir_call_group_2.CallComplete                                         |OutputDeMuxBaseWithBuffering__parameterized11_45   |    12|
|1613  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_104                 |    12|
|1614  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_105               |    12|
|1615  |      \data_path.sbir_call_group_2.CallReq                                              |InputMuxWithBuffering__parameterized8              |    29|
|1616  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized69                     |    29|
|1617  |          \notFRR.bufPipe                                                               |PipeBase__parameterized69                          |    28|
|1618  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized69                         |    28|
|1619  |      \data_path.sbir_call_group_2.sbir_call_group_2_gI                                 |SplitGuardInterface__parameterized62               |    31|
|1620  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized21           |    31|
|1621  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized21       |    23|
|1622  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized21                |    23|
|1623  |          sampleFsm                                                                     |SgiSampleFsm__parameterized19                      |     2|
|1624  |      \data_path.sll_i_call_group_11.CallComplete                                       |OutputDeMuxBaseWithBuffering__parameterized11_46   |    12|
|1625  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_102                 |    12|
|1626  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_103               |    12|
|1627  |      \data_path.sll_i_call_group_11.CallReq                                            |InputMuxWithBuffering__parameterized14_47          |    59|
|1628  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_99                  |    59|
|1629  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_100                      |    58|
|1630  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_101                     |    58|
|1631  |      \data_path.sll_i_call_group_11.sll_i_call_group_11_gI                             |SplitGuardInterface__parameterized80               |    31|
|1632  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized39           |    31|
|1633  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized39       |    23|
|1634  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized39                |    23|
|1635  |          sampleFsm                                                                     |SgiSampleFsm__parameterized37                      |     2|
|1636  |      \data_path.sra_i_call_group_13.CallComplete                                       |OutputDeMuxBaseWithBuffering__parameterized11_48   |    12|
|1637  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_97                  |    12|
|1638  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_98                |    12|
|1639  |      \data_path.sra_i_call_group_13.CallReq                                            |InputMuxWithBuffering__parameterized14_49          |    85|
|1640  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_94                  |    85|
|1641  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_95                       |    84|
|1642  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_96                      |    84|
|1643  |      \data_path.sra_i_call_group_13.sra_i_call_group_13_gI                             |SplitGuardInterface__parameterized84               |    31|
|1644  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized43           |    31|
|1645  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized43       |    23|
|1646  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized43                |    23|
|1647  |          sampleFsm                                                                     |SgiSampleFsm__parameterized41                      |     2|
|1648  |      \data_path.srl_i_call_group_12.CallComplete                                       |OutputDeMuxBaseWithBuffering__parameterized11_50   |    12|
|1649  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_92                  |    12|
|1650  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_93                |    12|
|1651  |      \data_path.srl_i_call_group_12.CallReq                                            |InputMuxWithBuffering__parameterized14_51          |    59|
|1652  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_89                  |    59|
|1653  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_90                       |    58|
|1654  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_91                      |    58|
|1655  |      \data_path.srl_i_call_group_12.srl_i_call_group_12_gI                             |SplitGuardInterface__parameterized82               |    31|
|1656  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized41           |    31|
|1657  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized41       |    23|
|1658  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized41                |    23|
|1659  |          sampleFsm                                                                     |SgiSampleFsm__parameterized39                      |     2|
|1660  |      \data_path.store_call_group_4.CallComplete                                        |OutputDeMuxBaseWithBuffering__parameterized11_52   |    12|
|1661  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_87                  |    12|
|1662  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_88                |    12|
|1663  |      \data_path.store_call_group_4.CallReq                                             |InputMuxWithBuffering__parameterized12             |    53|
|1664  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized73                     |    53|
|1665  |          \notFRR.bufPipe                                                               |PipeBase__parameterized73                          |    52|
|1666  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized73                         |    52|
|1667  |      \data_path.store_call_group_4.store_call_group_4_gI                               |SplitGuardInterface__parameterized66               |    31|
|1668  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized25           |    31|
|1669  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized25       |    23|
|1670  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized25                |    23|
|1671  |          sampleFsm                                                                     |SgiSampleFsm__parameterized23                      |     2|
|1672  |      \data_path.sub_call_group_10.CallComplete                                         |OutputDeMuxBaseWithBuffering__parameterized11_53   |    12|
|1673  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_85                  |    12|
|1674  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_86                |    12|
|1675  |      \data_path.sub_call_group_10.CallReq                                              |InputMuxWithBuffering__parameterized14_54          |    85|
|1676  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_82                  |    85|
|1677  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_83                       |    84|
|1678  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_84                      |    84|
|1679  |      \data_path.sub_call_group_10.sub_call_group_10_gI                                 |SplitGuardInterface__parameterized78               |    31|
|1680  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized37           |    31|
|1681  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized37       |    23|
|1682  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized37                |    23|
|1683  |          sampleFsm                                                                     |SgiSampleFsm__parameterized35                      |     2|
|1684  |      \data_path.xnor_i_call_group_7.CallComplete                                       |OutputDeMuxBaseWithBuffering__parameterized11_55   |    12|
|1685  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113_80                  |    12|
|1686  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113_81                |    12|
|1687  |      \data_path.xnor_i_call_group_7.CallReq                                            |InputMuxWithBuffering__parameterized14_56          |    85|
|1688  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75_77                  |    85|
|1689  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75_78                       |    84|
|1690  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75_79                      |    84|
|1691  |      \data_path.xnor_i_call_group_7.xnor_i_call_group_7_gI                             |SplitGuardInterface__parameterized72               |    31|
|1692  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized31           |    31|
|1693  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized31       |    23|
|1694  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized31                |    23|
|1695  |          sampleFsm                                                                     |SgiSampleFsm__parameterized29                      |     2|
|1696  |      \data_path.xor_i_call_group_8.CallComplete                                        |OutputDeMuxBaseWithBuffering__parameterized11_57   |    12|
|1697  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized113                     |    12|
|1698  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized113                   |    12|
|1699  |      \data_path.xor_i_call_group_8.CallReq                                             |InputMuxWithBuffering__parameterized14_58          |    85|
|1700  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized75                     |    85|
|1701  |          \notFRR.bufPipe                                                               |PipeBase__parameterized75                          |    84|
|1702  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized75                         |    84|
|1703  |      \data_path.xor_i_call_group_8.xor_i_call_group_8_gI                               |SplitGuardInterface__parameterized74               |    31|
|1704  |        \BaseGen[0].gCase.SampleAndUpdate.sgi                                           |SplitGuardInterfaceBase__parameterized33           |    31|
|1705  |          qI                                                                            |ShiftRegisterSingleBitQueue__parameterized33       |    23|
|1706  |            \stageGen[0].qinst                                                          |SingleBitQueueBase__parameterized33                |    23|
|1707  |          sampleFsm                                                                     |SgiSampleFsm__parameterized31                      |     2|
|1708  |      in_buffer                                                                         |UnloadBuffer__parameterized107                     |   140|
|1709  |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized107                   |   140|
|1710  |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_59                   |     8|
|1711  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_74             |     1|
|1712  |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_75         |     1|
|1713  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_76             |     6|
|1714  |      out_buffer                                                                        |ReceiveBuffer__parameterized63                     |    13|
|1715  |        \notFRR.bufPipe                                                                 |PipeBase__parameterized63                          |    12|
|1716  |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized63                         |    12|
|1717  |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_60                   |     7|
|1718  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_71             |     3|
|1719  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_72              |     3|
|1720  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_73             |     1|
|1721  |      tagIlock                                                                          |InterlockBuffer__parameterized3_61                 |     6|
|1722  |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_69                   |     5|
|1723  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_70                 |     5|
|1724  |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_62                   |     7|
|1725  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_66             |     2|
|1726  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_67              |     2|
|1727  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_68              |     3|
|1728  |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_63                   |     5|
|1729  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_64             |     2|
|1730  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_65              |     3|
|1731  |      \try_CP_1972.cp_element_65_delay                                                  |control_delay_element__parameterized942            |     1|
|1732  |      \try_CP_1972.cp_element_66_delay                                                  |control_delay_element__parameterized944            |     1|
|1733  |      \try_CP_1972.cp_element_67_delay                                                  |control_delay_element__parameterized946            |     1|
|1734  |      \try_CP_1972.cp_element_68_delay                                                  |control_delay_element__parameterized948            |     1|
|1735  |      \try_CP_1972.cp_element_69_delay                                                  |control_delay_element__parameterized952            |     1|
|1736  |      \try_CP_1972.cp_element_70_delay                                                  |control_delay_element__parameterized956            |     1|
|1737  |      \try_CP_1972.cp_element_71_delay                                                  |control_delay_element__parameterized958            |     1|
|1738  |      \try_CP_1972.cp_element_73_delay                                                  |control_delay_element__parameterized962            |     1|
|1739  |      \try_CP_1972.cp_element_74_delay                                                  |control_delay_element__parameterized964            |     1|
|1740  |      \try_CP_1972.cp_element_75_delay                                                  |control_delay_element__parameterized966            |     1|
|1741  |      \try_CP_1972.cp_element_76_delay                                                  |control_delay_element__parameterized968            |     1|
|1742  |      \try_CP_1972.cp_element_77_delay                                                  |control_delay_element__parameterized970            |     1|
|1743  |      \try_CP_1972.cp_element_78_delay                                                  |control_delay_element__parameterized972            |     1|
|1744  |      \try_CP_1972.cp_element_79_delay                                                  |control_delay_element__parameterized974            |     1|
|1745  |      \try_CP_1972.cp_element_80_delay                                                  |control_delay_element__parameterized976            |     1|
|1746  |      \try_CP_1972.cp_element_81_delay                                                  |control_delay_element__parameterized978            |     1|
|1747  |      \try_CP_1972.cp_element_82_delay                                                  |control_delay_element__parameterized980            |     1|
|1748  |      \try_CP_1972.try_cp_element_group_12.gj_try_cp_element_group_12                   |generic_join__parameterized128                     |     7|
|1749  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized307                |     5|
|1750  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized309                |     2|
|1751  |      \try_CP_1972.try_cp_element_group_15.gj_try_cp_element_group_15                   |generic_join__parameterized130                     |     7|
|1752  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized311                |     4|
|1753  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized313                |     1|
|1754  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized315                |     1|
|1755  |      \try_CP_1972.try_cp_element_group_18.gj_try_cp_element_group_18                   |generic_join__parameterized132                     |     7|
|1756  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized317                |     4|
|1757  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized319                |     1|
|1758  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized321                |     1|
|1759  |      \try_CP_1972.try_cp_element_group_21.gj_try_cp_element_group_21                   |generic_join__parameterized134                     |     7|
|1760  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized323                |     4|
|1761  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized325                |     1|
|1762  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized327                |     1|
|1763  |      \try_CP_1972.try_cp_element_group_24.gj_try_cp_element_group_24                   |generic_join__parameterized136                     |     7|
|1764  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized329                |     4|
|1765  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized331                |     1|
|1766  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized333                |     1|
|1767  |      \try_CP_1972.try_cp_element_group_27.gj_try_cp_element_group_27                   |generic_join__parameterized138                     |     7|
|1768  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized335                |     4|
|1769  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized337                |     1|
|1770  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized339                |     1|
|1771  |      \try_CP_1972.try_cp_element_group_30.gj_try_cp_element_group_30                   |generic_join__parameterized140                     |     7|
|1772  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized341                |     4|
|1773  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized343                |     1|
|1774  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized345                |     1|
|1775  |      \try_CP_1972.try_cp_element_group_33.gj_try_cp_element_group_33                   |generic_join__parameterized142                     |     7|
|1776  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized347                |     4|
|1777  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized349                |     1|
|1778  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized351                |     1|
|1779  |      \try_CP_1972.try_cp_element_group_36.gj_try_cp_element_group_36                   |generic_join__parameterized144                     |     7|
|1780  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized353                |     4|
|1781  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized355                |     1|
|1782  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized357                |     1|
|1783  |      \try_CP_1972.try_cp_element_group_39.gj_try_cp_element_group_39                   |generic_join__parameterized146                     |     7|
|1784  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized359                |     4|
|1785  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized361                |     1|
|1786  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized363                |     1|
|1787  |      \try_CP_1972.try_cp_element_group_42.gj_try_cp_element_group_42                   |generic_join__parameterized148                     |     7|
|1788  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized365                |     4|
|1789  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized367                |     1|
|1790  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized369                |     1|
|1791  |      \try_CP_1972.try_cp_element_group_45.gj_try_cp_element_group_45                   |generic_join__parameterized150                     |     7|
|1792  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized371                |     4|
|1793  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized373                |     1|
|1794  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized375                |     1|
|1795  |      \try_CP_1972.try_cp_element_group_48.gj_try_cp_element_group_48                   |generic_join__parameterized152                     |     7|
|1796  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized377                |     4|
|1797  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized379                |     1|
|1798  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized381                |     1|
|1799  |      \try_CP_1972.try_cp_element_group_51.gj_try_cp_element_group_51                   |generic_join__parameterized154                     |     7|
|1800  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized383                |     4|
|1801  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized385                |     1|
|1802  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized387                |     1|
|1803  |      \try_CP_1972.try_cp_element_group_56.gj_try_cp_element_group_56                   |generic_join__parameterized156                     |     7|
|1804  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized389                |     4|
|1805  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized391                |     1|
|1806  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized393                |     1|
|1807  |      \try_CP_1972.try_cp_element_group_59.gj_try_cp_element_group_59                   |generic_join__parameterized158                     |    45|
|1808  |        \placegen[10].placeBlock.pI                                                     |place_with_bypass__parameterized413                |    20|
|1809  |        \placegen[11].placeBlock.pI                                                     |place_with_bypass__parameterized415                |     3|
|1810  |        \placegen[12].placeBlock.pI                                                     |place_with_bypass__parameterized417                |     1|
|1811  |        \placegen[13].placeBlock.pI                                                     |place_with_bypass__parameterized419                |     1|
|1812  |        \placegen[14].placeBlock.pI                                                     |place_with_bypass__parameterized421                |     1|
|1813  |        \placegen[15].placeBlock.pI                                                     |place_with_bypass__parameterized423                |     2|
|1814  |        \placegen[16].placeBlock.pI                                                     |place_with_bypass__parameterized425                |     1|
|1815  |        \placegen[17].placeBlock.pI                                                     |place_with_bypass__parameterized427                |     2|
|1816  |        \placegen[18].placeBlock.pI                                                     |place_with_bypass__parameterized429                |     1|
|1817  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized395                |     1|
|1818  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized397                |     3|
|1819  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized399                |     1|
|1820  |        \placegen[4].placeBlock.pI                                                      |place_with_bypass__parameterized401                |     1|
|1821  |        \placegen[5].placeBlock.pI                                                      |place_with_bypass__parameterized403                |     1|
|1822  |        \placegen[6].placeBlock.pI                                                      |place_with_bypass__parameterized405                |     2|
|1823  |        \placegen[7].placeBlock.pI                                                      |place_with_bypass__parameterized407                |     1|
|1824  |        \placegen[8].placeBlock.pI                                                      |place_with_bypass__parameterized409                |     2|
|1825  |        \placegen[9].placeBlock.pI                                                      |place_with_bypass__parameterized411                |     1|
|1826  |      \try_CP_1972.try_cp_element_group_60.gj_try_cp_element_group_60                   |generic_join__parameterized160                     |     5|
|1827  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized431                |     3|
|1828  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized433                |     2|
|1829  |      \try_CP_1972.try_cp_element_group_7.gj_try_cp_element_group_7                     |generic_join__parameterized126                     |     5|
|1830  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized303                |     2|
|1831  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized305                |     3|
|1832  |      \try_CP_1972.try_cp_element_group_83.gj_try_cp_element_group_83                   |generic_join__parameterized162                     |     5|
|1833  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized435                |     2|
|1834  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized437                |     3|
|1835  |    write_mem_Pipe                                                                      |PipeBase__parameterized91                          |  1090|
|1836  |      \DeepFifo.notShiftReg.queue                                                       |SynchFifoWithDPRAM__parameterized1                 |  1090|
|1837  |        dpramInst                                                                       |base_bank_dual_port__parameterized1                |  1025|
|1838  |          \ifXst.xstbb                                                                  |base_bank_dual_port_for_xst__parameterized1        |  1025|
|1839  |    xnor_i_instance                                                                     |xnor_i                                             |   267|
|1840  |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3_0    |    18|
|1841  |        comb_block                                                                      |GenericCombinationalOperator__parameterized3_26    |     9|
|1842  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9_27                 |     9|
|1843  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21_28                   |     9|
|1844  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21_29                 |     9|
|1845  |      \data_path.ApIntXnor_group_1.UnsharedOperator                                     |UnsharedOperatorWithBuffering__parameterized37     |    64|
|1846  |        comb_block                                                                      |GenericCombinationalOperator__parameterized37      |    32|
|1847  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized61                   |    32|
|1848  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized123                     |    32|
|1849  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized125                   |    32|
|1850  |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1_1     |     3|
|1851  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17_24                   |     3|
|1852  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17_25                 |     3|
|1853  |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering_2                            |    48|
|1854  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9_21                   |    48|
|1855  |          \notFRR.bufPipe                                                               |PipeBase__parameterized9_22                        |    47|
|1856  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9_23                       |    47|
|1857  |      in_buffer                                                                         |UnloadBuffer__parameterized121                     |    83|
|1858  |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized123                   |    83|
|1859  |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46_3                    |     8|
|1860  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103_18             |     1|
|1861  |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130_19         |     1|
|1862  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105_20             |     6|
|1863  |      out_buffer                                                                        |ReceiveBuffer__parameterized85                     |    13|
|1864  |        \notFRR.bufPipe                                                                 |PipeBase__parameterized85                          |    12|
|1865  |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized85                         |    12|
|1866  |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48_4                    |     7|
|1867  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107_15             |     4|
|1868  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11_16              |     2|
|1869  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109_17             |     1|
|1870  |      tagIlock                                                                          |InterlockBuffer__parameterized3_5                  |     6|
|1871  |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11_13                   |     5|
|1872  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11_14                 |     5|
|1873  |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52_6                    |     7|
|1874  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113_10             |     2|
|1875  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23_11              |     2|
|1876  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25_12              |     3|
|1877  |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50_7                    |     5|
|1878  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111_8              |     2|
|1879  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19_9               |     3|
|1880  |      \xnor_i_CP_1876.xnor_i_cp_element_group_7.gj_xnor_i_cp_element_group_7            |generic_join__parameterized172                     |     5|
|1881  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized463                |     3|
|1882  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized465                |     2|
|1883  |    xor_i_instance                                                                      |xor_i                                              |   274|
|1884  |      \data_path.ApIntAdd_group_0.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized3      |    18|
|1885  |        comb_block                                                                      |GenericCombinationalOperator__parameterized3       |     9|
|1886  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized9                    |     9|
|1887  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized21                      |     9|
|1888  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized21                    |     9|
|1889  |      \data_path.ApIntXor_group_1.UnsharedOperator                                      |UnsharedOperatorWithBuffering__parameterized39     |    64|
|1890  |        comb_block                                                                      |GenericCombinationalOperator__parameterized39      |    32|
|1891  |        \noFlowThrough.ilb                                                              |InterlockBuffer__parameterized63                   |    32|
|1892  |          \NoFlowThrough.interlockBuf.buf                                               |UnloadBuffer__parameterized127                     |    32|
|1893  |            \ShallowCase.ulReg                                                          |UnloadRegister__parameterized129                   |    32|
|1894  |      \data_path.accessreg_call_group_0.CallComplete                                    |OutputDeMuxBaseWithBuffering__parameterized1       |     3|
|1895  |        \bufGen[0].BufBlock.ub                                                          |UnloadBuffer__parameterized17                      |     3|
|1896  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized17                    |     3|
|1897  |      \data_path.accessreg_call_group_0.CallReq                                         |InputMuxWithBuffering                              |    54|
|1898  |        \RxGen[0].rxBuf                                                                 |ReceiveBuffer__parameterized9                      |    54|
|1899  |          \notFRR.bufPipe                                                               |PipeBase__parameterized9                           |    53|
|1900  |            \Shallow.notSaveSlot.queue                                                  |QueueBase__parameterized9                          |    53|
|1901  |      in_buffer                                                                         |UnloadBuffer__parameterized125                     |    84|
|1902  |        \ShallowCase.ulReg                                                              |UnloadRegister__parameterized127                   |    84|
|1903  |      \in_buffer_unload_req_symbol_join.gj_in_buffer_unload_req_symbol_join             |generic_join__parameterized46                      |     8|
|1904  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized103                |     1|
|1905  |        \placegen[2].placeBlock.dly                                                     |control_delay_element__parameterized130            |     1|
|1906  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized105                |     6|
|1907  |      out_buffer                                                                        |ReceiveBuffer__parameterized87                     |    13|
|1908  |        \notFRR.bufPipe                                                                 |PipeBase__parameterized87                          |    12|
|1909  |          \Shallow.notSaveSlot.queue                                                    |QueueBase__parameterized87                         |    12|
|1910  |      \out_buffer_write_req_symbol_join.gj_out_buffer_write_req_symbol_join             |generic_join__parameterized48                      |     7|
|1911  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized107                |     4|
|1912  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized11                 |     2|
|1913  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized109                |     1|
|1914  |      tagIlock                                                                          |InterlockBuffer__parameterized3                    |     6|
|1915  |        \NoFlowThrough.interlockBuf.buf                                                 |UnloadBuffer__parameterized11                      |     5|
|1916  |          \ShallowCase.ulReg                                                            |UnloadRegister__parameterized11                    |     5|
|1917  |      \tag_ilock_read_req_symbol_join.gj_tag_ilock_read_req_symbol_join                 |generic_join__parameterized52                      |     7|
|1918  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized113                |     2|
|1919  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized23                 |     2|
|1920  |        \placegen[3].placeBlock.pI                                                      |place_with_bypass__parameterized25                 |     3|
|1921  |      \tag_ilock_write_req_symbol_join.gj_tag_ilock_write_req_symbol_join               |generic_join__parameterized50                      |     5|
|1922  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized111                |     2|
|1923  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized19                 |     3|
|1924  |      \xor_i_CP_1924.xor_i_cp_element_group_7.gj_xor_i_cp_element_group_7               |generic_join__parameterized174                     |     5|
|1925  |        \placegen[1].placeBlock.pI                                                      |place_with_bypass__parameterized467                |     3|
|1926  |        \placegen[2].placeBlock.pI                                                      |place_with_bypass__parameterized469                |     2|
|1927  |  uartInst                                                                              |uartTop                                            |   151|
|1928  |    baseInst                                                                            |uartTopBase                                        |   131|
|1929  |      bg                                                                                |baudGen                                            |    45|
|1930  |      ur                                                                                |uartRx                                             |    43|
|1931  |      ut                                                                                |uartTx                                             |    43|
|1932  |    bridgeInst                                                                          |uartBridge                                         |    20|
+------+----------------------------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:43 ; elapsed = 00:09:58 . Memory (MB): peak = 2373.848 ; gain = 843.590 ; free physical = 230 ; free virtual = 1638
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:37 ; elapsed = 00:10:50 . Memory (MB): peak = 2377.758 ; gain = 710.766 ; free physical = 1990 ; free virtual = 3803
Synthesis Optimization Complete : Time (s): cpu = 00:04:45 ; elapsed = 00:10:57 . Memory (MB): peak = 2377.758 ; gain = 847.500 ; free physical = 1985 ; free virtual = 3804
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2381.852 ; gain = 0.000 ; free physical = 1861 ; free virtual = 3737
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LD => LDCE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
3702 Infos, 275 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:53 ; elapsed = 00:11:31 . Memory (MB): peak = 2381.852 ; gain = 987.949 ; free physical = 1937 ; free virtual = 3845
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2381.852 ; gain = 0.000 ; free physical = 1936 ; free virtual = 3845
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dimple/Downloads/Fourth_Year_First_Semester/EE789/project_5/project_5.runs/synth_1/basys3_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2405.863 ; gain = 24.012 ; free physical = 1925 ; free virtual = 3847
INFO: [runtcl-4] Executing : report_utilization -file basys3_top_utilization_synth.rpt -pb basys3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 12:50:29 2019...
