Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jan  2 16:44:33 2017

drc -z mojo_top_0_routed.ncd mojo_top_0.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp clock_10MHz/dcm_sp_inst,
   consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
