Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: lui $1,4369
Expected:	Register Write to Reg: 0x01 Val: 0x11110000
Got     :	Register Write to Reg: 0x01 Val: 0x00000111
Incorrect write

Cycle: 1
MARS instruction number: 2	Instruction: ori $1,$1,4369
Expected:	Register Write to Reg: 0x01 Val: 0x11111111
Got     :	Register Write to Reg: 0x01 Val: 0x00001111
Incorrect write

Cycle: 2
MARS instruction number: 3	Instruction: add $12,$12,$1
Expected:	Register Write to Reg: 0x0C Val: 0x11111111
Got     :	Register Write to Reg: 0x0C Val: 0x00001111
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


