vhdl work "F:\GitHub\FPGA\driver1\maincodev6\pwm.vhd"
vhdl work "F:\GitHub\FPGA\driver1\maincodev6\ipcore_dir\mul.vhd"
vhdl work "F:\GitHub\FPGA\driver1\maincodev6\driver.vhd"
