# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.ip_user_files/ipstatic/atlagszamitas_v1_0/hdl/vhdl/atlagszamitas.vhd"
vhdl xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/ip/design_1_atlagszamitas_0_0/sim/design_1_atlagszamitas_0_0.vhd"
vhdl xil_defaultlib  "../../../project_1.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/new/szim.vhd"

# Do not sort compile order
nosort
