#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
# Start of session at: Wed Oct 07 17:11:34 2015
# Process ID: 7580
# Log file: D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/pa.fromNetlist.tcl
# create_project -name GD_N_C_RP -dir "D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/planAhead_run_1" -part xc6slx16ftg256-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/GD_N_C_RP.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q} {ipcore_dir} }
# add_files [list {ipcore_dir/core_gamma_table.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/core_wb_ram.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/FIFO_GTX.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/frame_buff_mem.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/gamma_tab2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/gamma_table.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/RGB_GAMMA_TABLE.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/WB_RAMD.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "GD_N_GIGABIT_8P_C.ucf" [current_fileset -constrset]
Adding file 'D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/GD_N_GIGABIT_8P_C.ucf' to fileset 'constrs_1'
# add_files [list {GD_N_GIGABIT_8P_C.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16ftg256-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design GD_N_C_RP.ngc ...
WARNING:NetListWriters:298 - No output is written to GD_N_C_RP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus MAIN_CONTROLi/CONFIG2<25 : 0> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   G_DRIVEi/g_drive_controller_shif_register_i/config_data<41 : 2> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus MAIN_CONTROLi/digimax<6 : 0> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   MAIN_CONTROLi/digimax[6]_GND_57_o_mux_39_OUT<6 : 0> on block GD_N_C_RP is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ETH_DRIVEi/ETH_RXi/Madd_DATA_IN[7]_GND_16_o_add_89_OUT_cy<4 : 2> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ETH_DRIVEi/ETH_RXi/POS_X[3]_GND_16_o_wide_mux_464_OUT<10 : 4> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ETH_DRIVEi/XLXI_44/REG<15 : 6> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   ETH_DRIVEi/ETH_TX2i/state[4]_DATA_BUFF[7]_wide_mux_37_OUT<7 : 0> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ETH_DRIVEi/ETH_TX2i/DATA_BUFF<7 : 0> on
   block GD_N_C_RP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   ETH_DRIVEi/ETH_TX1i/state[4]_DATA_BUFF[7]_wide_mux_37_OUT<7 : 0> on block
   GD_N_C_RP is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ETH_DRIVEi/ETH_TX1i/DATA_BUFF<7 : 0> on
   block GD_N_C_RP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus G_DRIVEi/ee_prom_control_i/next_state<3
   : 0> on block GD_N_C_RP is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file GD_N_C_RP.edif ...
ngc2edif: Total memory usage is 89644 kilobytes

Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/GD_N_C_RP_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/GD_N_C_RP_ngc_zx.edif]
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design core_wb_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to core_wb_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file core_wb_ram.edif ...
ngc2edif: Total memory usage is 78380 kilobytes

Reading core file 'D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_wb_ram.ngc' for (cell view 'core_wb_ram', library 'GD_N_C_RP_lib', file 'GD_N_C_RP.ngc')
Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/core_wb_ram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/core_wb_ram_ngc_zx.edif]
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design core_gamma_table.ngc ...
WARNING:NetListWriters:298 - No output is written to core_gamma_table.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file core_gamma_table.edif ...
ngc2edif: Total memory usage is 78572 kilobytes

Reading core file 'D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ngc' for (cell view 'core_gamma_table', library 'GD_N_C_RP_lib', file 'GD_N_C_RP.ngc')
Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/core_gamma_table_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/core_gamma_table_ngc_zx.edif]
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FIFO_GTX.ngc ...
WARNING:NetListWriters:298 - No output is written to FIFO_GTX.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FIFO_GTX.edif ...
ngc2edif: Total memory usage is 78828 kilobytes

Reading core file 'D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/FIFO_GTX.ngc' for (cell view 'FIFO_GTX', library 'GD_N_C_RP_lib', file 'GD_N_C_RP.ngc')
Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/FIFO_GTX_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/FIFO_GTX_ngc_zx.edif]
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design frame_buff_mem.ngc ...
WARNING:NetListWriters:298 - No output is written to frame_buff_mem.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file frame_buff_mem.edif ...
ngc2edif: Total memory usage is 79660 kilobytes

Reading core file 'D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/frame_buff_mem.ngc' for (cell view 'frame_buff_mem', library 'GD_N_C_RP_lib', file 'GD_N_C_RP.ngc')
Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/frame_buff_mem_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/GD_N_C_RP.data/cache/frame_buff_mem_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'GD_N_C_RP' is not ideal for floorplanning, since the cellview 'GD_N_C_RP' defined in file 'GD_N_C_RP.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ftg256/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_gamma_table.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_wb_ram.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/core_wb_ram.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/FIFO_GTX.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/FIFO_GTX.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/FIFO_GTX.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/FIFO_GTX.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/frame_buff_mem.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/frame_buff_mem.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/frame_buff_mem.ncf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/ipcore_dir/frame_buff_mem.ncf]
Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/GD_N_GIGABIT_8P_C.ucf]
Finished Parsing UCF File [D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q/GD_N_GIGABIT_8P_C.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 3 instances

Phase 0 | Netlist Checksum: 56151cf1
link_design: Time (s): elapsed = 00:00:30 . Memory (MB): peak = 623.438 ; gain = 196.031
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/FPGA_Project/G_Drive_Ch/GD_N_C_RP_V1q\planAhead_pid7580.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Oct 07 18:04:56 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
