===================================================
Changing directory to: /nethome/jchen706/coding/code2/amdcuda/benchmarks/rodinia/hybridsort/hip
Working directory: /nethome/jchen706/coding/code2/amdcuda/benchmarks/rodinia/hybridsort/hip
===================================================

===================================================
Running command: /nethome/jchen706/prefix/opt/llvm/bin/clang++ mergesort_kernel.cu -c -O0 --cuda-path=/nethome/jchen706/cuda-11.5 --cuda-gpu-arch=sm_35 -L/nethome/jchen706/cuda-11.5/lib64 -lcudart_static -ldl -lrt -pthread -save-temps -fPIC
Working directory: /nethome/jchen706/coding/code2/amdcuda/benchmarks/rodinia/hybridsort/hip


Program exited with code: 0
===================================================

===================================================
Gathering bitcode libraries
* Built-in Bitcode hip.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/hip.bc
* Built-in Bitcode ocml.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/ocml.bc
* Built-in Bitcode ockl.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/ockl.bc
* Built-in Bitcode oclc_daz_opt_off.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_daz_opt_off.bc
* Built-in Bitcode oclc_unsafe_math_off.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_unsafe_math_off.bc
* Built-in Bitcode oclc_finite_only_off.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_finite_only_off.bc
* Built-in Bitcode oclc_correctly_rounded_sqrt_on.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_correctly_rounded_sqrt_on.bc
* Built-in Bitcode oclc_wavefrontsize64_on.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_wavefrontsize64_on.bc
* Built-in Bitcode oclc_isa_version_90a.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_isa_version_90a.bc
* Built-in Bitcode oclc_abi_version_400.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_abi_version_400.bc
* Linked Bitcode cudaamd-gridblock-size.ll at /nethome/jchen706/coding/code2/amdcuda/bitcode/cudaamd-gridblock-size.ll
* Linked Bitcode cudaamd-math.ll at /nethome/jchen706/coding/code2/amdcuda/bitcode/cudaamd-math.ll
* Linked Bitcode cuda2gcn.ll at /nethome/jchen706/coding/code2/amdcuda/bitcode/cuda2gcn.ll
* Linked Bitcode atomic.ll at /nethome/jchen706/coding/code2/amdcuda/bitcode/atomic.ll
* Linked Bitcode textureInt2DReadMode.ll at /nethome/jchen706/coding/code2/amdcuda/bitcode/textureInt2DReadMode.ll
* Linked Bitcode textureFloat1DReadMode.ll at /nethome/jchen706/coding/code2/amdcuda/bitcode/textureFloat1DReadMode.ll
* Linked Bitcode textureFloat4_1DReadMode.ll at /nethome/jchen706/coding/code2/amdcuda/bitcode/textureFloat4_1DReadMode.ll
* Linked Bitcode cupbop-amd-bitcode.bc at /nethome/jchen706/coding/code2/amdcuda/build/cupbop-amd-bitcode.bc
* Linked Bitcode opencl.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/opencl.bc
* Linked Bitcode ockl.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/ockl.bc
* Linked Bitcode ocml.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/ocml.bc
* Linked Bitcode oclc_abi_version_400.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_abi_version_400.bc
* Linked Bitcode oclc_finite_only_off.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_finite_only_off.bc
* Linked Bitcode oclc_unsafe_math_on.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_unsafe_math_on.bc
* Linked Bitcode oclc_daz_opt_on.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_daz_opt_on.bc
* Linked Bitcode oclc_correctly_rounded_sqrt_on.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_correctly_rounded_sqrt_on.bc
* Linked Bitcode oclc_isa_version_90a.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_isa_version_90a.bc
* Linked Bitcode oclc_wavefrontsize64_on.bc at /nethome/jchen706/prefix/opt/amdgcn/bitcode/oclc_wavefrontsize64_on.bc
===================================================

===================================================
Locating compiled IRs
Found host IR at /nethome/jchen706/coding/code2/amdcuda/benchmarks/rodinia/hybridsort/hip/mergesort_kernel-host-x86_64-unknown-linux-gnu.bc
[*] Found device IR at /nethome/jchen706/coding/code2/amdcuda/benchmarks/rodinia/hybridsort/hip/mergesort_kernel-cuda-nvptx64-nvidia-cuda-sm_35.bc
===================================================

===================================================
Running command: /nethome/jchen706/coding/code2/amdcuda/build/compilation/kernelTranslator /nethome/jchen706/coding/code2/amdcuda/benchmarks/rodinia/hybridsort/hip/mergesort_kernel-cuda-nvptx64-nvidia-cuda-sm_35.bc
Working directory: /nethome/jchen706/coding/code2/amdcuda/benchmarks/rodinia/hybridsort/hip

Called replace_intrinsics on _Z8sortElem6float4
Running vprintf pass on function _Z8sortElem6float4
math fn pass
Called replace_intrinsics on _Z9getLowest6float4S_
Running vprintf pass on function _Z9getLowest6float4S_
Called function: llvm.memcpy.p0.p0.i64
math fn pass
Called replace_intrinsics on _Z10getHighest6float4S_
Running vprintf pass on function _Z10getHighest6float4S_
Called function: llvm.memcpy.p0.p0.i64
math fn pass
Identified a new cuda kernel _Z14mergeSortFirstP6float4i
Called replace_intrinsics on _Z14mergeSortFirstP6float4i
Running vprintf pass on function _Z14mergeSortFirstP6float4i
Called function: _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv
Called function: _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv
Called function: _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv
Called function: llvm.nvvm.texsurf.handle.internal.p1
Called function: _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv
Called function: _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv
Called function: _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi
Called function: llvm.memcpy.p0.p0.i64
Called function: _Z8sortElem6float4
Called function: _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv
Called function: _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv
Called function: llvm.memcpy.p0.p0.i64
math fn pass
Called replace_intrinsics on _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv
Found new intrinsics to replace...
Running vprintf pass on function _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv
Called function: llvm.amdgcn.workgroup.id.x
math fn pass
Called replace_intrinsics on _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv
Found new intrinsics to replace...
Running vprintf pass on function _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv
Called function: cudaamd.nvvm.read.ptx.sreg.ntid.x
math fn pass
Called replace_intrinsics on _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv
Found new intrinsics to replace...
Running vprintf pass on function _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv
Called function: llvm.amdgcn.workitem.id.x
math fn pass
Called replace_intrinsics on _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi
Running vprintf pass on function _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi
Called function: _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_
math fn pass
Identified a new cuda kernel _Z13mergeSortPassP6float4ii
Called replace_intrinsics on _Z13mergeSortPassP6float4ii
Running vprintf pass on function _Z13mergeSortPassP6float4ii
Called function: _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv
Called function: _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv
Called function: _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv
Called function: llvm.nvvm.texsurf.handle.internal.p1
Called function: _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.nvvm.texsurf.handle.internal.p1
Called function: _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.nvvm.texsurf.handle.internal.p1
Called function: _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.nvvm.texsurf.handle.internal.p1
Called function: _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi
Called function: llvm.nvvm.texsurf.handle.internal.p1
Called function: _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.memcpy.p0.p0.i64
Called function: _Z9getLowest6float4S_
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.memcpy.p0.p0.i64
Called function: _Z10getHighest6float4S_
Called function: llvm.memcpy.p0.p0.i64
Called function: _Z8sortElem6float4
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.memcpy.p0.p0.i64
Called function: _Z8sortElem6float4
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.memcpy.p0.p0.i64
Called function: llvm.memcpy.p0.p0.i64
math fn pass
Identified a new cuda kernel _Z9mergepackPfS_
Called replace_intrinsics on _Z9mergepackPfS_
Running vprintf pass on function _Z9mergepackPfS_
Called function: _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv
Called function: _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv
Called function: _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv
Called function: _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_yEv
math fn pass
Called replace_intrinsics on _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_yEv
Found new intrinsics to replace...
Running vprintf pass on function _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_yEv
Called function: llvm.amdgcn.workgroup.id.y
math fn pass
Called replace_intrinsics on _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_
Running vprintf pass on function _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_
Called function: _ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT_
Called function: _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi
Called function: _ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2_
Called function: llvm.memcpy.p0.p0.i64
math fn pass
Called replace_intrinsics on _ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2_
Running vprintf pass on function _ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2_
math fn pass
Called replace_intrinsics on _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi
Running vprintf pass on function _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi
math fn pass
Called replace_intrinsics on _ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT_
Running vprintf pass on function _ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT_
math fn pass
Running Shared Memory Process on Module 
Constant Memory Variable: constStartAddr
Constant Memory Variable: finalStartAddr
Constant Memory Variable: nullElems
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv demangled to __cuda_builtin_blockIdx_t::__fetch_builtin_x()
Fn name _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv demangled to __cuda_builtin_blockDim_t::__fetch_builtin_x()
Fn name _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv demangled to __cuda_builtin_threadIdx_t::__fetch_builtin_x()
Fn name llvm.nvvm.texsurf.handle.internal.p1 demangled to llvm.nvvm.texsurf.handle.internal.p1
Fn name _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv demangled to __cuda_builtin_blockDim_t::__fetch_builtin_x()
Fn name _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv demangled to __cuda_builtin_threadIdx_t::__fetch_builtin_x()
Fn name _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi demangled to __nv_tex_rmet_ret<float4>::type tex1Dfetch<float4>(texture<float4, 1, (cudaTextureReadMode)0>, int)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name _Z8sortElem6float4 demangled to sortElem(float4)
Fn name _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv demangled to __cuda_builtin_blockDim_t::__fetch_builtin_x()
Fn name _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv demangled to __cuda_builtin_threadIdx_t::__fetch_builtin_x()
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.amdgcn.workgroup.id.x demangled to llvm.amdgcn.workgroup.id.x
Fn name cudaamd.nvvm.read.ptx.sreg.ntid.x demangled to cudaamd.nvvm.read.ptx.sreg.ntid.x
Fn name llvm.amdgcn.workitem.id.x demangled to llvm.amdgcn.workitem.id.x
Fn name _ZN12_GLOBAL__N_110__cuda_tex11__tex_fetchINS0_5__TagILi95EEE6float47textureIS4_Li1EL19cudaTextureReadMode0EEJiEEEvPT0_T1_DpT2_ demangled to void (anonymous namespace)::__cuda_tex::__tex_fetch<(anonymous namespace)::__cuda_tex::__Tag<95>, float4, texture<float4, 1, (cudaTextureReadMode)0>, int>(float4*, texture<float4, 1, (cudaTextureReadMode)0>, int)
Fn name _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv demangled to __cuda_builtin_blockIdx_t::__fetch_builtin_x()
Fn name _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv demangled to __cuda_builtin_blockDim_t::__fetch_builtin_x()
Fn name _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv demangled to __cuda_builtin_threadIdx_t::__fetch_builtin_x()
Fn name llvm.nvvm.texsurf.handle.internal.p1 demangled to llvm.nvvm.texsurf.handle.internal.p1
Fn name _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi demangled to __nv_tex_rmet_ret<float4>::type tex1Dfetch<float4>(texture<float4, 1, (cudaTextureReadMode)0>, int)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.nvvm.texsurf.handle.internal.p1 demangled to llvm.nvvm.texsurf.handle.internal.p1
Fn name _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi demangled to __nv_tex_rmet_ret<float4>::type tex1Dfetch<float4>(texture<float4, 1, (cudaTextureReadMode)0>, int)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.nvvm.texsurf.handle.internal.p1 demangled to llvm.nvvm.texsurf.handle.internal.p1
Fn name _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi demangled to __nv_tex_rmet_ret<float4>::type tex1Dfetch<float4>(texture<float4, 1, (cudaTextureReadMode)0>, int)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.nvvm.texsurf.handle.internal.p1 demangled to llvm.nvvm.texsurf.handle.internal.p1
Fn name _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi demangled to __nv_tex_rmet_ret<float4>::type tex1Dfetch<float4>(texture<float4, 1, (cudaTextureReadMode)0>, int)
Fn name llvm.nvvm.texsurf.handle.internal.p1 demangled to llvm.nvvm.texsurf.handle.internal.p1
Fn name _ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi demangled to __nv_tex_rmet_ret<float4>::type tex1Dfetch<float4>(texture<float4, 1, (cudaTextureReadMode)0>, int)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name _Z9getLowest6float4S_ demangled to getLowest(float4, float4)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name _Z10getHighest6float4S_ demangled to getHighest(float4, float4)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name _Z8sortElem6float4 demangled to sortElem(float4)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name _Z8sortElem6float4 demangled to sortElem(float4)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Fn name _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv demangled to __cuda_builtin_blockIdx_t::__fetch_builtin_x()
Fn name _ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv demangled to __cuda_builtin_blockDim_t::__fetch_builtin_x()
Fn name _ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv demangled to __cuda_builtin_threadIdx_t::__fetch_builtin_x()
Fn name _ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_yEv demangled to __cuda_builtin_blockIdx_t::__fetch_builtin_y()
Fn name llvm.amdgcn.workgroup.id.y demangled to llvm.amdgcn.workgroup.id.y
Fn name _ZN12_GLOBAL__N_110__cuda_tex19__tex_handle_to_objI7textureI6float4Li1EL19cudaTextureReadMode0EEEEyT_ demangled to unsigned long long (anonymous namespace)::__cuda_tex::__tex_handle_to_obj<texture<float4, 1, (cudaTextureReadMode)0>>(texture<float4, 1, (cudaTextureReadMode)0>)
Fn name _ZN12_GLOBAL__N_110__cuda_tex14__tex_fetch_v4INS0_5__TagILi95EEEE5__runI6float4EET_yi demangled to float4 (anonymous namespace)::__cuda_tex::__tex_fetch_v4<(anonymous namespace)::__cuda_tex::__Tag<95>>::__run<float4>(unsigned long long, int)
Fn name _ZN12_GLOBAL__N_110__cuda_tex9__convertI6float4S2_E5__runILi4EEES2_S2_ demangled to float4 (anonymous namespace)::__cuda_tex::__convert<float4, float4>::__run<4>(float4)
Fn name llvm.memcpy.p0.p0.i64 demangled to llvm.memcpy.p0.p0.i64
Process Device Side Vector Function Type _Z8sortElem6float4
Process Device Side Vector Function Type _Z9getLowest6float4S_
Process Device Side Vector Function Type _Z10getHighest6float4S_
; Function Attrs: convergent mustprogress noinline norecurse nounwind optnone
define amdgpu_kernel void @_Z14mergeSortFirstP6float4i(ptr addrspace(1) noundef %0, i32 noundef %1) #1 {
  %3 = alloca ptr, align 8, addrspace(5)
  %4 = addrspacecast ptr addrspace(5) %3 to ptr
  %5 = alloca i32, align 4, addrspace(5)
  %6 = addrspacecast ptr addrspace(5) %5 to ptr
  %7 = alloca i32, align 4, addrspace(5)
  %8 = addrspacecast ptr addrspace(5) %7 to ptr
  %9 = alloca %struct.float4, align 16, addrspace(5)
  %10 = addrspacecast ptr addrspace(5) %9 to ptr
  %11 = alloca i64, align 4, addrspace(5)
  %12 = addrspacecast ptr addrspace(5) %11 to ptr
  %13 = alloca %struct.float4, align 16, addrspace(5)
  %14 = addrspacecast ptr addrspace(5) %13 to ptr
  %15 = alloca %struct.float4, align 16, addrspace(5)
  %16 = addrspacecast ptr addrspace(5) %15 to ptr
  %17 = addrspacecast ptr addrspace(1) %0 to ptr
  store ptr %17, ptr %4, align 8
  store i32 %1, ptr %6, align 4
  %18 = call noundef i32 @_ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv() #7
  store i32 %18, ptr %8, align 4
  %19 = load i32, ptr %8, align 4
  %20 = call noundef i32 @_ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv() #7
  %21 = mul i32 %19, %20
  %22 = call noundef i32 @_ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv() #7
  %23 = add i32 %21, %22
  %24 = load i32, ptr %6, align 4
  %25 = sdiv i32 %24, 4
  %26 = icmp ult i32 %23, %25
  br i1 %26, label %27, label %61

27:                                               ; preds = %2
  %28 = call i64 @llvm.nvvm.texsurf.handle.internal.p1(ptr addrspace(1) @tex)
  store i64 %28, ptr %12, align 4
  %29 = load i32, ptr %8, align 4
  %30 = call noundef i32 @_ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv() #7
  %31 = mul i32 %29, %30
  %32 = call noundef i32 @_ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv() #7
  %33 = add i32 %31, %32
  %34 = load i64, ptr %12, align 4
  %35 = call %struct.float4 @_ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi(i64 %34, i32 noundef %33) #7
  %36 = getelementptr inbounds %struct.float4, ptr %10, i32 0, i32 0
  %37 = extractvalue %struct.float4 %35, 0
  store float %37, ptr %36, align 16
  %38 = getelementptr inbounds %struct.float4, ptr %10, i32 0, i32 1
  %39 = extractvalue %struct.float4 %35, 1
  store float %39, ptr %38, align 4
  %40 = getelementptr inbounds %struct.float4, ptr %10, i32 0, i32 2
  %41 = extractvalue %struct.float4 %35, 2
  store float %41, ptr %40, align 8
  %42 = getelementptr inbounds %struct.float4, ptr %10, i32 0, i32 3
  %43 = extractvalue %struct.float4 %35, 3
  store float %43, ptr %42, align 4
  call void @llvm.memcpy.p0.p0.i64(ptr align 16 %16, ptr align 16 %10, i64 16, i1 false)
  %44 = call %struct.float4 @_Z8sortElem6float4(ptr noundef byval(%struct.float4) align 16 %16) #7
  %45 = getelementptr inbounds %struct.float4, ptr %14, i32 0, i32 0
  %46 = extractvalue %struct.float4 %44, 0
  store float %46, ptr %45, align 16
  %47 = getelementptr inbounds %struct.float4, ptr %14, i32 0, i32 1
  %48 = extractvalue %struct.float4 %44, 1
  store float %48, ptr %47, align 4
  %49 = getelementptr inbounds %struct.float4, ptr %14, i32 0, i32 2
  %50 = extractvalue %struct.float4 %44, 2
  store float %50, ptr %49, align 8
  %51 = getelementptr inbounds %struct.float4, ptr %14, i32 0, i32 3
  %52 = extractvalue %struct.float4 %44, 3
  store float %52, ptr %51, align 4
  %53 = load ptr, ptr %4, align 8
  %54 = load i32, ptr %8, align 4
  %55 = call noundef i32 @_ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv() #7
  %56 = mul i32 %54, %55
  %57 = call noundef i32 @_ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv() #7
  %58 = add i32 %56, %57
  %59 = zext i32 %58 to i64
  %60 = getelementptr inbounds %struct.float4, ptr %53, i64 %59
  call void @llvm.memcpy.p0.p0.i64(ptr align 16 %60, ptr align 16 %14, i64 16, i1 false)
  br label %61

61:                                               ; preds = %27, %2
  ret void
}

  %42 = getelementptr inbounds %struct.float4, ptr %11, i32 0, i32 0
  %46 = getelementptr inbounds %struct.float4, ptr %11, i32 0, i32 1
  %50 = getelementptr inbounds %struct.float4, ptr %11, i32 0, i32 2
  %54 = getelementptr inbounds %struct.float4, ptr %11, i32 0, i32 3
  %59 = getelementptr inbounds %struct.float4, ptr %17, i32 0, i32 0
  %63 = getelementptr inbounds %struct.float4, ptr %17, i32 0, i32 1
  %67 = getelementptr inbounds %struct.float4, ptr %17, i32 0, i32 2
  %71 = getelementptr inbounds %struct.float4, ptr %17, i32 0, i32 3
  %82 = getelementptr inbounds %struct.float4, ptr %75, i64 %81
; Function Attrs: convergent mustprogress noinline norecurse nounwind optnone
define amdgpu_kernel void @_Z14mergeSortFirstP6float4i(ptr addrspace(1) noundef %0, i32 noundef %1) #1 {
  %3 = alloca ptr, align 8, addrspace(5)
  %4 = addrspacecast ptr addrspace(5) %3 to ptr
  %5 = alloca i32, align 4, addrspace(5)
  %6 = addrspacecast ptr addrspace(5) %5 to ptr
  %7 = alloca i32, align 4, addrspace(5)
  %8 = addrspacecast ptr addrspace(5) %7 to ptr
  %9 = alloca %struct.float4, align 16, addrspace(5)
  %10 = alloca %struct.HIP_vector_type, align 16, addrspace(5)
  %11 = addrspacecast ptr addrspace(5) %10 to ptr
  %12 = addrspacecast ptr addrspace(5) %9 to ptr
  %13 = alloca i64, align 4, addrspace(5)
  %14 = addrspacecast ptr addrspace(5) %13 to ptr
  %15 = alloca %struct.float4, align 16, addrspace(5)
  %16 = alloca %struct.HIP_vector_type, align 16, addrspace(5)
  %17 = addrspacecast ptr addrspace(5) %16 to ptr
  %18 = addrspacecast ptr addrspace(5) %15 to ptr
  %19 = alloca %struct.float4, align 16, addrspace(5)
  %20 = alloca %struct.HIP_vector_type, align 16, addrspace(5)
  %21 = addrspacecast ptr addrspace(5) %20 to ptr
  %22 = addrspacecast ptr addrspace(5) %19 to ptr
  %23 = addrspacecast ptr addrspace(1) %0 to ptr
  store ptr %23, ptr %4, align 8
  store i32 %1, ptr %6, align 4
  %24 = call noundef i32 @_ZN25__cuda_builtin_blockIdx_t17__fetch_builtin_xEv() #7
  store i32 %24, ptr %8, align 4
  %25 = load i32, ptr %8, align 4
  %26 = call noundef i32 @_ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv() #7
  %27 = mul i32 %25, %26
  %28 = call noundef i32 @_ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv() #7
  %29 = add i32 %27, %28
  %30 = load i32, ptr %6, align 4
  %31 = sdiv i32 %30, 4
  %32 = icmp ult i32 %29, %31
  br i1 %32, label %33, label %84

33:                                               ; preds = %2
  %34 = call i64 @llvm.nvvm.texsurf.handle.internal.p1(ptr addrspace(1) @tex)
  store i64 %34, ptr %14, align 4
  %35 = load i32, ptr %8, align 4
  %36 = call noundef i32 @_ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv() #7
  %37 = mul i32 %35, %36
  %38 = call noundef i32 @_ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv() #7
  %39 = add i32 %37, %38
  %40 = load i64, ptr %14, align 4
  %41 = call %struct.float4 @_ZL10tex1DfetchI6float4EN17__nv_tex_rmet_retIT_E4typeE7textureIS2_Li1EL19cudaTextureReadMode0EEi(i64 %40, i32 noundef %39) #7
  %42 = getelementptr inbounds %struct.HIP_vector_base, ptr %11, i32 0, i32 0
  %43 = getelementptr inbounds %struct.anon, ptr %42, i32 0, i32 0
  %44 = getelementptr inbounds %struct.float4, ptr %11, i32 0, i32 0
  %45 = extractvalue %struct.float4 %41, 0
  store float %45, ptr %43, align 16
  %46 = getelementptr inbounds %struct.HIP_vector_base, ptr %11, i32 0, i32 0
  %47 = getelementptr inbounds %struct.anon, ptr %46, i32 0, i32 1
  %48 = getelementptr inbounds %struct.float4, ptr %11, i32 0, i32 1
  %49 = extractvalue %struct.float4 %41, 1
  store float %49, ptr %47, align 4
  %50 = getelementptr inbounds %struct.HIP_vector_base, ptr %11, i32 0, i32 0
  %51 = getelementptr inbounds %struct.anon, ptr %50, i32 0, i32 2
  %52 = getelementptr inbounds %struct.float4, ptr %11, i32 0, i32 2
  %53 = extractvalue %struct.float4 %41, 2
  store float %53, ptr %51, align 8
  %54 = getelementptr inbounds %struct.HIP_vector_base, ptr %11, i32 0, i32 0
  %55 = getelementptr inbounds %struct.anon, ptr %54, i32 0, i32 3
  %56 = getelementptr inbounds %struct.float4, ptr %11, i32 0, i32 3
  %57 = extractvalue %struct.float4 %41, 3
  store float %57, ptr %55, align 4
  call void @llvm.memcpy.p0.p0.i64(ptr align 16 %21, ptr align 16 %11, i64 16, i1 false)
  %58 = call %struct.float4 @_Z8sortElem6float4(ptr noundef byval(%struct.float4) align 16 %21) #7
  %59 = getelementptr inbounds %struct.HIP_vector_base, ptr %17, i32 0, i32 0
  %60 = getelementptr inbounds %struct.anon, ptr %59, i32 0, i32 0
  %61 = getelementptr inbounds %struct.float4, ptr %17, i32 0, i32 0
  %62 = extractvalue %struct.float4 %58, 0
  store float %62, ptr %60, align 16
  %63 = getelementptr inbounds %struct.HIP_vector_base, ptr %17, i32 0, i32 0
  %64 = getelementptr inbounds %struct.anon, ptr %63, i32 0, i32 1
  %65 = getelementptr inbounds %struct.float4, ptr %17, i32 0, i32 1
  %66 = extractvalue %struct.float4 %58, 1
  store float %66, ptr %64, align 4
  %67 = getelementptr inbounds %struct.HIP_vector_base, ptr %17, i32 0, i32 0
  %68 = getelementptr inbounds %struct.anon, ptr %67, i32 0, i32 2
  %69 = getelementptr inbounds %struct.float4, ptr %17, i32 0, i32 2
  %70 = extractvalue %struct.float4 %58, 2
  store float %70, ptr %68, align 8
  %71 = getelementptr inbounds %struct.HIP_vector_base, ptr %17, i32 0, i32 0
  %72 = getelementptr inbounds %struct.anon, ptr %71, i32 0, i32 3
  %73 = getelementptr inbounds %struct.float4, ptr %17, i32 0, i32 3
  %74 = extractvalue %struct.float4 %58, 3
  store float %74, ptr %72, align 4
  %75 = load ptr, ptr %4, align 8
  %76 = load i32, ptr %8, align 4
  %77 = call noundef i32 @_ZN25__cuda_builtin_blockDim_t17__fetch_builtin_xEv() #7
  %78 = mul i32 %76, %77
  %79 = call noundef i32 @_ZN26__cuda_builtin_threadIdx_t17__fetch_builtin_xEv() #7
  %80 = add i32 %78, %79
  %81 = zext i32 %80 to i64
  %82 = getelementptr inbounds %struct.HIP_vector_base, ptr %75, i32 0, i32 0
  %83 = getelementptr inbounds %struct.float4, ptr %75, i64 %81
  call void @llvm.memcpy.p0.p0.i64(ptr align 16 %83, ptr align 16 %17, i64 16, i1 false)
  br label %84

84:                                               ; preds = %33, %2
  ret void
}


Program exited with code: 1
===================================================

