#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Thu Dec  5 11:48:31 2013
# Process ID: 17577
# Log file: /afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.runs/impl_1/xilinx_pcie_2_1_ep_7x.rdi
# Journal file: /afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/afs/ece.cmu.edu/usr/gcharnma/.Xilinx/Vivado/tclapp/manifest.tcl'
source xilinx_pcie_2_1_ep_7x.tcl -notrace
Command: read_checkpoint /afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.runs/impl_1/xilinx_pcie_2_1_ep_7x.dcp
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.2
Loading clock regions from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /afs/ece/support/xilinx/xilinx.release/Vivado-2013.2/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.runs/impl_1/.Xil/Vivado-17577-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x_early.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.runs/impl_1/.Xil/Vivado-17577-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x_early.xdc]
Parsing XDC File [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.runs/impl_1/.Xil/Vivado-17577-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:93]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:93]
CRITICAL WARNING: [Constraints 18-853] create_generated_clock: master clock 'clk_250mhz' not found. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:93]
WARNING: [Vivado 12-646] clock 'clk_250mhz_mux' not found. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:95]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for set_clock_groups constraint with option 'group'. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:95]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-507] No nets matched 'n_0_app/PIO/PIO_EP_inst/astro_MEM_inst/dut/FSM_onehot_cs_reg[0]'. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:183]
WARNING: [Vivado 12-507] No nets matched 'n_0_app/PIO/PIO_EP_inst/astro_MEM_inst/dut/FSM_onehot_cs_reg[1]'. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:184]
WARNING: [Vivado 12-507] No nets matched 'n_0_app/PIO/PIO_EP_inst/astro_MEM_inst/dut/FSM_onehot_cs_reg[2]'. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:185]
WARNING: [Vivado 12-507] No nets matched 'n_0_app/PIO/PIO_EP_inst/astro_MEM_inst/dut/FSM_onehot_cs_reg[3]'. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.srcs/constrs_1/imports/example_design/xilinx_pcie_7x_ep_x8g2_VC707.xdc:186]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.runs/impl_1/.Xil/Vivado-17577-chinook.ece.cmu.edu/dcp/xilinx_pcie_2_1_ep_7x.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1038.688 ; gain = 2.000
Restoring placement.
Restored 59 out of 59 XDEF sites from archive | CPU: 0.230000 secs | Memory: 2.746971 MB |
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 120 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

Phase 0 | Netlist Checksum: 6b20a911
read_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1038.688 ; gain = 886.984
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1041.723 ; gain = 2.035

Starting Logic Optimization Task
Logic Optimization | Checksum: c8783808
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e4e8eeb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1041.723 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 465 cells.
Phase 2 Constant Propagation | Checksum: ddc8fce8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1041.723 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6050 unconnected nets.
INFO: [Opt 31-11] Eliminated 3661 unconnected cells.
Phase 3 Sweep | Checksum: d0d87020

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1041.723 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: d0d87020

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1041.723 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 260 BRAM(s) out of a total of 263 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 3 Total Ports: 526
Number of Flops added for Enable Generation: 3

Ending Power Optimization Task | Checksum: ba6a3e2c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 1480.680 ; gain = 438.957
25 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 1480.680 ; gain = 441.992
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1480.680 ; gain = 0.000
Command: place_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1480.680 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s).
Phase 1.1 Mandatory Logic Optimization | Checksum: 141da7e27

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1480.680 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 141da7e27

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1480.680 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 141da7e27

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1480.680 ; gain = 0.000

Phase 1.4 Routing Based Site Exclusion
Phase 1.4 Routing Based Site Exclusion | Checksum: 141da7e27

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1480.680 ; gain = 0.000

Phase 1.5 Build Macros
Phase 1.5 Build Macros | Checksum: 193977319

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1480.680 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'ns_reg[6]_i_2' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/ns_reg[3] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/ns_reg[6] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/ns_reg[1] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/ns_reg[0] {LDCE}
WARNING: [Place 30-568] A LUT 'ns_reg[1]_i_2__1' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_temp/ns_reg[1] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_temp/ns_reg[0] {LDCE}
WARNING: [Place 30-568] A LUT 'row_reg[6]_i_2' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_temp/col_reg[0] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_temp/row_reg[4] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_temp/row_reg[3] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_temp/row_reg[2] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_temp/row_reg[1] {LDCE}
WARNING: [Place 30-568] A LUT 'ns_reg[2]_i_2' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_wind/ns_reg[0] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_wind/ns_reg[2] {LDCE}
	app/PIO/PIO_EP_inst/astro_MEM_inst/dut/chop/do_wind/ns_reg[1] {LDCE}
Phase 1.6 Implementation Feasibility check | Checksum: 193977319

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1480.680 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 10d022969

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1480.680 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d022969

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1510.691 ; gain = 30.012

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: a881c20e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.691 ; gain = 30.012
Phase 1.9.1 Place Init Design | Checksum: c252b351

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.691 ; gain = 30.012
Phase 1.9 Build Placer Netlist Model | Checksum: c252b351

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.691 ; gain = 30.012

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 54146845

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.691 ; gain = 30.012
Phase 1.10 Constrain Clocks/Macros | Checksum: 54146845

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.691 ; gain = 30.012
Phase 1 Placer Initialization | Checksum: 54146845

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.691 ; gain = 30.012

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2407edaa5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1510.691 ; gain = 30.012

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2407edaa5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1510.691 ; gain = 30.012

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25ec4d4a0

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1510.691 ; gain = 30.012

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 193d87d0c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 1510.691 ; gain = 30.012

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1f662acb4

Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1510.691 ; gain = 30.012

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1fc5aab50

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1540.703 ; gain = 60.023

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fc5aab50

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1540.703 ; gain = 60.023
Phase 3 Detail Placement | Checksum: 1fc5aab50

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1540.703 ; gain = 60.023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization
Phase 4.1 Post Placement Timing Optimization | Checksum: 5cb03018

Time (s): cpu = 00:02:26 ; elapsed = 00:01:53 . Memory (MB): peak = 1540.703 ; gain = 60.023

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 5cb03018

Time (s): cpu = 00:02:26 ; elapsed = 00:01:53 . Memory (MB): peak = 1540.703 ; gain = 60.023

Phase 4.3 Placer Reporting
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-3.852 | TNS=-397.050|

Phase 4.3 Placer Reporting | Checksum: 39c66777

Time (s): cpu = 00:02:28 ; elapsed = 00:01:54 . Memory (MB): peak = 1540.703 ; gain = 60.023

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: a9b8ef8d

Time (s): cpu = 00:02:28 ; elapsed = 00:01:54 . Memory (MB): peak = 1540.703 ; gain = 60.023
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a9b8ef8d

Time (s): cpu = 00:02:28 ; elapsed = 00:01:54 . Memory (MB): peak = 1540.703 ; gain = 60.023
Ending Placer Task | Checksum: 118e136c8

Time (s): cpu = 00:02:28 ; elapsed = 00:01:54 . Memory (MB): peak = 1540.703 ; gain = 60.023
33 Infos, 10 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:28 ; elapsed = 00:01:54 . Memory (MB): peak = 1540.703 ; gain = 60.023
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.43 secs 

report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1540.703 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.09 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1540.703 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.703 ; gain = 0.000
Command: route_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1540.703 ; gain = 0.000
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 0

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 1545.707 ; gain = 5.004
Phase 1 Build RT Design | Checksum: 0

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 1545.707 ; gain = 5.004

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 48a7ee09

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 1545.707 ; gain = 5.004
INFO: [Route 35-23] Estimated Global Vertical Wire Utilization = 0.67 %
INFO: [Route 35-22] Estimated Global Horizontal Wire Utilization = 0.84 %

Phase 2.2 Restore Routing
INFO: [Route 35-249] Design has 12740 routable nets.
INFO: [Route 35-252] Restored 0 nets from the routeDb.
INFO: [Route 35-251] Found 0 nets with FIXED_ROUTE property.
Phase 2.2 Restore Routing | Checksum: 48a7ee09

Time (s): cpu = 00:01:38 ; elapsed = 00:01:14 . Memory (MB): peak = 1559.184 ; gain = 18.480

Phase 2.3 Special Net Routing
 Number of Wires with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 8cd8c5af

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1623.309 ; gain = 82.605

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: d2636e74

Time (s): cpu = 00:01:42 ; elapsed = 00:01:18 . Memory (MB): peak = 1623.309 ; gain = 82.605

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: d2636e74

Time (s): cpu = 00:01:51 ; elapsed = 00:01:22 . Memory (MB): peak = 1623.309 ; gain = 82.605
Phase 2.5.1 Update timing with NCN CRPR | Checksum: d2636e74

Time (s): cpu = 00:01:51 ; elapsed = 00:01:22 . Memory (MB): peak = 1623.309 ; gain = 82.605
Phase 2.5 Update Timing | Checksum: d2636e74

Time (s): cpu = 00:01:51 ; elapsed = 00:01:22 . Memory (MB): peak = 1623.309 ; gain = 82.605
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.73  | TNS=-362   | WHS=-3.4   | THS=-610   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: d2636e74

Time (s): cpu = 00:01:56 ; elapsed = 00:01:25 . Memory (MB): peak = 1623.309 ; gain = 82.605
Phase 2 Router Initialization | Checksum: 845a1a3d

Time (s): cpu = 00:01:56 ; elapsed = 00:01:25 . Memory (MB): peak = 1623.309 ; gain = 82.605

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 7daef6c9

Time (s): cpu = 00:08:28 ; elapsed = 00:03:18 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Wires with overlaps = 1030
 Number of Wires with overlaps = 86
 Number of Wires with overlaps = 9
 Number of Wires with overlaps = 4
 Number of Wires with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: fd6bb5e8

Time (s): cpu = 00:10:13 ; elapsed = 00:04:23 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: fd6bb5e8

Time (s): cpu = 00:10:15 ; elapsed = 00:04:24 . Memory (MB): peak = 2493.246 ; gain = 952.543
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.25  | TNS=-435   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: d72f66f4

Time (s): cpu = 00:10:15 ; elapsed = 00:04:24 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 525e6a12

Time (s): cpu = 00:10:16 ; elapsed = 00:04:24 . Memory (MB): peak = 2493.246 ; gain = 952.543
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.25  | TNS=-429   | WHS=N/A    | THS=N/A    |


Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: 525e6a12

Time (s): cpu = 00:10:16 ; elapsed = 00:04:25 . Memory (MB): peak = 2493.246 ; gain = 952.543
Phase 4.1.4 GlobIterForTiming | Checksum: ce1a7a01

Time (s): cpu = 00:10:24 ; elapsed = 00:04:32 . Memory (MB): peak = 2493.246 ; gain = 952.543
Phase 4.1 Global Iteration 0 | Checksum: ce1a7a01

Time (s): cpu = 00:10:24 ; elapsed = 00:04:32 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Wires with overlaps = 10
 Number of Wires with overlaps = 4
 Number of Wires with overlaps = 1
 Number of Wires with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 23bed130

Time (s): cpu = 00:10:55 ; elapsed = 00:04:57 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 23bed130

Time (s): cpu = 00:10:56 ; elapsed = 00:04:58 . Memory (MB): peak = 2493.246 ; gain = 952.543
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.78  | TNS=-432   | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 23bed130

Time (s): cpu = 00:10:56 ; elapsed = 00:04:58 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 4.2.4 GlobIterForTiming

Phase 4.2.4.1 Update Timing
Phase 4.2.4.1 Update Timing | Checksum: d3217dbe

Time (s): cpu = 00:10:56 ; elapsed = 00:04:58 . Memory (MB): peak = 2493.246 ; gain = 952.543
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.78  | TNS=-426   | WHS=N/A    | THS=N/A    |


Phase 4.2.4.2 Fast Budgeting
Phase 4.2.4.2 Fast Budgeting | Checksum: d3217dbe

Time (s): cpu = 00:10:57 ; elapsed = 00:04:58 . Memory (MB): peak = 2493.246 ; gain = 952.543
Phase 4.2.4 GlobIterForTiming | Checksum: 045b8163

Time (s): cpu = 00:10:58 ; elapsed = 00:04:59 . Memory (MB): peak = 2493.246 ; gain = 952.543
Phase 4.2 Global Iteration 1 | Checksum: 045b8163

Time (s): cpu = 00:10:58 ; elapsed = 00:04:59 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 4.3 Global Iteration 2

Phase 4.3.1 Remove Overlaps
 Number of Wires with overlaps = 8
 Number of Wires with overlaps = 3
 Number of Wires with overlaps = 1
 Number of Wires with overlaps = 0
Phase 4.3.1 Remove Overlaps | Checksum: 0f2175f5

Time (s): cpu = 00:10:59 ; elapsed = 00:05:00 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 4.3.2 Update Timing
Phase 4.3.2 Update Timing | Checksum: 0f2175f5

Time (s): cpu = 00:10:59 ; elapsed = 00:05:01 . Memory (MB): peak = 2493.246 ; gain = 952.543
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.92  | TNS=-430   | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 32e18396

Time (s): cpu = 00:10:59 ; elapsed = 00:05:01 . Memory (MB): peak = 2493.246 ; gain = 952.543
Phase 4 Rip-up And Reroute | Checksum: 32e18396

Time (s): cpu = 00:10:59 ; elapsed = 00:05:01 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 32e18396

Time (s): cpu = 00:11:03 ; elapsed = 00:05:02 . Memory (MB): peak = 2493.246 ; gain = 952.543
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.78  | TNS=-419   | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 52f1594e

Time (s): cpu = 00:11:04 ; elapsed = 00:05:03 . Memory (MB): peak = 2493.246 ; gain = 952.543

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 52f1594e

Time (s): cpu = 00:11:09 ; elapsed = 00:05:05 . Memory (MB): peak = 2493.246 ; gain = 952.543
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.78  | TNS=-376   | WHS=-1.38  | THS=-3.5   |

Phase 6.1 Full Hold Analysis | Checksum: 52f1594e

Time (s): cpu = 00:11:09 ; elapsed = 00:05:05 . Memory (MB): peak = 2493.246 ; gain = 952.543
Phase 6 Post Hold Fix | Checksum: f33ce8f9

Time (s): cpu = 00:13:19 ; elapsed = 00:05:56 . Memory (MB): peak = 2621.496 ; gain = 1080.793

Router Utilization Summary
  Global Vertical Wire Utilization    = 1.40692 %
  Global Horizontal Wire Utilization  = 1.40929 %
  Total Num Pips                      = 305424
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir Cong Level = 0 Max Cong = 0.684685
 No Congested Regions.
South Dir Cong Level = 0 Max Cong = 0.558559
 No Congested Regions.
East Dir Cong Level = 0 Max Cong = 0.558824
 No Congested Regions.
West Dir Cong Level = 0 Max Cong = 0.676471
 No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: f33ce8f9

Time (s): cpu = 00:13:19 ; elapsed = 00:05:57 . Memory (MB): peak = 2621.496 ; gain = 1080.793

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: b4502e5f

Time (s): cpu = 00:13:20 ; elapsed = 00:05:58 . Memory (MB): peak = 2621.496 ; gain = 1080.793

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.777 | TNS=-375.484| WHS=-0.008 | THS=-0.008 |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Check to make certain that the timing was met at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 0

Time (s): cpu = 00:13:30 ; elapsed = 00:06:02 . Memory (MB): peak = 2621.496 ; gain = 1080.793
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 0

Time (s): cpu = 00:13:30 ; elapsed = 00:06:02 . Memory (MB): peak = 2621.496 ; gain = 1080.793

Routing Is Done.

Time (s): cpu = 00:13:30 ; elapsed = 00:06:02 . Memory (MB): peak = 2621.496 ; gain = 1080.793
57 Infos, 10 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:13:32 ; elapsed = 00:06:03 . Memory (MB): peak = 2621.496 ; gain = 1080.793
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/gcharnma/Private/18-545/RUN3_debugFSM/pcie2.0.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_routed.rpt.
WARNING: [Power 33-164]  Setting default frequency of 0.00 MHz on the clock vc707_pcie_x8_gen2_i/inst/pipe_rxoutclk_out[0] . Please specify frequency of this clock for accurate power estimate.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2621.496 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.496 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2621.496 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 11:58:19 2013...
