# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sat Dec 05 19:35:06 2020
# 
# Allegro PCB Router v17-2-51 made 2019/01/15 at 11:46:29
# Running on: justin-zen, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/justin/Documents/workspace/orcad_project/LED5/allegro\LED5.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/justin/Documents/workspace/orcad_project/LED5/allegro/specctra.did
# Current time = Sat Dec 05 19:35:06 2020
# PCB C:/Users/justin/Documents/workspace/orcad_project/LED5/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-580.0000 ylo=-580.0000 xhi=580.0000 yhi=580.0000
# Total 2 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# Via VIA26 z=1, 2 xlo=-13.0000 ylo=-13.0000 xhi= 13.0000 yhi= 13.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 3, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 4, Images Processed 7, Padstacks Processed 5
# Nets Processed 3, Net Terminals 6
# PCB Area=1000000.000  EIC=0  Area/EIC=  0.000  SMDs=0
# Total Pin Count: 6
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=20.0000, Clearance=20.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/justin/Documents/workspace/orcad_project/LED5/allegro\LED5.dsn
# Nets 3 Connections 3 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected  100.00
# Manhattan Length 1063.0000 Horizontal 899.0000 Vertical 164.0000
# Routed Length 1062.4142 Horizontal 899.0000 Vertical 164.0000
# Ratio Actual / Manhattan   0.9994
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File C:/Users/justin/Documents/workspace/orcad_project/LED5/allegro\LED5_rules.do ...
# Colormap Written to File _notify.std
# Enter command <quit
