// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pow_32_20_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V,
        y_V,
        ap_return
);

parameter    ap_ST_fsm_state1 = 52'd1;
parameter    ap_ST_fsm_state2 = 52'd2;
parameter    ap_ST_fsm_state3 = 52'd4;
parameter    ap_ST_fsm_state4 = 52'd8;
parameter    ap_ST_fsm_state5 = 52'd16;
parameter    ap_ST_fsm_state6 = 52'd32;
parameter    ap_ST_fsm_state7 = 52'd64;
parameter    ap_ST_fsm_state8 = 52'd128;
parameter    ap_ST_fsm_state9 = 52'd256;
parameter    ap_ST_fsm_state10 = 52'd512;
parameter    ap_ST_fsm_state11 = 52'd1024;
parameter    ap_ST_fsm_state12 = 52'd2048;
parameter    ap_ST_fsm_state13 = 52'd4096;
parameter    ap_ST_fsm_state14 = 52'd8192;
parameter    ap_ST_fsm_state15 = 52'd16384;
parameter    ap_ST_fsm_state16 = 52'd32768;
parameter    ap_ST_fsm_state17 = 52'd65536;
parameter    ap_ST_fsm_state18 = 52'd131072;
parameter    ap_ST_fsm_state19 = 52'd262144;
parameter    ap_ST_fsm_state20 = 52'd524288;
parameter    ap_ST_fsm_state21 = 52'd1048576;
parameter    ap_ST_fsm_state22 = 52'd2097152;
parameter    ap_ST_fsm_state23 = 52'd4194304;
parameter    ap_ST_fsm_state24 = 52'd8388608;
parameter    ap_ST_fsm_state25 = 52'd16777216;
parameter    ap_ST_fsm_state26 = 52'd33554432;
parameter    ap_ST_fsm_state27 = 52'd67108864;
parameter    ap_ST_fsm_state28 = 52'd134217728;
parameter    ap_ST_fsm_state29 = 52'd268435456;
parameter    ap_ST_fsm_state30 = 52'd536870912;
parameter    ap_ST_fsm_state31 = 52'd1073741824;
parameter    ap_ST_fsm_state32 = 52'd2147483648;
parameter    ap_ST_fsm_state33 = 52'd4294967296;
parameter    ap_ST_fsm_state34 = 52'd8589934592;
parameter    ap_ST_fsm_state35 = 52'd17179869184;
parameter    ap_ST_fsm_state36 = 52'd34359738368;
parameter    ap_ST_fsm_state37 = 52'd68719476736;
parameter    ap_ST_fsm_state38 = 52'd137438953472;
parameter    ap_ST_fsm_state39 = 52'd274877906944;
parameter    ap_ST_fsm_state40 = 52'd549755813888;
parameter    ap_ST_fsm_state41 = 52'd1099511627776;
parameter    ap_ST_fsm_state42 = 52'd2199023255552;
parameter    ap_ST_fsm_state43 = 52'd4398046511104;
parameter    ap_ST_fsm_state44 = 52'd8796093022208;
parameter    ap_ST_fsm_state45 = 52'd17592186044416;
parameter    ap_ST_fsm_state46 = 52'd35184372088832;
parameter    ap_ST_fsm_state47 = 52'd70368744177664;
parameter    ap_ST_fsm_state48 = 52'd140737488355328;
parameter    ap_ST_fsm_state49 = 52'd281474976710656;
parameter    ap_ST_fsm_state50 = 52'd562949953421312;
parameter    ap_ST_fsm_state51 = 52'd1125899906842624;
parameter    ap_ST_fsm_state52 = 52'd2251799813685248;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] x_V;
input  [31:0] y_V;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln63_fu_267_p2;
reg   [0:0] icmp_ln63_reg_542;
wire   [0:0] icmp_ln1498_fu_277_p2;
reg   [0:0] icmp_ln1498_reg_546;
wire   [0:0] p_Result_2_fu_283_p3;
reg   [0:0] p_Result_2_reg_550;
wire   [0:0] and_ln84_fu_305_p2;
wire   [32:0] select_ln178_fu_335_p3;
reg   [32:0] select_ln178_reg_559;
wire   [59:0] ln_x_s_V_fu_363_p1;
reg  signed [59:0] ln_x_s_V_reg_570;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire   [91:0] grp_fu_373_p2;
reg   [91:0] r_V_reg_585;
wire    ap_CS_fsm_state36;
reg   [0:0] tmp_reg_592;
wire   [0:0] or_ln135_fu_409_p2;
wire    ap_CS_fsm_state37;
wire   [0:0] icmp_ln134_fu_391_p2;
wire   [6:0] j_1_fu_415_p2;
wire   [0:0] and_ln155_fu_444_p2;
reg   [0:0] and_ln155_reg_610;
wire    ap_CS_fsm_state50;
reg   [31:0] p_Result_11_fu_462_p4;
wire    ap_CS_fsm_state51;
reg   [0:0] r_is_neg_1_reg_108;
wire   [0:0] tmp_14_fu_454_p3;
wire   [5:0] j_2_fu_472_p2;
wire   [4:0] j_fu_511_p2;
wire    ap_CS_fsm_state52;
reg   [31:0] p_Result_7_fu_517_p4;
wire   [0:0] icmp_ln75_fu_505_p2;
reg   [31:0] p_Result_8_fu_527_p4;
wire    grp_log_75_21_s_fu_232_ap_start;
wire    grp_log_75_21_s_fu_232_ap_done;
wire    grp_log_75_21_s_fu_232_ap_idle;
wire    grp_log_75_21_s_fu_232_ap_ready;
wire   [74:0] grp_log_75_21_s_fu_232_x_V;
wire   [74:0] grp_log_75_21_s_fu_232_ap_return;
wire    grp_exp_core_32_20_54_s_fu_249_ap_start;
wire    grp_exp_core_32_20_54_s_fu_249_ap_done;
wire    grp_exp_core_32_20_54_s_fu_249_ap_idle;
wire    grp_exp_core_32_20_54_s_fu_249_ap_ready;
wire   [53:0] grp_exp_core_32_20_54_s_fu_249_x_V;
wire   [31:0] grp_exp_core_32_20_54_s_fu_249_ap_return;
wire   [0:0] ap_phi_mux_phi_ln155_phi_fu_124_p4;
reg   [0:0] phi_ln155_reg_120;
reg   [6:0] index_assign_1_reg_132;
reg   [31:0] ap_phi_mux_r_V_7_phi_fu_147_p4;
reg   [31:0] r_V_7_reg_143;
reg   [31:0] p_Val2_6_reg_155;
reg  signed [5:0] index_assign_2_reg_166;
reg   [31:0] ap_phi_mux_agg_result_V_0_phi_fu_183_p18;
reg   [31:0] agg_result_V_0_reg_177;
wire   [0:0] icmp_ln1498_1_fu_343_p2;
wire   [0:0] icmp_ln1494_fu_349_p2;
reg   [31:0] p_Result_10_fu_490_p4;
wire   [0:0] icmp_ln1499_fu_478_p2;
reg   [31:0] p_Val2_s_reg_210;
reg   [4:0] index_assign_reg_221;
reg    grp_log_75_21_s_fu_232_ap_start_reg;
reg   [51:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state2;
reg    grp_exp_core_32_20_54_s_fu_249_ap_start_reg;
wire    ap_NS_fsm_state38;
wire    ap_CS_fsm_state38;
wire  signed [31:0] trunc_ln612_fu_263_p0;
wire   [11:0] trunc_ln612_fu_263_p1;
wire  signed [31:0] trunc_ln1498_fu_273_p0;
wire   [21:0] trunc_ln1498_fu_273_p1;
wire  signed [31:0] p_Result_2_fu_283_p1;
wire  signed [31:0] icmp_ln84_fu_291_p0;
wire  signed [31:0] tmp_8_fu_297_p1;
wire   [0:0] tmp_8_fu_297_p3;
wire   [0:0] icmp_ln84_fu_291_p2;
wire  signed [31:0] x_e_1_V_fu_311_p0;
wire   [21:0] xs_V_1_fu_315_p2;
wire  signed [32:0] sext_ln703_fu_321_p1;
reg   [32:0] p_Result_9_fu_325_p4;
wire  signed [32:0] x_e_1_V_fu_311_p1;
wire  signed [31:0] icmp_ln1498_1_fu_343_p0;
wire  signed [31:0] icmp_ln1494_fu_349_p0;
wire   [31:0] zext_ln134_fu_387_p1;
wire   [0:0] p_Result_s_fu_397_p3;
wire   [0:0] xor_ln135_fu_404_p2;
wire   [0:0] tmp_12_fu_431_p3;
wire   [0:0] xor_ln155_fu_438_p2;
wire  signed [31:0] sext_ln177_fu_450_p1;
wire   [31:0] r_V_8_fu_484_p2;
wire   [31:0] zext_ln75_fu_501_p1;
reg   [31:0] ap_return_preg;
reg    ap_condition_258;
reg    ap_condition_263;
reg    ap_condition_275;
reg    ap_condition_87;

// power-on initialization
initial begin
#0 ap_CS_fsm = 52'd1;
#0 grp_log_75_21_s_fu_232_ap_start_reg = 1'b0;
#0 grp_exp_core_32_20_54_s_fu_249_ap_start_reg = 1'b0;
#0 ap_return_preg = 32'd0;
end

log_75_21_s grp_log_75_21_s_fu_232(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_log_75_21_s_fu_232_ap_start),
    .ap_done(grp_log_75_21_s_fu_232_ap_done),
    .ap_idle(grp_log_75_21_s_fu_232_ap_idle),
    .ap_ready(grp_log_75_21_s_fu_232_ap_ready),
    .x_V(grp_log_75_21_s_fu_232_x_V),
    .ap_return(grp_log_75_21_s_fu_232_ap_return)
);

exp_core_32_20_54_s grp_exp_core_32_20_54_s_fu_249(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_core_32_20_54_s_fu_249_ap_start),
    .ap_done(grp_exp_core_32_20_54_s_fu_249_ap_done),
    .ap_idle(grp_exp_core_32_20_54_s_fu_249_ap_idle),
    .ap_ready(grp_exp_core_32_20_54_s_fu_249_ap_ready),
    .x_V(grp_exp_core_32_20_54_s_fu_249_x_V),
    .ap_return(grp_exp_core_32_20_54_s_fu_249_ap_return)
);

attention_mul_60sudo #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 60 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 92 ))
attention_mul_60sudo_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ln_x_s_V_reg_570),
    .din1(y_V),
    .ce(1'b1),
    .dout(grp_fu_373_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state51) & ((icmp_ln1498_reg_546 == 1'd1) | (((r_is_neg_1_reg_108 == 1'd1) | ((tmp_14_fu_454_p3 == 1'd1) | (1'd0 == and_ln155_reg_610))) | ((p_Result_2_reg_550 == 1'd1) & (icmp_ln63_reg_542 == 1'd0)))))) begin
            ap_return_preg <= ap_phi_mux_agg_result_V_0_phi_fu_183_p18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_core_32_20_54_s_fu_249_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state38) & (1'b1 == ap_CS_fsm_state37))) begin
            grp_exp_core_32_20_54_s_fu_249_ap_start_reg <= 1'b1;
        end else if ((grp_exp_core_32_20_54_s_fu_249_ap_ready == 1'b1)) begin
            grp_exp_core_32_20_54_s_fu_249_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_log_75_21_s_fu_232_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_NS_fsm_state2))) begin
            grp_log_75_21_s_fu_232_ap_start_reg <= 1'b1;
        end else if ((grp_log_75_21_s_fu_232_ap_ready == 1'b1)) begin
            grp_log_75_21_s_fu_232_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (((tmp_14_fu_454_p3 == 1'd1) & (1'd1 == and_ln155_reg_610) & (r_is_neg_1_reg_108 == 1'd0) & (p_Result_2_reg_550 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0)) | ((tmp_14_fu_454_p3 == 1'd1) & (1'd1 == and_ln155_reg_610) & (r_is_neg_1_reg_108 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0) & (icmp_ln63_reg_542 == 1'd1))))) begin
        agg_result_V_0_reg_177 <= p_Val2_6_reg_155;
    end else if (((r_is_neg_1_reg_108 == 1'd1) & (1'd1 == and_ln155_fu_444_p2) & (1'b1 == ap_CS_fsm_state50))) begin
        agg_result_V_0_reg_177 <= 32'd2147483648;
    end else if (((r_is_neg_1_reg_108 == 1'd0) & (1'd0 == and_ln155_fu_444_p2) & (1'b1 == ap_CS_fsm_state50))) begin
        agg_result_V_0_reg_177 <= ap_phi_mux_r_V_7_phi_fu_147_p4;
    end else if (((1'b1 == ap_CS_fsm_state51) & (((r_is_neg_1_reg_108 == 1'd1) & (icmp_ln1499_fu_478_p2 == 1'd0) & (1'd0 == and_ln155_reg_610) & (p_Result_2_reg_550 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0)) | ((r_is_neg_1_reg_108 == 1'd1) & (icmp_ln1499_fu_478_p2 == 1'd0) & (1'd0 == and_ln155_reg_610) & (icmp_ln1498_reg_546 == 1'd0) & (icmp_ln63_reg_542 == 1'd1))))) begin
        agg_result_V_0_reg_177 <= p_Result_10_fu_490_p4;
    end else if ((((p_Result_2_fu_283_p3 == 1'd1) & (icmp_ln1498_fu_277_p2 == 1'd0) & (icmp_ln63_fu_267_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln1494_fu_349_p2 == 1'd1) & (icmp_ln1498_1_fu_343_p2 == 1'd0) & (icmp_ln1498_fu_277_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state51) & (((icmp_ln1499_fu_478_p2 == 1'd1) & (r_is_neg_1_reg_108 == 1'd1) & (1'd0 == and_ln155_reg_610) & (p_Result_2_reg_550 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0)) | ((icmp_ln1499_fu_478_p2 == 1'd1) & (r_is_neg_1_reg_108 == 1'd1) & (1'd0 == and_ln155_reg_610) & (icmp_ln1498_reg_546 == 1'd0) & (icmp_ln63_reg_542 == 1'd1)))))) begin
        agg_result_V_0_reg_177 <= 32'd0;
    end else if (((icmp_ln1498_1_fu_343_p2 == 1'd1) & (icmp_ln1498_fu_277_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        agg_result_V_0_reg_177 <= 32'd4096;
    end else if (((icmp_ln75_fu_505_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        agg_result_V_0_reg_177 <= p_Result_8_fu_527_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_fu_391_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        index_assign_1_reg_132 <= j_1_fu_415_p2;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        index_assign_1_reg_132 <= 7'd85;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln155_fu_444_p2) & (r_is_neg_1_reg_108 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        index_assign_2_reg_166 <= 6'd30;
    end else if (((1'b1 == ap_CS_fsm_state51) & (((1'd1 == and_ln155_reg_610) & (tmp_14_fu_454_p3 == 1'd0) & (r_is_neg_1_reg_108 == 1'd0) & (p_Result_2_reg_550 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0)) | ((1'd1 == and_ln155_reg_610) & (tmp_14_fu_454_p3 == 1'd0) & (r_is_neg_1_reg_108 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0) & (icmp_ln63_reg_542 == 1'd1))))) begin
        index_assign_2_reg_166 <= j_2_fu_472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1494_fu_349_p2 == 1'd0) & (icmp_ln1498_1_fu_343_p2 == 1'd0) & (icmp_ln1498_fu_277_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        index_assign_reg_221 <= 5'd0;
    end else if (((icmp_ln75_fu_505_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        index_assign_reg_221 <= j_fu_511_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln155_fu_444_p2) & (r_is_neg_1_reg_108 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        p_Val2_6_reg_155 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state51) & (((1'd1 == and_ln155_reg_610) & (tmp_14_fu_454_p3 == 1'd0) & (r_is_neg_1_reg_108 == 1'd0) & (p_Result_2_reg_550 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0)) | ((1'd1 == and_ln155_reg_610) & (tmp_14_fu_454_p3 == 1'd0) & (r_is_neg_1_reg_108 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0) & (icmp_ln63_reg_542 == 1'd1))))) begin
        p_Val2_6_reg_155 <= p_Result_11_fu_462_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1494_fu_349_p2 == 1'd0) & (icmp_ln1498_1_fu_343_p2 == 1'd0) & (icmp_ln1498_fu_277_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_210 <= 32'd0;
    end else if (((icmp_ln75_fu_505_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        p_Val2_s_reg_210 <= p_Result_7_fu_517_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_fu_391_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
        phi_ln155_reg_120 <= or_ln135_fu_409_p2;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        phi_ln155_reg_120 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_phi_ln155_phi_fu_124_p4 == 1'd1) & (icmp_ln134_fu_391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        r_V_7_reg_143 <= 32'd0;
    end else if (((phi_ln155_reg_120 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        r_V_7_reg_143 <= grp_exp_core_32_20_54_s_fu_249_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_87)) begin
        if (((p_Result_2_fu_283_p3 == 1'd1) & (icmp_ln63_fu_267_p2 == 1'd1))) begin
            r_is_neg_1_reg_108 <= and_ln84_fu_305_p2;
        end else if ((p_Result_2_fu_283_p3 == 1'd0)) begin
            r_is_neg_1_reg_108 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        and_ln155_reg_610 <= and_ln155_fu_444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln1498_reg_546 <= icmp_ln1498_fu_277_p2;
        icmp_ln63_reg_542 <= icmp_ln63_fu_267_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        ln_x_s_V_reg_570 <= ln_x_s_V_fu_363_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1498_fu_277_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_2_reg_550 <= p_Result_2_fu_283_p1[32'd21];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        r_V_reg_585 <= grp_fu_373_p2;
        tmp_reg_592 <= grp_fu_373_p2[32'd91];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((p_Result_2_fu_283_p3 == 1'd0) & (icmp_ln1498_fu_277_p2 == 1'd0)) | ((icmp_ln1498_fu_277_p2 == 1'd0) & (icmp_ln63_fu_267_p2 == 1'd1))))) begin
        select_ln178_reg_559 <= select_ln178_fu_335_p3;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state51) & ((icmp_ln1498_reg_546 == 1'd1) | (((r_is_neg_1_reg_108 == 1'd1) | ((tmp_14_fu_454_p3 == 1'd1) | (1'd0 == and_ln155_reg_610))) | ((p_Result_2_reg_550 == 1'd1) & (icmp_ln63_reg_542 == 1'd0))))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        if ((1'b1 == ap_condition_275)) begin
            ap_phi_mux_agg_result_V_0_phi_fu_183_p18 = p_Val2_6_reg_155;
        end else if ((1'b1 == ap_condition_263)) begin
            ap_phi_mux_agg_result_V_0_phi_fu_183_p18 = 32'd0;
        end else if ((1'b1 == ap_condition_258)) begin
            ap_phi_mux_agg_result_V_0_phi_fu_183_p18 = p_Result_10_fu_490_p4;
        end else begin
            ap_phi_mux_agg_result_V_0_phi_fu_183_p18 = agg_result_V_0_reg_177;
        end
    end else begin
        ap_phi_mux_agg_result_V_0_phi_fu_183_p18 = agg_result_V_0_reg_177;
    end
end

always @ (*) begin
    if (((phi_ln155_reg_120 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_phi_mux_r_V_7_phi_fu_147_p4 = grp_exp_core_32_20_54_s_fu_249_ap_return;
    end else begin
        ap_phi_mux_r_V_7_phi_fu_147_p4 = r_V_7_reg_143;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) & ((icmp_ln1498_reg_546 == 1'd1) | (((r_is_neg_1_reg_108 == 1'd1) | ((tmp_14_fu_454_p3 == 1'd1) | (1'd0 == and_ln155_reg_610))) | ((p_Result_2_reg_550 == 1'd1) & (icmp_ln63_reg_542 == 1'd0)))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) & ((icmp_ln1498_reg_546 == 1'd1) | (((r_is_neg_1_reg_108 == 1'd1) | ((tmp_14_fu_454_p3 == 1'd1) | (1'd0 == and_ln155_reg_610))) | ((p_Result_2_reg_550 == 1'd1) & (icmp_ln63_reg_542 == 1'd0)))))) begin
        ap_return = ap_phi_mux_agg_result_V_0_phi_fu_183_p18;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln1494_fu_349_p2 == 1'd0) & (icmp_ln1498_1_fu_343_p2 == 1'd0) & (icmp_ln1498_fu_277_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((((icmp_ln1494_fu_349_p2 == 1'd1) & (icmp_ln1498_fu_277_p2 == 1'd1)) | ((icmp_ln1498_1_fu_343_p2 == 1'd1) & (icmp_ln1498_fu_277_p2 == 1'd1))) | ((p_Result_2_fu_283_p3 == 1'd1) & (icmp_ln1498_fu_277_p2 == 1'd0) & (icmp_ln63_fu_267_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (((p_Result_2_fu_283_p3 == 1'd0) & (icmp_ln1498_fu_277_p2 == 1'd0)) | ((icmp_ln1498_fu_277_p2 == 1'd0) & (icmp_ln63_fu_267_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((ap_phi_mux_phi_ln155_phi_fu_124_p4 == 1'd1) & (icmp_ln134_fu_391_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else if (((icmp_ln134_fu_391_p2 == 1'd1) & (ap_phi_mux_phi_ln155_phi_fu_124_p4 == 1'd0) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & ((icmp_ln1498_reg_546 == 1'd1) | (((r_is_neg_1_reg_108 == 1'd1) | ((tmp_14_fu_454_p3 == 1'd1) | (1'd0 == and_ln155_reg_610))) | ((p_Result_2_reg_550 == 1'd1) & (icmp_ln63_reg_542 == 1'd0)))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln75_fu_505_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln155_fu_444_p2 = (xor_ln155_fu_438_p2 & phi_ln155_reg_120);

assign and_ln84_fu_305_p2 = (tmp_8_fu_297_p3 & icmp_ln84_fu_291_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

assign ap_NS_fsm_state38 = ap_NS_fsm[32'd37];

always @ (*) begin
    ap_condition_258 = (((r_is_neg_1_reg_108 == 1'd1) & (icmp_ln1499_fu_478_p2 == 1'd0) & (1'd0 == and_ln155_reg_610) & (p_Result_2_reg_550 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0)) | ((r_is_neg_1_reg_108 == 1'd1) & (icmp_ln1499_fu_478_p2 == 1'd0) & (1'd0 == and_ln155_reg_610) & (icmp_ln1498_reg_546 == 1'd0) & (icmp_ln63_reg_542 == 1'd1)));
end

always @ (*) begin
    ap_condition_263 = (((icmp_ln1499_fu_478_p2 == 1'd1) & (r_is_neg_1_reg_108 == 1'd1) & (1'd0 == and_ln155_reg_610) & (p_Result_2_reg_550 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0)) | ((icmp_ln1499_fu_478_p2 == 1'd1) & (r_is_neg_1_reg_108 == 1'd1) & (1'd0 == and_ln155_reg_610) & (icmp_ln1498_reg_546 == 1'd0) & (icmp_ln63_reg_542 == 1'd1)));
end

always @ (*) begin
    ap_condition_275 = (((tmp_14_fu_454_p3 == 1'd1) & (1'd1 == and_ln155_reg_610) & (r_is_neg_1_reg_108 == 1'd0) & (p_Result_2_reg_550 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0)) | ((tmp_14_fu_454_p3 == 1'd1) & (1'd1 == and_ln155_reg_610) & (r_is_neg_1_reg_108 == 1'd0) & (icmp_ln1498_reg_546 == 1'd0) & (icmp_ln63_reg_542 == 1'd1)));
end

always @ (*) begin
    ap_condition_87 = ((icmp_ln1498_fu_277_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1));
end

assign ap_phi_mux_phi_ln155_phi_fu_124_p4 = phi_ln155_reg_120;

assign grp_exp_core_32_20_54_s_fu_249_ap_start = grp_exp_core_32_20_54_s_fu_249_ap_start_reg;

assign grp_exp_core_32_20_54_s_fu_249_x_V = {{r_V_reg_585[85:32]}};

assign grp_log_75_21_s_fu_232_ap_start = grp_log_75_21_s_fu_232_ap_start_reg;

assign grp_log_75_21_s_fu_232_x_V = {{select_ln178_reg_559}, {42'd0}};

assign icmp_ln134_fu_391_p2 = ((index_assign_1_reg_132 == 7'd91) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_349_p0 = y_V;

assign icmp_ln1494_fu_349_p2 = (($signed(icmp_ln1494_fu_349_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1498_1_fu_343_p0 = y_V;

assign icmp_ln1498_1_fu_343_p2 = ((icmp_ln1498_1_fu_343_p0 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1498_fu_277_p2 = ((trunc_ln1498_fu_273_p1 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln1499_fu_478_p2 = ((r_V_7_reg_143 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_267_p2 = ((trunc_ln612_fu_263_p1 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_505_p2 = ((index_assign_reg_221 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_291_p0 = y_V;

assign icmp_ln84_fu_291_p2 = ((icmp_ln84_fu_291_p0 != 32'd0) ? 1'b1 : 1'b0);

assign j_1_fu_415_p2 = (index_assign_1_reg_132 + 7'd1);

assign j_2_fu_472_p2 = ($signed(index_assign_2_reg_166) + $signed(6'd63));

assign j_fu_511_p2 = (index_assign_reg_221 + 5'd1);

assign ln_x_s_V_fu_363_p1 = grp_log_75_21_s_fu_232_ap_return[59:0];

assign or_ln135_fu_409_p2 = (xor_ln135_fu_404_p2 | phi_ln155_reg_120);

always @ (*) begin
    p_Result_10_fu_490_p4 = r_V_8_fu_484_p2;
    p_Result_10_fu_490_p4[32'd31] = |(1'd1);
end

always @ (*) begin
    p_Result_11_fu_462_p4 = p_Val2_6_reg_155;
    p_Result_11_fu_462_p4[sext_ln177_fu_450_p1] = |(1'd1);
end

assign p_Result_2_fu_283_p1 = x_V;

assign p_Result_2_fu_283_p3 = p_Result_2_fu_283_p1[32'd21];

always @ (*) begin
    p_Result_7_fu_517_p4 = p_Val2_s_reg_210;
    p_Result_7_fu_517_p4[zext_ln75_fu_501_p1] = |(1'd1);
end

always @ (*) begin
    p_Result_8_fu_527_p4 = p_Val2_s_reg_210;
    p_Result_8_fu_527_p4[32'd31] = |(1'd0);
end

always @ (*) begin
    p_Result_9_fu_325_p4 = sext_ln703_fu_321_p1;
    p_Result_9_fu_325_p4[32'd32] = |(1'd0);
end

assign p_Result_s_fu_397_p3 = r_V_reg_585[zext_ln134_fu_387_p1];

assign r_V_8_fu_484_p2 = (32'd0 - r_V_7_reg_143);

assign select_ln178_fu_335_p3 = ((p_Result_2_fu_283_p3[0:0] === 1'b1) ? p_Result_9_fu_325_p4 : x_e_1_V_fu_311_p1);

assign sext_ln177_fu_450_p1 = index_assign_2_reg_166;

assign sext_ln703_fu_321_p1 = $signed(xs_V_1_fu_315_p2);

assign tmp_12_fu_431_p3 = r_V_reg_585[32'd91];

assign tmp_14_fu_454_p3 = index_assign_2_reg_166[32'd5];

assign tmp_8_fu_297_p1 = y_V;

assign tmp_8_fu_297_p3 = tmp_8_fu_297_p1[32'd12];

assign trunc_ln1498_fu_273_p0 = x_V;

assign trunc_ln1498_fu_273_p1 = trunc_ln1498_fu_273_p0[21:0];

assign trunc_ln612_fu_263_p0 = y_V;

assign trunc_ln612_fu_263_p1 = trunc_ln612_fu_263_p0[11:0];

assign x_e_1_V_fu_311_p0 = x_V;

assign x_e_1_V_fu_311_p1 = x_e_1_V_fu_311_p0;

assign xor_ln135_fu_404_p2 = (tmp_reg_592 ^ p_Result_s_fu_397_p3);

assign xor_ln155_fu_438_p2 = (tmp_12_fu_431_p3 ^ 1'd1);

assign xs_V_1_fu_315_p2 = (22'd0 - trunc_ln1498_fu_273_p1);

assign zext_ln134_fu_387_p1 = index_assign_1_reg_132;

assign zext_ln75_fu_501_p1 = index_assign_reg_221;

endmodule //pow_32_20_s
