#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar  1 15:55:01 2021
# Process ID: 19217
# Current directory: /home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1
# Command line: vivado -log ULTRA96V2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ULTRA96V2_wrapper.tcl
# Log file: /home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/ULTRA96V2_wrapper.vds
# Journal file: /home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/tools/Xilinx/Vivado/2020.1/scripts/Vivado_init.tcl'
2 Beta devices matching pattern found, 0 enabled.

BDF path set to /home/training/git/avnet/bdf 


source ULTRA96V2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/training/git/avnet/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2114.410 ; gain = 0.000 ; free physical = 10430 ; free virtual = 17094
Command: synth_design -top ULTRA96V2_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19226
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2427.746 ; gain = 5.934 ; free physical = 9463 ; free virtual = 16128
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_wrapper' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/hdl/ULTRA96V2_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'ULTRA96V2' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:7370' bound to instance 'ULTRA96V2_i' of component 'ULTRA96V2' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/hdl/ULTRA96V2_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:7402]
INFO: [Synth 8-3491] module 'ULTRA96V2_PWM_w_Int_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_PWM_w_Int_0_0_stub.vhdl:5' bound to instance 'PWM_w_Int_0' of component 'ULTRA96V2_PWM_w_Int_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8378]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_PWM_w_Int_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_PWM_w_Int_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ULTRA96V2_PWM_w_Int_1_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_PWM_w_Int_1_0_stub.vhdl:5' bound to instance 'PWM_w_Int_1' of component 'ULTRA96V2_PWM_w_Int_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8406]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_PWM_w_Int_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_PWM_w_Int_1_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ULTRA96V2_axi_bram_ctrl_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'ULTRA96V2_axi_bram_ctrl_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8434]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_axi_bram_ctrl_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_bram_ctrl_0_0_stub.vhdl:62]
INFO: [Synth 8-3491] module 'ULTRA96V2_blk_mem_gen_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0_bram' of component 'ULTRA96V2_blk_mem_gen_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8488]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_blk_mem_gen_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_blk_mem_gen_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'ULTRA96V2_axi_gpio_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'ULTRA96V2_axi_gpio_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8509]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_axi_gpio_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ULTRA96V2_axi_gpio_1_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'ULTRA96V2_axi_gpio_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8533]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_axi_gpio_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'ULTRA96V2_axi_gpio_2_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_gpio_2_0_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'ULTRA96V2_axi_gpio_2_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8556]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_axi_gpio_2_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_gpio_2_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ULTRA96V2_axi_intc_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_intc_0_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'ULTRA96V2_axi_intc_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8580]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_axi_intc_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_intc_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ULTRA96V2_axi_uart16550_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_uart16550_0_0_stub.vhdl:5' bound to instance 'axi_uart16550_0' of component 'ULTRA96V2_axi_uart16550_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8604]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_axi_uart16550_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_uart16550_0_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'ULTRA96V2_axi_uart16550_1_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_uart16550_1_0_stub.vhdl:5' bound to instance 'axi_uart16550_1' of component 'ULTRA96V2_axi_uart16550_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8642]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_axi_uart16550_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_axi_uart16550_1_0_stub.vhdl:46]
INFO: [Synth 8-3491] module 'ULTRA96V2_clk_wiz_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'ULTRA96V2_clk_wiz_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8680]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_clk_wiz_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_clk_wiz_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ULTRA96V2_proc_sys_reset_0_1' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'ULTRA96V2_proc_sys_reset_0_1' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8693]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_proc_sys_reset_0_1' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ULTRA96V2_proc_sys_reset_1_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'ULTRA96V2_proc_sys_reset_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8706]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_proc_sys_reset_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ULTRA96V2_proc_sys_reset_2_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_2_0_stub.vhdl:5' bound to instance 'proc_sys_reset_2' of component 'ULTRA96V2_proc_sys_reset_2_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8719]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_proc_sys_reset_2_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_2_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ULTRA96V2_proc_sys_reset_3_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_3_0_stub.vhdl:5' bound to instance 'proc_sys_reset_3' of component 'ULTRA96V2_proc_sys_reset_3_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8732]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_proc_sys_reset_3_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_3_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ULTRA96V2_proc_sys_reset_4_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_4_0_stub.vhdl:5' bound to instance 'proc_sys_reset_4' of component 'ULTRA96V2_proc_sys_reset_4_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8745]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_proc_sys_reset_4_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_4_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ULTRA96V2_proc_sys_reset_5_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_5_0_stub.vhdl:5' bound to instance 'proc_sys_reset_5' of component 'ULTRA96V2_proc_sys_reset_5_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8758]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_proc_sys_reset_5_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_5_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ULTRA96V2_proc_sys_reset_6_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_6_0_stub.vhdl:5' bound to instance 'proc_sys_reset_6' of component 'ULTRA96V2_proc_sys_reset_6_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:8771]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_proc_sys_reset_6_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_6_0_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_axi_interconnect_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:5211]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_17SM5BX' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_17SM5BX' (1#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:93]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_KL7L7P' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:270]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_ds_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'ULTRA96V2_auto_ds_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:565]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_ds_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_pc_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'ULTRA96V2_auto_pc_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:644]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_pc_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_KL7L7P' (2#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:270]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1SR8C5O' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:773]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_ds_1' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'ULTRA96V2_auto_ds_1' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_ds_1' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_pc_1' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'ULTRA96V2_auto_pc_1' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_pc_1' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1SR8C5O' (3#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:773]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_HCB7IS' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:1276]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_ds_2' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'ULTRA96V2_auto_ds_2' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_ds_2' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_pc_2' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'ULTRA96V2_auto_pc_2' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_pc_2' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_HCB7IS' (4#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:1276]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_WE50V3' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:1779]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_ds_3' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'ULTRA96V2_auto_ds_3' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:2074]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_ds_3' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_pc_3' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'ULTRA96V2_auto_pc_3' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:2153]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_pc_3' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_WE50V3' (5#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:1779]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_19BRKXZ' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:2282]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_ds_4' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_4_stub.vhdl:5' bound to instance 'auto_ds' of component 'ULTRA96V2_auto_ds_4' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:2577]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_ds_4' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_4_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_pc_4' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'ULTRA96V2_auto_pc_4' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:2656]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_pc_4' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_4_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_19BRKXZ' (6#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:2282]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_FBE6' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:2787]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_ds_5' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_5_stub.vhdl:5' bound to instance 'auto_ds' of component 'ULTRA96V2_auto_ds_5' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:3084]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_ds_5' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_5_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_pc_5' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'ULTRA96V2_auto_pc_5' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:3163]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_pc_5' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_5_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_FBE6' (7#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:2787]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1NWN5FA' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:3294]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_ds_6' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_6_stub.vhdl:5' bound to instance 'auto_ds' of component 'ULTRA96V2_auto_ds_6' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:3591]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_ds_6' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_6_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_pc_6' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_6_stub.vhdl:5' bound to instance 'auto_pc' of component 'ULTRA96V2_auto_pc_6' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:3670]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_pc_6' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_6_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1NWN5FA' (8#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:3294]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_1570E0O' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:3799]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_ds_7' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_7_stub.vhdl:5' bound to instance 'auto_ds' of component 'ULTRA96V2_auto_ds_7' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:4094]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_ds_7' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_7_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_pc_7' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_7_stub.vhdl:5' bound to instance 'auto_pc' of component 'ULTRA96V2_auto_pc_7' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:4173]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_pc_7' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_7_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_1570E0O' (9#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:3799]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_IR2PPC' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:4302]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_ds_8' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_8_stub.vhdl:5' bound to instance 'auto_ds' of component 'ULTRA96V2_auto_ds_8' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:4597]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_ds_8' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_ds_8_stub.vhdl:87]
INFO: [Synth 8-3491] module 'ULTRA96V2_auto_pc_8' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_8_stub.vhdl:5' bound to instance 'auto_pc' of component 'ULTRA96V2_auto_pc_8' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:4676]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_auto_pc_8' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_auto_pc_8_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_IR2PPC' (10#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:4302]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1NUOF5' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:4827]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1NUOF5' (11#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:4827]
INFO: [Synth 8-3491] module 'ULTRA96V2_xbar_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'ULTRA96V2_xbar_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:6929]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_xbar_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'ULTRA96V2_axi_interconnect_0_0' (12#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:5211]
INFO: [Synth 8-3491] module 'ULTRA96V2_proc_sys_reset_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'ULTRA96V2_proc_sys_reset_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9042]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_proc_sys_reset_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ULTRA96V2_system_management_wiz_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_system_management_wiz_0_0_stub.vhdl:5' bound to instance 'system_management_wiz_0' of component 'ULTRA96V2_system_management_wiz_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9055]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_system_management_wiz_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_system_management_wiz_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlconcat_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlconcat_0_0/synth/ULTRA96V2_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'ULTRA96V2_xlconcat_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9083]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlconcat_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlconcat_0_0/synth/ULTRA96V2_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 2 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 7 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (13#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlconcat_0_0' (14#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlconcat_0_0/synth/ULTRA96V2_xlconcat_0_0.v:58]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_0_0/synth/ULTRA96V2_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'ULTRA96V2_xlslice_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9093]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_0_0/synth/ULTRA96V2_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 29 - type: integer 
	Parameter DIN_TO bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (15#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_0_0' (16#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_0_0/synth/ULTRA96V2_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_1_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_1_0/synth/ULTRA96V2_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'ULTRA96V2_xlslice_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9098]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_1_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_1_0/synth/ULTRA96V2_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 27 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (16#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_1_0' (17#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_1_0/synth/ULTRA96V2_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_2_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_2_0/synth/ULTRA96V2_xlslice_2_0.v:57' bound to instance 'xlslice_2' of component 'ULTRA96V2_xlslice_2_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9103]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_2_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_2_0/synth/ULTRA96V2_xlslice_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (17#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_2_0' (18#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_2_0/synth/ULTRA96V2_xlslice_2_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_3_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_3_0/synth/ULTRA96V2_xlslice_3_0.v:57' bound to instance 'xlslice_3' of component 'ULTRA96V2_xlslice_3_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9108]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_3_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_3_0/synth/ULTRA96V2_xlslice_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 17 - type: integer 
	Parameter DIN_TO bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (18#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_3_0' (19#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_3_0/synth/ULTRA96V2_xlslice_3_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_4_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_4_0/synth/ULTRA96V2_xlslice_4_0.v:57' bound to instance 'xlslice_4' of component 'ULTRA96V2_xlslice_4_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9113]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_4_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_4_0/synth/ULTRA96V2_xlslice_4_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 13 - type: integer 
	Parameter DIN_TO bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (19#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_4_0' (20#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_4_0/synth/ULTRA96V2_xlslice_4_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_5_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_5_0/synth/ULTRA96V2_xlslice_5_0.v:57' bound to instance 'xlslice_5' of component 'ULTRA96V2_xlslice_5_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9118]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_5_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_5_0/synth/ULTRA96V2_xlslice_5_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 12 - type: integer 
	Parameter DIN_TO bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized4' (20#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_5_0' (21#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_5_0/synth/ULTRA96V2_xlslice_5_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_6_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_6_0/synth/ULTRA96V2_xlslice_6_0.v:57' bound to instance 'xlslice_6' of component 'ULTRA96V2_xlslice_6_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9123]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_6_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_6_0/synth/ULTRA96V2_xlslice_6_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 11 - type: integer 
	Parameter DIN_TO bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized5' (21#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_6_0' (22#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_6_0/synth/ULTRA96V2_xlslice_6_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_7_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_7_0/synth/ULTRA96V2_xlslice_7_0.v:57' bound to instance 'xlslice_7' of component 'ULTRA96V2_xlslice_7_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9128]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_7_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_7_0/synth/ULTRA96V2_xlslice_7_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 9 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized6' (22#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_7_0' (23#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_7_0/synth/ULTRA96V2_xlslice_7_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_8_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_8_0/synth/ULTRA96V2_xlslice_8_0.v:57' bound to instance 'xlslice_8' of component 'ULTRA96V2_xlslice_8_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9133]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_8_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_8_0/synth/ULTRA96V2_xlslice_8_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized7' (23#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_8_0' (24#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_8_0/synth/ULTRA96V2_xlslice_8_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_xlslice_9_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_9_0/synth/ULTRA96V2_xlslice_9_0.v:57' bound to instance 'xlslice_9' of component 'ULTRA96V2_xlslice_9_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9138]
INFO: [Synth 8-6157] synthesizing module 'ULTRA96V2_xlslice_9_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_9_0/synth/ULTRA96V2_xlslice_9_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 30 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized8' (24#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ULTRA96V2_xlslice_9_0' (25#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xlslice_9_0/synth/ULTRA96V2_xlslice_9_0.v:57]
INFO: [Synth 8-3491] module 'ULTRA96V2_zynq_ultra_ps_e_0_0' declared at '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'ULTRA96V2_zynq_ultra_ps_e_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:9143]
INFO: [Synth 8-638] synthesizing module 'ULTRA96V2_zynq_ultra_ps_e_0_0' [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/.Xil/Vivado-19217-ubuv1804/realtime/ULTRA96V2_zynq_ultra_ps_e_0_0_stub.vhdl:63]
INFO: [Synth 8-256] done synthesizing module 'ULTRA96V2' (26#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/synth/ULTRA96V2.vhd:7402]
INFO: [Synth 8-256] done synthesizing module 'ULTRA96V2_wrapper' (27#1) [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/hdl/ULTRA96V2_wrapper.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2493.652 ; gain = 71.840 ; free physical = 9485 ; free virtual = 16151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2508.496 ; gain = 86.684 ; free physical = 9484 ; free virtual = 16150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2508.496 ; gain = 86.684 ; free physical = 9484 ; free virtual = 16150
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2508.496 ; gain = 0.000 ; free physical = 9475 ; free virtual = 16140
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_zynq_ultra_ps_e_0_0/ULTRA96V2_zynq_ultra_ps_e_0_0/ULTRA96V2_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ULTRA96V2_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_zynq_ultra_ps_e_0_0/ULTRA96V2_zynq_ultra_ps_e_0_0/ULTRA96V2_zynq_ultra_ps_e_0_0_in_context.xdc:2]
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_zynq_ultra_ps_e_0_0/ULTRA96V2_zynq_ultra_ps_e_0_0/ULTRA96V2_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'ULTRA96V2_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xbar_0/ULTRA96V2_xbar_0/ULTRA96V2_xbar_0_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_xbar_0/ULTRA96V2_xbar_0/ULTRA96V2_xbar_0_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_0_0/ULTRA96V2_proc_sys_reset_0_0/ULTRA96V2_proc_sys_reset_0_0_in_context.xdc] for cell 'ULTRA96V2_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_0_0/ULTRA96V2_proc_sys_reset_0_0/ULTRA96V2_proc_sys_reset_0_0_in_context.xdc] for cell 'ULTRA96V2_i/rst_ps8_0_100M'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_bram_ctrl_0_0/ULTRA96V2_axi_bram_ctrl_0_0/ULTRA96V2_axi_bram_ctrl_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_bram_ctrl_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_bram_ctrl_0_0/ULTRA96V2_axi_bram_ctrl_0_0/ULTRA96V2_axi_bram_ctrl_0_0_in_context.xdc:2]
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_bram_ctrl_0_0/ULTRA96V2_axi_bram_ctrl_0_0/ULTRA96V2_axi_bram_ctrl_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_bram_ctrl_0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_blk_mem_gen_0_0/ULTRA96V2_blk_mem_gen_0_0/ULTRA96V2_blk_mem_gen_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_blk_mem_gen_0_0/ULTRA96V2_blk_mem_gen_0_0/ULTRA96V2_blk_mem_gen_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_uart16550_0_0/ULTRA96V2_axi_uart16550_0_0/ULTRA96V2_axi_uart16550_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_uart16550_0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_uart16550_0_0/ULTRA96V2_axi_uart16550_0_0/ULTRA96V2_axi_uart16550_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_uart16550_0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_uart16550_1_0/ULTRA96V2_axi_uart16550_1_0/ULTRA96V2_axi_uart16550_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_uart16550_1'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_uart16550_1_0/ULTRA96V2_axi_uart16550_1_0/ULTRA96V2_axi_uart16550_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_uart16550_1'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_gpio_0_0/ULTRA96V2_axi_gpio_0_0/ULTRA96V2_axi_gpio_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_gpio_0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_gpio_0_0/ULTRA96V2_axi_gpio_0_0/ULTRA96V2_axi_gpio_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_gpio_0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_gpio_1_0/ULTRA96V2_axi_gpio_1_0/ULTRA96V2_axi_gpio_1_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_gpio_1'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_gpio_1_0/ULTRA96V2_axi_gpio_1_0/ULTRA96V2_axi_gpio_1_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_gpio_1'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_gpio_2_0/ULTRA96V2_axi_gpio_2_0/ULTRA96V2_axi_gpio_2_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_gpio_2'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_gpio_2_0/ULTRA96V2_axi_gpio_2_0/ULTRA96V2_axi_gpio_2_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_gpio_2'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_PWM_w_Int_0_0/ULTRA96V2_PWM_w_Int_0_0/ULTRA96V2_PWM_w_Int_1_0_in_context.xdc] for cell 'ULTRA96V2_i/PWM_w_Int_0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_PWM_w_Int_0_0/ULTRA96V2_PWM_w_Int_0_0/ULTRA96V2_PWM_w_Int_1_0_in_context.xdc] for cell 'ULTRA96V2_i/PWM_w_Int_0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_PWM_w_Int_1_0/ULTRA96V2_PWM_w_Int_1_0/ULTRA96V2_PWM_w_Int_1_0_in_context.xdc] for cell 'ULTRA96V2_i/PWM_w_Int_1'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_PWM_w_Int_1_0/ULTRA96V2_PWM_w_Int_1_0/ULTRA96V2_PWM_w_Int_1_0_in_context.xdc] for cell 'ULTRA96V2_i/PWM_w_Int_1'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_system_management_wiz_0_0/ULTRA96V2_system_management_wiz_0_0/ULTRA96V2_system_management_wiz_0_0_in_context.xdc] for cell 'ULTRA96V2_i/system_management_wiz_0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_system_management_wiz_0_0/ULTRA96V2_system_management_wiz_0_0/ULTRA96V2_system_management_wiz_0_0_in_context.xdc] for cell 'ULTRA96V2_i/system_management_wiz_0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_intc_0_0/ULTRA96V2_axi_intc_0_0/ULTRA96V2_axi_intc_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_intc_0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_axi_intc_0_0/ULTRA96V2_axi_intc_0_0/ULTRA96V2_axi_intc_0_0_in_context.xdc] for cell 'ULTRA96V2_i/axi_intc_0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc] for cell 'ULTRA96V2_i/clk_wiz_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc:12]
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc:14]
WARNING: [Vivado 12-584] No ports matched ''. [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc:16]
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0/ULTRA96V2_clk_wiz_0_0_in_context.xdc] for cell 'ULTRA96V2_i/clk_wiz_0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_0_1/ULTRA96V2_proc_sys_reset_0_1/ULTRA96V2_proc_sys_reset_0_1_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_0_1/ULTRA96V2_proc_sys_reset_0_1/ULTRA96V2_proc_sys_reset_0_1_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_0'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_1_0/ULTRA96V2_proc_sys_reset_1_0/ULTRA96V2_proc_sys_reset_1_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_1_0/ULTRA96V2_proc_sys_reset_1_0/ULTRA96V2_proc_sys_reset_1_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_1'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_2_0/ULTRA96V2_proc_sys_reset_2_0/ULTRA96V2_proc_sys_reset_2_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_2'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_2_0/ULTRA96V2_proc_sys_reset_2_0/ULTRA96V2_proc_sys_reset_2_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_2'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_3_0/ULTRA96V2_proc_sys_reset_3_0/ULTRA96V2_proc_sys_reset_0_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_3'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_3_0/ULTRA96V2_proc_sys_reset_3_0/ULTRA96V2_proc_sys_reset_0_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_3'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_4_0/ULTRA96V2_proc_sys_reset_4_0/ULTRA96V2_proc_sys_reset_4_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_4'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_4_0/ULTRA96V2_proc_sys_reset_4_0/ULTRA96V2_proc_sys_reset_4_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_4'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_5_0/ULTRA96V2_proc_sys_reset_5_0/ULTRA96V2_proc_sys_reset_5_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_5'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_5_0/ULTRA96V2_proc_sys_reset_5_0/ULTRA96V2_proc_sys_reset_5_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_5'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_6_0/ULTRA96V2_proc_sys_reset_6_0/ULTRA96V2_proc_sys_reset_6_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_6'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_proc_sys_reset_6_0/ULTRA96V2_proc_sys_reset_6_0/ULTRA96V2_proc_sys_reset_6_0_in_context.xdc] for cell 'ULTRA96V2_i/proc_sys_reset_6'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_0/ULTRA96V2_auto_ds_0/ULTRA96V2_auto_ds_1_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_0/ULTRA96V2_auto_ds_0/ULTRA96V2_auto_ds_1_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_0/ULTRA96V2_auto_pc_0/ULTRA96V2_auto_pc_0_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_0/ULTRA96V2_auto_pc_0/ULTRA96V2_auto_pc_0_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_1/ULTRA96V2_auto_ds_1/ULTRA96V2_auto_ds_1_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_1/ULTRA96V2_auto_ds_1/ULTRA96V2_auto_ds_1_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_1/ULTRA96V2_auto_pc_1/ULTRA96V2_auto_pc_0_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_1/ULTRA96V2_auto_pc_1/ULTRA96V2_auto_pc_0_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_2/ULTRA96V2_auto_ds_2/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_2/ULTRA96V2_auto_ds_2/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_2/ULTRA96V2_auto_pc_2/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_2/ULTRA96V2_auto_pc_2/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_3/ULTRA96V2_auto_ds_3/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_3/ULTRA96V2_auto_ds_3/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_3/ULTRA96V2_auto_pc_3/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_3/ULTRA96V2_auto_pc_3/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_4/ULTRA96V2_auto_ds_4/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_4/ULTRA96V2_auto_ds_4/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_4/ULTRA96V2_auto_pc_4/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_4/ULTRA96V2_auto_pc_4/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_5/ULTRA96V2_auto_ds_5/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_5/ULTRA96V2_auto_ds_5/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_5/ULTRA96V2_auto_pc_5/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_5/ULTRA96V2_auto_pc_5/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_6/ULTRA96V2_auto_ds_6/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_6/ULTRA96V2_auto_ds_6/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_6/ULTRA96V2_auto_pc_6/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_6/ULTRA96V2_auto_pc_6/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_7/ULTRA96V2_auto_ds_7/ULTRA96V2_auto_ds_1_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_7/ULTRA96V2_auto_ds_7/ULTRA96V2_auto_ds_1_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_7/ULTRA96V2_auto_pc_7/ULTRA96V2_auto_pc_0_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_7/ULTRA96V2_auto_pc_7/ULTRA96V2_auto_pc_0_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_8/ULTRA96V2_auto_ds_8/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_ds_8/ULTRA96V2_auto_ds_8/ULTRA96V2_auto_ds_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_8/ULTRA96V2_auto_pc_8/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/sources_1/bd/ULTRA96V2/ip/ULTRA96V2_auto_pc_8/ULTRA96V2_auto_pc_8/ULTRA96V2_auto_pc_2_in_context.xdc] for cell 'ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/constrs_1/imports/ULTRA96V2/ultra96v2_oob.xdc]
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/constrs_1/imports/ULTRA96V2/ultra96v2_oob.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.srcs/constrs_1/imports/ULTRA96V2/ultra96v2_oob.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ULTRA96V2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ULTRA96V2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.238 ; gain = 0.000 ; free physical = 9375 ; free virtual = 16041
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2630.238 ; gain = 0.000 ; free physical = 9375 ; free virtual = 16041
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ULTRA96V2_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2634.207 ; gain = 212.395 ; free physical = 9463 ; free virtual = 16129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2634.207 ; gain = 212.395 ; free physical = 9463 ; free virtual = 16129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ULTRA96V2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/axi_uart16550_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/PWM_w_Int_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/PWM_w_Int_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/system_management_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/xlslice_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/proc_sys_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/proc_sys_reset_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/proc_sys_reset_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/proc_sys_reset_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/proc_sys_reset_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ULTRA96V2_i/ps8_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 2634.207 ; gain = 212.395 ; free physical = 9463 ; free virtual = 16129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2634.207 ; gain = 212.395 ; free physical = 9466 ; free virtual = 16133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2634.207 ; gain = 212.395 ; free physical = 9457 ; free virtual = 16129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:30 . Memory (MB): peak = 3090.879 ; gain = 669.066 ; free physical = 8826 ; free virtual = 15498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:30 . Memory (MB): peak = 3091.879 ; gain = 670.066 ; free physical = 8825 ; free virtual = 15497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:31 . Memory (MB): peak = 3112.926 ; gain = 691.113 ; free physical = 8822 ; free virtual = 15494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:34 . Memory (MB): peak = 3118.863 ; gain = 697.051 ; free physical = 8822 ; free virtual = 15494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:34 . Memory (MB): peak = 3118.863 ; gain = 697.051 ; free physical = 8822 ; free virtual = 15494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:34 . Memory (MB): peak = 3118.863 ; gain = 697.051 ; free physical = 8822 ; free virtual = 15494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:34 . Memory (MB): peak = 3118.863 ; gain = 697.051 ; free physical = 8822 ; free virtual = 15494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:34 . Memory (MB): peak = 3118.863 ; gain = 697.051 ; free physical = 8822 ; free virtual = 15494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:34 . Memory (MB): peak = 3118.863 ; gain = 697.051 ; free physical = 8822 ; free virtual = 15494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |ULTRA96V2_xbar_0                    |         1|
|2     |ULTRA96V2_auto_ds_0                 |         1|
|3     |ULTRA96V2_auto_pc_0                 |         1|
|4     |ULTRA96V2_auto_ds_1                 |         1|
|5     |ULTRA96V2_auto_pc_1                 |         1|
|6     |ULTRA96V2_auto_ds_2                 |         1|
|7     |ULTRA96V2_auto_pc_2                 |         1|
|8     |ULTRA96V2_auto_ds_3                 |         1|
|9     |ULTRA96V2_auto_pc_3                 |         1|
|10    |ULTRA96V2_auto_ds_4                 |         1|
|11    |ULTRA96V2_auto_pc_4                 |         1|
|12    |ULTRA96V2_auto_ds_5                 |         1|
|13    |ULTRA96V2_auto_pc_5                 |         1|
|14    |ULTRA96V2_auto_ds_6                 |         1|
|15    |ULTRA96V2_auto_pc_6                 |         1|
|16    |ULTRA96V2_auto_ds_7                 |         1|
|17    |ULTRA96V2_auto_pc_7                 |         1|
|18    |ULTRA96V2_auto_ds_8                 |         1|
|19    |ULTRA96V2_auto_pc_8                 |         1|
|20    |ULTRA96V2_PWM_w_Int_0_0             |         1|
|21    |ULTRA96V2_PWM_w_Int_1_0             |         1|
|22    |ULTRA96V2_axi_bram_ctrl_0_0         |         1|
|23    |ULTRA96V2_blk_mem_gen_0_0           |         1|
|24    |ULTRA96V2_axi_gpio_0_0              |         1|
|25    |ULTRA96V2_axi_gpio_1_0              |         1|
|26    |ULTRA96V2_axi_gpio_2_0              |         1|
|27    |ULTRA96V2_axi_intc_0_0              |         1|
|28    |ULTRA96V2_axi_uart16550_0_0         |         1|
|29    |ULTRA96V2_axi_uart16550_1_0         |         1|
|30    |ULTRA96V2_clk_wiz_0_0               |         1|
|31    |ULTRA96V2_proc_sys_reset_0_1        |         1|
|32    |ULTRA96V2_proc_sys_reset_1_0        |         1|
|33    |ULTRA96V2_proc_sys_reset_2_0        |         1|
|34    |ULTRA96V2_proc_sys_reset_3_0        |         1|
|35    |ULTRA96V2_proc_sys_reset_4_0        |         1|
|36    |ULTRA96V2_proc_sys_reset_5_0        |         1|
|37    |ULTRA96V2_proc_sys_reset_6_0        |         1|
|38    |ULTRA96V2_proc_sys_reset_0_0        |         1|
|39    |ULTRA96V2_system_management_wiz_0_0 |         1|
|40    |ULTRA96V2_zynq_ultra_ps_e_0_0       |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |ULTRA96V2_PWM_w_Int_0_0_bbox             |     1|
|2     |ULTRA96V2_PWM_w_Int_1_0_bbox             |     1|
|3     |ULTRA96V2_auto_ds_0_bbox                 |     1|
|4     |ULTRA96V2_auto_ds_1_bbox                 |     1|
|5     |ULTRA96V2_auto_ds_2_bbox                 |     1|
|6     |ULTRA96V2_auto_ds_3_bbox                 |     1|
|7     |ULTRA96V2_auto_ds_4_bbox                 |     1|
|8     |ULTRA96V2_auto_ds_5_bbox                 |     1|
|9     |ULTRA96V2_auto_ds_6_bbox                 |     1|
|10    |ULTRA96V2_auto_ds_7_bbox                 |     1|
|11    |ULTRA96V2_auto_ds_8_bbox                 |     1|
|12    |ULTRA96V2_auto_pc_0_bbox                 |     1|
|13    |ULTRA96V2_auto_pc_1_bbox                 |     1|
|14    |ULTRA96V2_auto_pc_2_bbox                 |     1|
|15    |ULTRA96V2_auto_pc_3_bbox                 |     1|
|16    |ULTRA96V2_auto_pc_4_bbox                 |     1|
|17    |ULTRA96V2_auto_pc_5_bbox                 |     1|
|18    |ULTRA96V2_auto_pc_6_bbox                 |     1|
|19    |ULTRA96V2_auto_pc_7_bbox                 |     1|
|20    |ULTRA96V2_auto_pc_8_bbox                 |     1|
|21    |ULTRA96V2_axi_bram_ctrl_0_0_bbox         |     1|
|22    |ULTRA96V2_axi_gpio_0_0_bbox              |     1|
|23    |ULTRA96V2_axi_gpio_1_0_bbox              |     1|
|24    |ULTRA96V2_axi_gpio_2_0_bbox              |     1|
|25    |ULTRA96V2_axi_intc_0_0_bbox              |     1|
|26    |ULTRA96V2_axi_uart16550_0_0_bbox         |     1|
|27    |ULTRA96V2_axi_uart16550_1_0_bbox         |     1|
|28    |ULTRA96V2_blk_mem_gen_0_0_bbox           |     1|
|29    |ULTRA96V2_clk_wiz_0_0_bbox               |     1|
|30    |ULTRA96V2_proc_sys_reset_0_0_bbox        |     1|
|31    |ULTRA96V2_proc_sys_reset_0_1_bbox        |     1|
|32    |ULTRA96V2_proc_sys_reset_1_0_bbox        |     1|
|33    |ULTRA96V2_proc_sys_reset_2_0_bbox        |     1|
|34    |ULTRA96V2_proc_sys_reset_3_0_bbox        |     1|
|35    |ULTRA96V2_proc_sys_reset_4_0_bbox        |     1|
|36    |ULTRA96V2_proc_sys_reset_5_0_bbox        |     1|
|37    |ULTRA96V2_proc_sys_reset_6_0_bbox        |     1|
|38    |ULTRA96V2_system_management_wiz_0_0_bbox |     1|
|39    |ULTRA96V2_xbar_0_bbox                    |     1|
|40    |ULTRA96V2_zynq_ultra_ps_e_0_0_bbox       |     1|
|41    |IBUF                                     |     5|
|42    |OBUF                                     |    40|
+------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:34 . Memory (MB): peak = 3118.863 ; gain = 697.051 ; free physical = 8822 ; free virtual = 15494
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:23 . Memory (MB): peak = 3118.863 ; gain = 571.340 ; free physical = 8858 ; free virtual = 15530
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:35 . Memory (MB): peak = 3118.871 ; gain = 697.051 ; free physical = 8858 ; free virtual = 15530
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3130.832 ; gain = 0.000 ; free physical = 8928 ; free virtual = 15600
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3149.676 ; gain = 0.000 ; free physical = 8869 ; free virtual = 15541
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
183 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:02:00 . Memory (MB): peak = 3149.676 ; gain = 1035.266 ; free physical = 9001 ; free virtual = 15674
INFO: [Common 17-1381] The checkpoint '/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2020_1/ULTRA96V2.runs/synth_1/ULTRA96V2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ULTRA96V2_wrapper_utilization_synth.rpt -pb ULTRA96V2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 15:57:23 2021...
