<!doctype html><html lang=en><head><meta charset=UTF-8><meta name=viewport content="width=device-width,initial-scale=1"><meta http-equiv=X-UA-Compatible content="ie=edge"><meta http-equiv=Accept-CH content="DPR, Viewport-Width, Width"><link rel=icon href=/images/favicon.png type=image/gif><link rel=preconnect href=https://fonts.googleapis.com><link rel=preconnect href=https://fonts.gstatic.com crossorigin><link rel=preload as=style href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap"><link rel=stylesheet href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap" media=print onload='this.media="all"'><noscript><link href="https://fonts.googleapis.com/css2?family=Alata&family=Lora:ital,wght@0,400;0,500;0,600;0,700;1,400;1,500;1,600;1,700&family=Roboto:ital,wght@0,100;0,300;0,400;0,500;0,700;0,900;1,100;1,300;1,400;1,500;1,700;1,900&display=swap" rel=stylesheet></noscript><link rel=stylesheet href=/css/font.css media=all><meta property="og:url" content="https://will-l10.github.io/blogs/custom-processor/"><meta property="og:site_name" content="William Lazcano | Computer & Electrical Engineering"><meta property="og:title" content="Custom 8-Bit Multicycle Processor"><meta property="og:description" content="Custom 8-bit processor from scratch with 16-instruction ISA and FSM-based control unit"><meta property="og:locale" content="en_us"><meta property="og:type" content="article"><meta property="article:section" content="blogs"><meta property="article:published_time" content="2024-11-16T00:00:00+00:00"><meta property="article:modified_time" content="2024-11-16T00:00:00+00:00"><meta property="article:tag" content="SystemVerilog"><meta property="article:tag" content="FPGA"><meta property="article:tag" content="Processor Design"><meta property="article:tag" content="Digital Systems"><meta property="article:tag" content="FSM"><meta name=twitter:card content="summary"><meta name=twitter:title content="Custom 8-Bit Multicycle Processor"><meta name=twitter:description content="Custom 8-bit processor from scratch with 16-instruction ISA and FSM-based control unit"><link rel=stylesheet href=/bootstrap-5/css/bootstrap.min.css media=all><link rel=stylesheet href=/css/header.css media=all><link rel=stylesheet href=/css/footer.css media=all><link rel=stylesheet href=/css/theme.css media=all><style>:root{--text-color:#343a40;--text-secondary-color:#6c757d;--text-link-color:#007bff;--background-color:#eaedf0;--secondary-background-color:#64ffda1a;--primary-color:#007bff;--secondary-color:#f8f9fa;--text-color-dark:#e4e6eb;--text-secondary-color-dark:#b0b3b8;--text-link-color-dark:#ffffff;--background-color-dark:#18191a;--secondary-background-color-dark:#212529;--primary-color-dark:#ffffff;--secondary-color-dark:#212529}body{font-size:1rem;font-weight:400;line-height:1.5;text-align:left}html{background-color:var(--background-color)!important}body::-webkit-scrollbar{height:0;width:8px;background-color:var(--background-color)}::-webkit-scrollbar-track{border-radius:1rem}::-webkit-scrollbar-thumb{border-radius:1rem;background:#b0b0b0;outline:1px solid var(--background-color)}#search-content::-webkit-scrollbar{width:.5em;height:.1em;background-color:var(--background-color)}</style><meta name=description content="Custom 8-bit processor from scratch with 16-instruction ISA and FSM-based control unit"><link rel=stylesheet href=/css/single.css><script defer src=/fontawesome-6/all-6.4.2.js></script><title>Custom 8-Bit Multicycle Processor | William Lazcano | Computer & Electrical Engineering</title></head><body class=light><script>let localStorageValue=localStorage.getItem("pref-theme"),mediaQuery=window.matchMedia("(prefers-color-scheme: dark)").matches;switch(localStorageValue){case"dark":document.documentElement.classList.add("dark"),document.body.classList.add("dark");break;case"light":document.body.classList.remove("dark"),document.documentElement.classList.remove("dark");break;default:mediaQuery&&(document.documentElement.classList.add("dark"),document.body.classList.add("dark"));break}</script><header id=profileHeader><nav class="pt-3 navbar navbar-expand-lg"><div class="container-fluid mx-xs-2 mx-sm-5 mx-md-5 mx-lg-5"><a class="navbar-brand primary-font text-wrap" href=/><img src=/images/favicon.png width=30 height=30 class="d-inline-block align-top">
William Lazcano</a><div><input id=search autocomplete=off class="form-control mr-sm-2 d-none d-md-block" placeholder='Ctrl + k to Search...' aria-label=Search oninput=searchOnChange(event)></div><button class=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#navbarContent aria-controls=navbarContent aria-expanded=false aria-label="Toggle navigation">
<svg aria-hidden="true" height="24" viewBox="0 0 16 16" width="24" data-view-component="true"><path fill-rule="evenodd" d="M1 2.75A.75.75.0 011.75 2h12.5a.75.75.0 110 1.5H1.75A.75.75.0 011 2.75zm0 5A.75.75.0 011.75 7h12.5a.75.75.0 110 1.5H1.75A.75.75.0 011 7.75zM1.75 12a.75.75.0 100 1.5h12.5a.75.75.0 100-1.5H1.75z"/></svg></button><div class="collapse navbar-collapse text-wrap primary-font" id=navbarContent><ul class="navbar-nav ms-auto text-center"><li class="nav-item navbar-text d-block d-md-none"><div class=nav-link><input id=search autocomplete=off class="form-control mr-sm-2" placeholder='Ctrl + k to Search...' aria-label=Search oninput=searchOnChange(event)></div></li><li class="nav-item navbar-text"><a class=nav-link href=/#about aria-label=about>About Me</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#experience aria-label=experience>Experience</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#education aria-label=education>Education</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#achievements aria-label=achievements>Achievements</a></li><li class="nav-item navbar-text"><a class=nav-link href=/#contact aria-label=contact>Get in Touch</a></li><li class="nav-item navbar-text"><a class=nav-link href=/blogs/ title>Blog</a></li><li class="nav-item navbar-text"><div class=text-center><button id=theme-toggle>
<svg id="moon" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></li></ul></div></div></nav></header><div id=content><section id=single><div class=container><div class="row justify-content-center"><div class="col-sm-12 col-md-12 col-lg-9"><div class=pr-lg-4><div class="title mb-5"><h1 class="text-center mb-4">Custom 8-Bit Multicycle Processor</h1><div class=text-center>William Lazcano
<small>|</small>
Nov 16, 2024
<span id=readingTime>min read</span></div></div><div class=featured-image><img class="img-fluid mx-auto d-block" src=/images/projects/processor.jpg alt="Custom 8-Bit Multicycle Processor"></div><article class="page-content p-2"><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a <strong>complete custom 8-bit multicycle processor</strong> from the ground up, featuring a 16-instruction ISA and FSM-based control unit. This processor successfully executes complex matrix operations entirely in software using integer arithmetic.</p><p><img src=/images/projects/processor.jpg alt="Processor Block Diagram"></p><h3 id=key-specifications>Key Specifications</h3><table><thead><tr><th>Feature</th><th>Specification</th></tr></thead><tbody><tr><td><strong>Architecture</strong></td><td>8-bit multicycle</td></tr><tr><td><strong>Instruction Set</strong></td><td>16 custom instructions</td></tr><tr><td><strong>Memory</strong></td><td>512 bytes unified (byte-addressable)</td></tr><tr><td><strong>Execution Cycles</strong></td><td>1-4 cycles per instruction</td></tr><tr><td><strong>Control Logic</strong></td><td>FSM-based with 6 states</td></tr><tr><td><strong>Target Platform</strong></td><td>Altera DE2-115 FPGA</td></tr></tbody></table><h2 id=architecture-deep-dive>Architecture Deep Dive</h2><h3 id=instruction-set-architecture>Instruction Set Architecture</h3><p>The processor implements 16 carefully designed instructions:</p><h4 id=arithmetic-operations>Arithmetic Operations</h4><pre tabindex=0><code>ADD   - Addition
SUB   - Subtraction  
MULT  - Multiplication
DIV   - Division
INAC  - Increment Accumulator
</code></pre><h4 id=logic-operations>Logic Operations</h4><pre tabindex=0><code>AND   - Bitwise AND
OR    - Bitwise OR
XOR   - Bitwise XOR
NOT   - Bitwise NOT
CLAC  - Clear Accumulator
</code></pre><h4 id=control-flow>Control Flow</h4><pre tabindex=0><code>JUMP  - Unconditional jump
JMPZ  - Jump if zero
JPNZ  - Jump if not zero
</code></pre><h4 id=data-movement>Data Movement</h4><pre tabindex=0><code>LDAC  - Load to Accumulator
STAC  - Store from Accumulator
MVAC  - Move to Accumulator
MOVR  - Move to R register
</code></pre><h3 id=finite-state-machine-design>Finite State Machine Design</h3><p>The control unit operates through 6 distinct states:</p><pre tabindex=0><code>┌─────────────┐
│ FETCH_STATE │
└──────┬──────┘
       │
       ▼
┌──────────────┐
│ NORMAL_STATE │─────┐
└──────┬───────┘     │
       │             │
       ├─────────────┼──────────┐
       │             │          │
       ▼             ▼          ▼
┌──────────────┐ ┌──────────┐ ┌────────────┐
│LOAD_ADDRESS1 │ │LOAD_STORE│ │ JUMP_STATE │
└──────┬───────┘ └──────────┘ └────────────┘
       │
       ▼
┌──────────────┐
│LOAD_ADDRESS2 │
└──────────────┘
</code></pre><h3 id=datapath-components>Datapath Components</h3><p>The processor&rsquo;s datapath consists of 11 major components:</p><p><strong>Registers:</strong></p><ul><li><strong>PC</strong> (16-bit): Program Counter</li><li><strong>IR</strong> (8-bit): Instruction Register</li><li><strong>AC</strong> (8-bit): Accumulator</li><li><strong>R</strong> (8-bit): General Purpose Register</li><li><strong>MDA</strong> (16-bit): Memory Data Address Register</li></ul><p><strong>Computational Units:</strong></p><ul><li><strong>ALU</strong> (8-bit): Arithmetic Logic Unit</li><li><strong>FF</strong> (1-bit): Zero Flag</li></ul><p><strong>Control Elements:</strong></p><ul><li><strong>PC Multiplexers</strong> (2x 16-bit): Control program flow</li><li><strong>AC Multiplexers</strong> (3x 8-bit): Manage accumulator input</li><li><strong>16-bit Adder</strong>: PC increment</li><li><strong>Instruction Multiplexer</strong>: Select instruction source</li></ul><h2 id=implementation-details>Implementation Details</h2><h3 id=control-unit-code>Control Unit Code</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-systemverilog data-lang=systemverilog><span style=display:flex><span><span style=color:#66d9ef>module</span> controller(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> clk, reset, prog_mode,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> FF,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] op_code,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] MDAwrite,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] ALU_control, AC_mux_sel,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> IRwrite, Rwrite, ACwrite, PCenable, MemWrite,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> PCmuxSel, intr_source, address_mux_sel
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>typedef</span> <span style=color:#66d9ef>enum</span> {
</span></span><span style=display:flex><span>        fetch_state, 
</span></span><span style=display:flex><span>        normal_state, 
</span></span><span style=display:flex><span>        load_address1, 
</span></span><span style=display:flex><span>        load_address2, 
</span></span><span style=display:flex><span>        jump_state, 
</span></span><span style=display:flex><span>        load_store
</span></span><span style=display:flex><span>    } FSM_states;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    FSM_states state, nextstate;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>reg</span> Z;
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always</span>@(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (reset <span style=color:#f92672>||</span> prog_mode)
</span></span><span style=display:flex><span>            state <span style=color:#f92672>&lt;=</span> fetch_state;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            state <span style=color:#f92672>&lt;=</span> nextstate;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>if</span>(op_code[<span style=color:#ae81ff>3</span>])
</span></span><span style=display:flex><span>                Z <span style=color:#f92672>&lt;=</span> FF;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#75715e>// State transition and control signal logic
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always</span>@(<span style=color:#f92672>*</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span>(state)
</span></span><span style=display:flex><span>            fetch_state: 
</span></span><span style=display:flex><span>                nextstate <span style=color:#f92672>&lt;=</span> normal_state;
</span></span><span style=display:flex><span>            
</span></span><span style=display:flex><span>            normal_state: <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span>(op_code[<span style=color:#ae81ff>3</span>]) <span style=color:#75715e>// ALU instruction
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                    nextstate <span style=color:#f92672>&lt;=</span> fetch_state;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (op_code[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] <span style=color:#f92672>==</span> <span style=color:#ae81ff>4</span><span style=color:#ae81ff>&#39;b0001</span> <span style=color:#f92672>||</span> 
</span></span><span style=display:flex><span>                         op_code[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] <span style=color:#f92672>==</span> <span style=color:#ae81ff>4</span><span style=color:#ae81ff>&#39;b0010</span> <span style=color:#f92672>||</span> 
</span></span><span style=display:flex><span>                         op_code[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] <span style=color:#f92672>==</span> <span style=color:#ae81ff>4</span><span style=color:#ae81ff>&#39;b0101</span> <span style=color:#f92672>||</span> 
</span></span><span style=display:flex><span>                         op_code[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] <span style=color:#f92672>==</span> <span style=color:#ae81ff>4</span><span style=color:#ae81ff>&#39;b0110</span> <span style=color:#f92672>||</span> 
</span></span><span style=display:flex><span>                         op_code[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] <span style=color:#f92672>==</span> <span style=color:#ae81ff>4</span><span style=color:#ae81ff>&#39;b0111</span>)
</span></span><span style=display:flex><span>                    nextstate <span style=color:#f92672>&lt;=</span> load_address1;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (op_code[<span style=color:#ae81ff>4</span>])
</span></span><span style=display:flex><span>                    nextstate <span style=color:#f92672>&lt;=</span> load_store;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>else</span>
</span></span><span style=display:flex><span>                    nextstate <span style=color:#f92672>&lt;=</span> fetch_state;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            
</span></span><span style=display:flex><span>            load_address1: 
</span></span><span style=display:flex><span>                nextstate <span style=color:#f92672>&lt;=</span> load_address2;
</span></span><span style=display:flex><span>            
</span></span><span style=display:flex><span>            load_address2: 
</span></span><span style=display:flex><span>                nextstate <span style=color:#f92672>&lt;=</span> (op_code[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] <span style=color:#f92672>==</span> <span style=color:#ae81ff>4</span><span style=color:#ae81ff>&#39;b0001</span> <span style=color:#f92672>||</span> 
</span></span><span style=display:flex><span>                             op_code[<span style=color:#ae81ff>3</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] <span style=color:#f92672>==</span> <span style=color:#ae81ff>4</span><span style=color:#ae81ff>&#39;b0010</span>) <span style=color:#f92672>?</span> 
</span></span><span style=display:flex><span>                             load_store <span style=color:#f92672>:</span> jump_state;
</span></span><span style=display:flex><span>            
</span></span><span style=display:flex><span>            jump_state: 
</span></span><span style=display:flex><span>                nextstate <span style=color:#f92672>&lt;=</span> fetch_state;
</span></span><span style=display:flex><span>            
</span></span><span style=display:flex><span>            load_store: 
</span></span><span style=display:flex><span>                nextstate <span style=color:#f92672>&lt;=</span> fetch_state;
</span></span><span style=display:flex><span>            
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> 
</span></span><span style=display:flex><span>                nextstate <span style=color:#f92672>&lt;=</span> fetch_state;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h3 id=alu-implementation>ALU Implementation</h3><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-systemverilog data-lang=systemverilog><span style=display:flex><span><span style=color:#66d9ef>module</span> alu(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] a, b,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>2</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] alu_control,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] result,
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>output</span> <span style=color:#66d9ef>logic</span> zero_flag
</span></span><span style=display:flex><span>);
</span></span><span style=display:flex><span>    
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span>(alu_control)
</span></span><span style=display:flex><span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b000</span><span style=color:#f92672>:</span> result <span style=color:#f92672>=</span> a <span style=color:#f92672>+</span> b;      <span style=color:#75715e>// ADD
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b001</span><span style=color:#f92672>:</span> result <span style=color:#f92672>=</span> a <span style=color:#f92672>-</span> b;      <span style=color:#75715e>// SUB
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b010</span><span style=color:#f92672>:</span> result <span style=color:#f92672>=</span> a <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;      <span style=color:#75715e>// INAC
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b011</span><span style=color:#f92672>:</span> result <span style=color:#f92672>=</span> <span style=color:#ae81ff>8</span><span style=color:#ae81ff>&#39;b0</span>;       <span style=color:#75715e>// CLAC
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b100</span><span style=color:#f92672>:</span> result <span style=color:#f92672>=</span> a <span style=color:#f92672>&amp;</span> b;      <span style=color:#75715e>// AND
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b101</span><span style=color:#f92672>:</span> result <span style=color:#f92672>=</span> a <span style=color:#f92672>*</span> b;      <span style=color:#75715e>// MULT
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b110</span><span style=color:#f92672>:</span> result <span style=color:#f92672>=</span> a <span style=color:#f92672>/</span> b;      <span style=color:#75715e>// DIV
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#ae81ff>3</span><span style=color:#ae81ff>&#39;b111</span><span style=color:#f92672>:</span> result <span style=color:#f92672>=</span> <span style=color:#f92672>~</span>a;         <span style=color:#75715e>// NOT
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> result <span style=color:#f92672>=</span> <span style=color:#ae81ff>8</span><span style=color:#ae81ff>&#39;b0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>        
</span></span><span style=display:flex><span>        zero_flag <span style=color:#f92672>=</span> (result <span style=color:#f92672>==</span> <span style=color:#ae81ff>8</span><span style=color:#ae81ff>&#39;b0</span>);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h2 id=matrix-operations-demo>Matrix Operations Demo</h2><h3 id=test-program-22-matrix-operations>Test Program: 2×2 Matrix Operations</h3><p>The processor executes complex matrix algorithms entirely in software:</p><p><strong>Matrix Addition:</strong></p><pre tabindex=0><code>A = | 6  5 |    B = | 1  2 |    C = | 7  7  |
    | 8  7 |        | 3  4 |        | 11 11 |
</code></pre><p><strong>Matrix Multiplication:</strong></p><pre tabindex=0><code>A × B = | 21  32 |
        | 29  44 |
</code></pre><p><strong>Matrix Inversion</strong> (using integer arithmetic):</p><pre tabindex=0><code>A⁻¹ = | det(A)⁻¹ × d   -det(A)⁻¹ × b |
      | -det(A)⁻¹ × c   det(A)⁻¹ × a |

Where det(A) = ad - bc
</code></pre><h3 id=performance-metrics>Performance Metrics</h3><table><thead><tr><th>Operation</th><th>Clock Cycles</th><th>Execution Time @ 50MHz</th></tr></thead><tbody><tr><td>Matrix Add (2×2)</td><td>~120</td><td>2.4 μs</td></tr><tr><td>Matrix Multiply (2×2)</td><td>~350</td><td>7.0 μs</td></tr><tr><td>Matrix Inversion (2×2)</td><td>~500</td><td>10.0 μs</td></tr></tbody></table><h2 id=fpga-deployment>FPGA Deployment</h2><h3 id=hardware-features>Hardware Features</h3><p><strong>Programming Mode:</strong></p><ul><li>9 switches control 512-byte address space</li><li>8 switches set data value</li><li>Red LEDs reflect current switch settings</li><li>Manual memory programming via switches</li></ul><p><strong>Display Output:</strong></p><ul><li>8 seven-segment displays</li><li>Real-time PC, opcode, and accumulator display</li><li>Matrix C results (address 0x1EF+) shown live</li><li>Two segments per byte</li></ul><h3 id=resource-utilization>Resource Utilization</h3><pre tabindex=0><code>┌─────────────────────┬──────────┬──────────┐
│ Resource            │ Used     │ Available│
├─────────────────────┼──────────┼──────────┤
│ Logic Elements      │ 4,302    │ 114,480  │
│ Dedicated Registers │ 4,171    │ 114,480  │
│ Memory Bits         │ 4,096    │ 3,981,312│
│ Multipliers (9-bit) │ 0        │ 532      │
└─────────────────────┴──────────┴──────────┘
Utilization: ~3.8%
</code></pre><h2 id=testing--verification>Testing & Verification</h2><h3 id=modelsim-simulation>ModelSim Simulation</h3><p>Comprehensive testing validated all 16 instructions:</p><pre tabindex=0><code>✓ Test 1: ADD operation - PASSED
✓ Test 2: SUB operation - PASSED
✓ Test 3: MULT operation - PASSED
✓ Test 4: DIV operation - PASSED
✓ Test 5: Matrix addition (2×2) - PASSED
✓ Test 6: Matrix multiplication (2×2) - PASSED
✓ Test 7: Conditional jumps (JMPZ/JPNZ) - PASSED
✓ Test 8: Memory load/store - PASSED
</code></pre><h3 id=waveform-analysis>Waveform Analysis</h3><p>All instructions verified through detailed waveform inspection in ModelSim, confirming correct:</p><ul><li>State transitions</li><li>Control signal generation</li><li>Data path operations</li><li>Memory accesses</li></ul><h2 id=challenges--solutions>Challenges & Solutions</h2><h3 id=challenge-1-integer-matrix-inversion>Challenge 1: Integer Matrix Inversion</h3><p><strong>Problem:</strong> No floating-point support for fractional results</p><p><strong>Solution:</strong> Implemented fixed-point arithmetic using scaled integers with careful overflow management. All intermediate calculations use scaled values to maintain precision.</p><h3 id=challenge-2-limited-memory-512-bytes>Challenge 2: Limited Memory (512 bytes)</h3><p><strong>Problem:</strong> Constrained space for program and data</p><p><strong>Solution:</strong> Optimized instruction encoding to 1-3 bytes per instruction. Used accumulator architecture to minimize register file size.</p><h3 id=challenge-3-debugging-complexity>Challenge 3: Debugging Complexity</h3><p><strong>Problem:</strong> Difficult to observe internal processor state</p><p><strong>Solution:</strong> Implemented comprehensive 7-segment display showing PC, opcode, accumulator, and pause-on-write functionality for step-through debugging.</p><h2 id=skills-demonstrated>Skills Demonstrated</h2><ul><li>✅ Digital system architecture from scratch</li><li>✅ FSM design and implementation</li><li>✅ SystemVerilog HDL programming</li><li>✅ FPGA synthesis and deployment</li><li>✅ Algorithm optimization for constrained hardware</li><li>✅ Hardware debugging techniques</li><li>✅ Instruction set architecture design</li><li>✅ Control unit and datapath coordination</li></ul><h2 id=future-enhancements>Future Enhancements</h2><p><strong>Performance:</strong></p><ul><li>Pipeline implementation for higher throughput</li><li>Cache memory system</li><li>Hardware multiply/divide units</li></ul><p><strong>Features:</strong></p><ul><li>Interrupt handling</li><li>Extended 16-bit operations</li><li>Floating-point support</li><li>UART peripheral interface</li><li>Expanded memory addressing</li></ul><h2 id=conclusion>Conclusion</h2><p>This project demonstrates a fully functional minimal processor architecture suitable for educational use and embedded applications. Despite its simplicity, the SMM processor successfully executes meaningful computation through software routines, showcasing how general-purpose computation emerges from a simple FSM-based CPU design.</p><p>The combination of custom ISA design, FSM-based control, and practical FPGA deployment provides hands-on insight into fundamental computer architecture principles—all implemented without the complexity of modern CPU features.</p><hr><p><strong>Project Files:</strong> <a href=https://github.com/Will-L10>GitHub Repository</a></p><p><strong>Demo Video:</strong> Available upon request</p><p><strong>Documentation:</strong> Complete technical specifications in project report</p></article></div></div><div class="col-sm-12 col-md-12 col-lg-3"><div id=stickySideBar class=sticky-sidebar><aside class=toc><h5>Table Of Contents</h5><div class=toc-content><nav id=TableOfContents><ul><li><a href=#project-overview>Project Overview</a><ul><li><a href=#key-specifications>Key Specifications</a></li></ul></li><li><a href=#architecture-deep-dive>Architecture Deep Dive</a><ul><li><a href=#instruction-set-architecture>Instruction Set Architecture</a></li><li><a href=#finite-state-machine-design>Finite State Machine Design</a></li><li><a href=#datapath-components>Datapath Components</a></li></ul></li><li><a href=#implementation-details>Implementation Details</a><ul><li><a href=#control-unit-code>Control Unit Code</a></li><li><a href=#alu-implementation>ALU Implementation</a></li></ul></li><li><a href=#matrix-operations-demo>Matrix Operations Demo</a><ul><li><a href=#test-program-22-matrix-operations>Test Program: 2×2 Matrix Operations</a></li><li><a href=#performance-metrics>Performance Metrics</a></li></ul></li><li><a href=#fpga-deployment>FPGA Deployment</a><ul><li><a href=#hardware-features>Hardware Features</a></li><li><a href=#resource-utilization>Resource Utilization</a></li></ul></li><li><a href=#testing--verification>Testing & Verification</a><ul><li><a href=#modelsim-simulation>ModelSim Simulation</a></li><li><a href=#waveform-analysis>Waveform Analysis</a></li></ul></li><li><a href=#challenges--solutions>Challenges & Solutions</a><ul><li><a href=#challenge-1-integer-matrix-inversion>Challenge 1: Integer Matrix Inversion</a></li><li><a href=#challenge-2-limited-memory-512-bytes>Challenge 2: Limited Memory (512 bytes)</a></li><li><a href=#challenge-3-debugging-complexity>Challenge 3: Debugging Complexity</a></li></ul></li><li><a href=#skills-demonstrated>Skills Demonstrated</a></li><li><a href=#future-enhancements>Future Enhancements</a></li><li><a href=#conclusion>Conclusion</a></li></ul></nav></div></aside><aside class=tags><h5>Tags</h5><ul class="tags-ul list-unstyled list-inline"><li class=list-inline-item><a href=https://will-l10.github.io/tags/systemverilog target=_blank>SystemVerilog</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/fpga target=_blank>FPGA</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/processor-design target=_blank>Processor Design</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/digital-systems target=_blank>Digital Systems</a></li><li class=list-inline-item><a href=https://will-l10.github.io/tags/fsm target=_blank>FSM</a></li></ul></aside><aside class=social><h5>Social</h5><div class=social-content><ul class=list-inline><li class="list-inline-item text-center"><a target=_blank href="https://www.linkedin.com/feed/?shareActive=true&text=Custom%208-bit%20processor%20from%20scratch%20with%2016-instruction%20ISA%20and%20FSM-based%20control%20unit https%3a%2f%2fwill-l10.github.io%2fblogs%2fcustom-processor%2f"><i class="fab fa-linkedin"></i></a></li><li class="list-inline-item text-center"><a target=_blank href='https://twitter.com/share?text=Custom%208-Bit%20Multicycle%20Processor&url=https%3a%2f%2fwill-l10.github.io%2fblogs%2fcustom-processor%2f&hashtags=SystemVerilog%2cFPGA%2cProcessor%20Design%2cDigital%20Systems%2cFSM'><i class="fab fa-twitter"></i></a></li><li class="list-inline-item text-center"><a target=_blank href="https://api.whatsapp.com/send?text=Custom%208-Bit%20Multicycle%20Processor: https%3a%2f%2fwill-l10.github.io%2fblogs%2fcustom-processor%2f"><i class="fab fa-whatsapp"></i></a></li><li class="list-inline-item text-center"><a target=_blank href='mailto:?subject=Custom%208-Bit%20Multicycle%20Processor&amp;body=Check%20out%20this%20site https%3a%2f%2fwill-l10.github.io%2fblogs%2fcustom-processor%2f'><i class="fa fa-envelope"></i></a></li></ul></div></aside></div></div></div><div class=row><div class="col-sm-12 col-md-12 col-lg-9 p-4"></div></div></div><button class="p-2 px-3" onclick=topFunction() id=topScroll>
<i class="fas fa-angle-up"></i></button></section><div class=progress><div id=scroll-progress-bar class=progress-bar role=progressbar aria-valuenow=0 aria-valuemin=0 aria-valuemax=100></div></div><script src=/js/scrollProgressBar.js></script><script>var topScroll=document.getElementById("topScroll");window.onscroll=function(){scrollFunction()};function scrollFunction(){document.body.scrollTop>20||document.documentElement.scrollTop>20?topScroll.style.display="block":topScroll.style.display="none"}function topFunction(){document.body.scrollTop=0,document.documentElement.scrollTop=0}let stickySideBarElem=document.getElementById("stickySideBar"),stickyNavBar=!1;if(stickyNavBar){let e=document.getElementById("profileHeader"),t=e.offsetHeight+15;stickySideBarElem.style.top=t+"px"}else stickySideBarElem.style.top="50px"</script><script src=/js/readingTime.js></script></div><footer><div class="container py-3" id=recent-posts><div class="h3 text-center text-secondary py-3">Projects</div><div class="row justify-content-center"><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/custom-processor/><img src=/images/projects/processor.jpg class=card-img-top alt="Custom 8-Bit Multicycle Processor"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/custom-processor/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="Custom 8-Bit Multicycle Processor">Custom 8-Bit Multicycle …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a <strong>complete custom 8-bit multicycle processor</strong> from the ground up, featuring a 16-instruction ISA and FSM-based control unit. This processor successfully executes complex matrix operations entirely in software using integer arithmetic.</p><p><img src=/images/projects/processor.jpg alt="Processor Block Diagram"></p><h3 id=key-specifications>Key Specifications …</h3></p></div></div><div class="mt-auto card-footer"><span class=float-start>Nov 16, 2024</span>
<a href=/blogs/custom-processor/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/arm-processor/><img src=/images/projects/arm.jpg class=card-img-top alt="ARM Processor Implementation"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/arm-processor/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="ARM Processor Implementation">ARM Processor …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Implemented a complete <strong>single-cycle ARM processor</strong> with extended instruction set on FPGA hardware, demonstrating proficiency in computer architecture and hardware description languages. Successfully added custom <strong>EOR (Exclusive OR)</strong> and <strong>LDRB (Load Register Byte)</strong> instructions to the …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Oct 15, 2024</span>
<a href=/blogs/arm-processor/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/mips-processor/><img src=/images/projects/mips.jpg class=card-img-top alt="MIPS Processor with Extended ISA"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/mips-processor/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="MIPS Processor with Extended ISA">MIPS Processor with …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a complete <strong>single-cycle MIPS processor</strong> supporting Load/Store architecture with <strong>32 general-purpose registers</strong>. Successfully added <strong>JAL (Jump and Link)</strong> and <strong>JR (Jump Register)</strong> instructions to enable subroutine calls and returns—essential for structured …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Sep 20, 2024</span>
<a href=/blogs/mips-processor/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/gcd-algorithm/><img src=/images/projects/gcd.jpg class=card-img-top alt="GCD Algorithm Hardware Implementation"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/gcd-algorithm/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="GCD Algorithm Hardware Implementation">GCD Algorithm Hardware …</h5></a><div class="card-text secondary-font"><p><h2 id=project-overview>Project Overview</h2><p>Designed and implemented a <strong>hardware-based Greatest Common Divisor (GCD) calculator</strong> using the Euclidean algorithm. This project transforms a classic software algorithm into optimized digital hardware using a finite state machine, demonstrating the fundamental differences between …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Aug 10, 2024</span>
<a href=/blogs/gcd-algorithm/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div><div class="col-lg-4 col-md-6 pt-2"><div class="card h-100"><div class=card-header><a href=/blogs/construction-portfolio/><img src=/images/projects/construction1.jpg class=card-img-top alt="Construction & Renovation Portfolio"></a></div><div class="card-body bg-transparent p-3 shadow-sm"><a href=/blogs/construction-portfolio/ class="primary-font card-title"><h5 class="card-title bg-transparent" title="Construction & Renovation Portfolio">Construction & Renovation …</h5></a><div class="card-text secondary-font"><p><h2 id=overview>Overview</h2><p>Since 2019, I&rsquo;ve gained extensive hands-on construction experience through my family&rsquo;s renovation business, developing expertise in <strong>residential electrical installation</strong>, <strong>hardwood flooring</strong>, <strong>bathroom remodeling</strong>, and general construction techniques. This practical experience has …</p></p></div></div><div class="mt-auto card-footer"><span class=float-start>Jul 15, 2024</span>
<a href=/blogs/construction-portfolio/ class="float-end btn btn-outline-info btn-sm">Read</a></div></div></div></div></div><div class="text-center pt-2"><span class=px-1><a href=https://github.com/Will-L10 target=_blank aria-label=github><svg width="2.7em" height="2.7em" viewBox="0 0 1792 1792"><path id="footer-socialNetworks-github-svg-path" d="M522 1352q-8 9-20-3-13-11-4-19 8-9 20 3 12 11 4 19zm-42-61q9 12 0 19-8 6-17-7t0-18q9-7 17 6zm-61-60q-5 7-13 2-10-5-7-12 3-5 13-2 10 5 7 12zm31 34q-6 7-16-3-9-11-2-16 6-6 16 3 9 11 2 16zm129 112q-4 12-19 6-17-4-13-15t19-7q16 5 13 16zm63 5q0 11-16 11-17 2-17-11 0-11 16-11 17-2 17 11zm58-10q2 10-14 14t-18-8 14-15q16-2 18 9zm964-956v960q0 119-84.5 203.5T1376 1664h-224q-16 0-24.5-1t-19.5-5-16-14.5-5-27.5v-239q0-97-52-142 57-6 102.5-18t94-39 81-66.5 53-105T1386 856q0-121-79-206 37-91-8-204-28-9-81 11t-92 44l-38 24q-93-26-192-26t-192 26q-16-11-42.5-27T578 459.5 492 446q-44 113-7 204-79 85-79 206 0 85 20.5 150t52.5 105 80.5 67 94 39 102.5 18q-40 36-49 103-21 10-45 15t-57 5-65.5-21.5T484 1274q-19-32-48.5-52t-49.5-24l-20-3q-21 0-29 4.5t-5 11.5 9 14 13 12l7 5q22 10 43.5 38t31.5 51l10 23q13 38 44 61.5t67 30 69.5 7 55.5-3.5l23-4q0 38 .5 103t.5 68q0 22-11 33.5t-22 13-33 1.5H416q-119 0-203.5-84.5T128 1376V416q0-119 84.5-203.5T416 128h960q119 0 203.5 84.5T1664 416z"/></svg>
</a></span><span class=px-1><a href=https://linkedin.com/in/williamlazcano target=_blank aria-label=linkedin><svg width="2.4em" height="2.4em" fill="#fff" aria-label="LinkedIn" viewBox="0 0 512 512"><rect width="512" height="512" fill="#0077b5" rx="15%"/><circle cx="142" cy="138" r="37"/><path stroke="#fff" stroke-width="66" d="M244 194v198M142 194v198"/><path d="M276 282c0-20 13-40 36-40 24 0 33 18 33 45v105h66V279c0-61-32-89-76-89-34 0-51 19-59 32"/></svg></a></span></div><div class="container py-4"><div class="row justify-content-center"><div class="col-md-4 text-center"><div class=pb-2><a href=https://will-l10.github.io/ title="William Lazcano | Computer & Electrical Engineering"><img alt="Footer logo" src=/images/favicon.png height=40px width=40px></a></div>&copy; 2025 All rights reserved<div class=text-secondary>Made with
<span class=text-danger>&#10084;
</span>and
<a href=https://github.com/gurusabarish/hugo-profile target=_blank title="Designed and developed by gurusabarish">Hugo Profile</a></div></div></div></div></footer><script src=/bootstrap-5/js/bootstrap.bundle.min.js></script><script>localStorage.getItem("pref-theme")==="dark"?(document.documentElement.classList.add("dark"),document.body.classList.add("dark")):localStorage.getItem("pref-theme")==="light"?(document.body.classList.remove("dark"),document.documentElement.classList.remove("dark")):window.matchMedia&&window.matchMedia("(prefers-color-scheme: dark)").matches&&(document.documentElement.classList.add("dark"),document.body.classList.add("dark"))</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{document.body.className.includes("dark")?(document.body.classList.remove("dark"),document.documentElement.classList.remove("dark"),localStorage.setItem("pref-theme","light")):(document.body.classList.add("dark"),document.documentElement.classList.add("dark"),localStorage.setItem("pref-theme","dark"))});var tooltipTriggerList=[].slice.call(document.querySelectorAll('[data-bs-toggle="tooltip"]')),tooltipList=tooltipTriggerList.map(function(e){return new bootstrap.Tooltip(e)})</script><script src=/js/search.js></script><section id=search-content class=py-2><div class=container id=search-results></div></section></body></html>