0.6
2018.3
Dec  7 2018
00:33:28
D:/archlabs/lab03/lab03.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/archlabs/lab03/lab03.srcs/sim_1/new/ALUCtr_tb.v,1620054420,verilog,,,,ALUCtr_tb,,,,,,,,
D:/archlabs/lab03/lab03.srcs/sources_1/new/ALUCtr.v,1617157304,verilog,,D:/archlabs/lab03/lab03.srcs/sim_1/new/ALUCtr_tb.v,,ALUCtr,,,,,,,,
