Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 16 05:07:47 2025
| Host         : xy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.342        0.000                      0                  409        0.121        0.000                      0                  409        1.100        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 10.000}       20.000          50.000          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       17.342        0.000                      0                  402        0.121        0.000                      0                  402        9.600        0.000                       0                   247  
  clk_out2_pll       18.291        0.000                      0                    5        0.197        0.000                      0                    5        9.600        0.000                       0                     7  
  clkfbout_pll                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll       17.436        0.000                      0                    2        0.221        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       17.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.342ns  (required time - arrival time)
  Source:                 uart_inst/rx_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_shift_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.417ns (18.828%)  route 1.798ns (81.172%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 17.795 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X11Y198        FDCE                                         r  uart_inst/rx_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  uart_inst/rx_cnt_reg[9]/Q
                         net (fo=2, routed)           0.369    -1.961    uart_inst/rx_cnt_reg_n_0_[9]
    SLICE_X11Y198        LUT4 (Prop_lut4_I3_O)        0.124    -1.837 f  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.358    -1.479    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X11Y197        LUT6 (Prop_lut6_I0_O)        0.043    -1.436 f  uart_inst/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=17, routed)          0.691    -0.744    uart_inst/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.046    -0.698 r  uart_inst/rx_shift[7]_i_1/O
                         net (fo=8, routed)           0.380    -0.319    uart_inst/rx_shift_1
    SLICE_X9Y196         FDCE                                         r  uart_inst/rx_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.166    17.795    uart_inst/clk_out1
    SLICE_X9Y196         FDCE                                         r  uart_inst/rx_shift_reg[0]/C
                         clock pessimism             -0.377    17.419    
                         clock uncertainty           -0.105    17.313    
    SLICE_X9Y196         FDCE (Setup_fdce_C_CE)      -0.290    17.023    uart_inst/rx_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                 17.342    

Slack (MET) :             17.342ns  (required time - arrival time)
  Source:                 uart_inst/rx_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_shift_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.417ns (18.828%)  route 1.798ns (81.172%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 17.795 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X11Y198        FDCE                                         r  uart_inst/rx_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  uart_inst/rx_cnt_reg[9]/Q
                         net (fo=2, routed)           0.369    -1.961    uart_inst/rx_cnt_reg_n_0_[9]
    SLICE_X11Y198        LUT4 (Prop_lut4_I3_O)        0.124    -1.837 f  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.358    -1.479    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X11Y197        LUT6 (Prop_lut6_I0_O)        0.043    -1.436 f  uart_inst/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=17, routed)          0.691    -0.744    uart_inst/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.046    -0.698 r  uart_inst/rx_shift[7]_i_1/O
                         net (fo=8, routed)           0.380    -0.319    uart_inst/rx_shift_1
    SLICE_X9Y196         FDCE                                         r  uart_inst/rx_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.166    17.795    uart_inst/clk_out1
    SLICE_X9Y196         FDCE                                         r  uart_inst/rx_shift_reg[1]/C
                         clock pessimism             -0.377    17.419    
                         clock uncertainty           -0.105    17.313    
    SLICE_X9Y196         FDCE (Setup_fdce_C_CE)      -0.290    17.023    uart_inst/rx_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                 17.342    

Slack (MET) :             17.342ns  (required time - arrival time)
  Source:                 uart_inst/rx_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_shift_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.417ns (18.828%)  route 1.798ns (81.172%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 17.795 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X11Y198        FDCE                                         r  uart_inst/rx_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  uart_inst/rx_cnt_reg[9]/Q
                         net (fo=2, routed)           0.369    -1.961    uart_inst/rx_cnt_reg_n_0_[9]
    SLICE_X11Y198        LUT4 (Prop_lut4_I3_O)        0.124    -1.837 f  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.358    -1.479    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X11Y197        LUT6 (Prop_lut6_I0_O)        0.043    -1.436 f  uart_inst/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=17, routed)          0.691    -0.744    uart_inst/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.046    -0.698 r  uart_inst/rx_shift[7]_i_1/O
                         net (fo=8, routed)           0.380    -0.319    uart_inst/rx_shift_1
    SLICE_X9Y196         FDCE                                         r  uart_inst/rx_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.166    17.795    uart_inst/clk_out1
    SLICE_X9Y196         FDCE                                         r  uart_inst/rx_shift_reg[2]/C
                         clock pessimism             -0.377    17.419    
                         clock uncertainty           -0.105    17.313    
    SLICE_X9Y196         FDCE (Setup_fdce_C_CE)      -0.290    17.023    uart_inst/rx_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                 17.342    

Slack (MET) :             17.342ns  (required time - arrival time)
  Source:                 uart_inst/rx_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_shift_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.417ns (18.828%)  route 1.798ns (81.172%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.205ns = ( 17.795 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X11Y198        FDCE                                         r  uart_inst/rx_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  uart_inst/rx_cnt_reg[9]/Q
                         net (fo=2, routed)           0.369    -1.961    uart_inst/rx_cnt_reg_n_0_[9]
    SLICE_X11Y198        LUT4 (Prop_lut4_I3_O)        0.124    -1.837 f  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.358    -1.479    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X11Y197        LUT6 (Prop_lut6_I0_O)        0.043    -1.436 f  uart_inst/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=17, routed)          0.691    -0.744    uart_inst/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.046    -0.698 r  uart_inst/rx_shift[7]_i_1/O
                         net (fo=8, routed)           0.380    -0.319    uart_inst/rx_shift_1
    SLICE_X9Y196         FDCE                                         r  uart_inst/rx_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.166    17.795    uart_inst/clk_out1
    SLICE_X9Y196         FDCE                                         r  uart_inst/rx_shift_reg[6]/C
                         clock pessimism             -0.377    17.419    
                         clock uncertainty           -0.105    17.313    
    SLICE_X9Y196         FDCE (Setup_fdce_C_CE)      -0.290    17.023    uart_inst/rx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         17.023    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                 17.342    

Slack (MET) :             17.392ns  (required time - arrival time)
  Source:                 uart_inst/rx_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_shift_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.417ns (18.865%)  route 1.793ns (81.135%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 17.796 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X11Y198        FDCE                                         r  uart_inst/rx_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  uart_inst/rx_cnt_reg[9]/Q
                         net (fo=2, routed)           0.369    -1.961    uart_inst/rx_cnt_reg_n_0_[9]
    SLICE_X11Y198        LUT4 (Prop_lut4_I3_O)        0.124    -1.837 f  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.358    -1.479    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X11Y197        LUT6 (Prop_lut6_I0_O)        0.043    -1.436 f  uart_inst/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=17, routed)          0.691    -0.744    uart_inst/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.046    -0.698 r  uart_inst/rx_shift[7]_i_1/O
                         net (fo=8, routed)           0.376    -0.323    uart_inst/rx_shift_1
    SLICE_X10Y195        FDCE                                         r  uart_inst/rx_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.167    17.796    uart_inst/clk_out1
    SLICE_X10Y195        FDCE                                         r  uart_inst/rx_shift_reg[3]/C
                         clock pessimism             -0.355    17.442    
                         clock uncertainty           -0.105    17.336    
    SLICE_X10Y195        FDCE (Setup_fdce_C_CE)      -0.267    17.069    uart_inst/rx_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 17.392    

Slack (MET) :             17.392ns  (required time - arrival time)
  Source:                 uart_inst/rx_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_shift_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.417ns (18.865%)  route 1.793ns (81.135%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 17.796 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X11Y198        FDCE                                         r  uart_inst/rx_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  uart_inst/rx_cnt_reg[9]/Q
                         net (fo=2, routed)           0.369    -1.961    uart_inst/rx_cnt_reg_n_0_[9]
    SLICE_X11Y198        LUT4 (Prop_lut4_I3_O)        0.124    -1.837 f  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.358    -1.479    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X11Y197        LUT6 (Prop_lut6_I0_O)        0.043    -1.436 f  uart_inst/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=17, routed)          0.691    -0.744    uart_inst/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.046    -0.698 r  uart_inst/rx_shift[7]_i_1/O
                         net (fo=8, routed)           0.376    -0.323    uart_inst/rx_shift_1
    SLICE_X10Y195        FDCE                                         r  uart_inst/rx_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.167    17.796    uart_inst/clk_out1
    SLICE_X10Y195        FDCE                                         r  uart_inst/rx_shift_reg[4]/C
                         clock pessimism             -0.355    17.442    
                         clock uncertainty           -0.105    17.336    
    SLICE_X10Y195        FDCE (Setup_fdce_C_CE)      -0.267    17.069    uart_inst/rx_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 17.392    

Slack (MET) :             17.392ns  (required time - arrival time)
  Source:                 uart_inst/rx_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_shift_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.417ns (18.865%)  route 1.793ns (81.135%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 17.796 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.355ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X11Y198        FDCE                                         r  uart_inst/rx_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDCE (Prop_fdce_C_Q)         0.204    -2.329 f  uart_inst/rx_cnt_reg[9]/Q
                         net (fo=2, routed)           0.369    -1.961    uart_inst/rx_cnt_reg_n_0_[9]
    SLICE_X11Y198        LUT4 (Prop_lut4_I3_O)        0.124    -1.837 f  uart_inst/FSM_sequential_rx_state[1]_i_4/O
                         net (fo=1, routed)           0.358    -1.479    uart_inst/FSM_sequential_rx_state[1]_i_4_n_0
    SLICE_X11Y197        LUT6 (Prop_lut6_I0_O)        0.043    -1.436 f  uart_inst/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=17, routed)          0.691    -0.744    uart_inst/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X10Y199        LUT3 (Prop_lut3_I0_O)        0.046    -0.698 r  uart_inst/rx_shift[7]_i_1/O
                         net (fo=8, routed)           0.376    -0.323    uart_inst/rx_shift_1
    SLICE_X10Y195        FDCE                                         r  uart_inst/rx_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.167    17.796    uart_inst/clk_out1
    SLICE_X10Y195        FDCE                                         r  uart_inst/rx_shift_reg[5]/C
                         clock pessimism             -0.355    17.442    
                         clock uncertainty           -0.105    17.336    
    SLICE_X10Y195        FDCE (Setup_fdce_C_CE)      -0.267    17.069    uart_inst/rx_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 17.392    

Slack (MET) :             17.537ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.352ns (14.496%)  route 2.076ns (85.504%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 17.850 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X9Y197         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y197         FDCE (Prop_fdce_C_Q)         0.223    -2.310 r  uart_inst/rx_data_reg[1]/Q
                         net (fo=19, routed)          0.651    -1.660    uart_inst/Q[1]
    SLICE_X8Y193         LUT2 (Prop_lut2_I1_O)        0.043    -1.617 r  uart_inst/key[7]_i_4/O
                         net (fo=10, routed)          0.691    -0.926    uart_inst/key[7]_i_4_n_0
    SLICE_X6Y193         LUT6 (Prop_lut6_I3_O)        0.043    -0.883 r  uart_inst/sw[47]_i_2/O
                         net (fo=8, routed)           0.735    -0.148    twin_controller_inst/sw_reg[47]_0
    SLICE_X2Y193         LUT4 (Prop_lut4_I2_O)        0.043    -0.105 r  twin_controller_inst/sw[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    twin_controller_inst/sw[44]_i_1_n_0
    SLICE_X2Y193         FDCE                                         r  twin_controller_inst/sw_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.221    17.850    twin_controller_inst/clk_out1
    SLICE_X2Y193         FDCE                                         r  twin_controller_inst/sw_reg[44]/C
                         clock pessimism             -0.377    17.474    
                         clock uncertainty           -0.105    17.368    
    SLICE_X2Y193         FDCE (Setup_fdce_C_D)        0.064    17.432    twin_controller_inst/sw_reg[44]
  -------------------------------------------------------------------
                         required time                         17.432    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                 17.537    

Slack (MET) :             17.563ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.352ns (15.183%)  route 1.966ns (84.817%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns = ( 17.796 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X9Y197         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y197         FDCE (Prop_fdce_C_Q)         0.223    -2.310 r  uart_inst/rx_data_reg[1]/Q
                         net (fo=19, routed)          0.651    -1.660    uart_inst/Q[1]
    SLICE_X8Y193         LUT2 (Prop_lut2_I1_O)        0.043    -1.617 r  uart_inst/key[7]_i_4/O
                         net (fo=10, routed)          0.710    -0.907    uart_inst/key[7]_i_4_n_0
    SLICE_X5Y195         LUT6 (Prop_lut6_I2_O)        0.043    -0.864 r  uart_inst/sw[7]_i_2/O
                         net (fo=8, routed)           0.606    -0.258    twin_controller_inst/sw_reg[7]_0
    SLICE_X11Y195        LUT4 (Prop_lut4_I2_O)        0.043    -0.215 r  twin_controller_inst/sw[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    twin_controller_inst/sw[1]_i_1_n_0
    SLICE_X11Y195        FDCE                                         r  twin_controller_inst/sw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.167    17.796    twin_controller_inst/clk_out1
    SLICE_X11Y195        FDCE                                         r  twin_controller_inst/sw_reg[1]/C
                         clock pessimism             -0.377    17.420    
                         clock uncertainty           -0.105    17.314    
    SLICE_X11Y195        FDCE (Setup_fdce_C_D)        0.034    17.348    twin_controller_inst/sw_reg[1]
  -------------------------------------------------------------------
                         required time                         17.348    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                 17.563    

Slack (MET) :             17.566ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.352ns (14.866%)  route 2.016ns (85.134%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.152ns = ( 17.848 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X9Y197         FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y197         FDCE (Prop_fdce_C_Q)         0.223    -2.310 r  uart_inst/rx_data_reg[1]/Q
                         net (fo=19, routed)          0.558    -1.752    uart_inst/Q[1]
    SLICE_X8Y194         LUT6 (Prop_lut6_I3_O)        0.043    -1.709 r  uart_inst/status_buffer[5][7]_i_2/O
                         net (fo=8, routed)           0.695    -1.014    uart_inst/status_buffer[5][7]_i_2_n_0
    SLICE_X4Y193         LUT6 (Prop_lut6_I3_O)        0.043    -0.971 r  uart_inst/sw[59]_i_2/O
                         net (fo=8, routed)           0.762    -0.209    twin_controller_inst/sw_reg[59]_0
    SLICE_X4Y190         LUT4 (Prop_lut4_I1_O)        0.043    -0.166 r  twin_controller_inst/sw[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    twin_controller_inst/sw[19]_i_1_n_0
    SLICE_X4Y190         FDCE                                         r  twin_controller_inst/sw_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.219    17.848    twin_controller_inst/clk_out1
    SLICE_X4Y190         FDCE                                         r  twin_controller_inst/sw_reg[19]/C
                         clock pessimism             -0.377    17.472    
                         clock uncertainty           -0.105    17.366    
    SLICE_X4Y190         FDCE (Setup_fdce_C_D)        0.034    17.400    twin_controller_inst/sw_reg[19]
  -------------------------------------------------------------------
                         required time                         17.400    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                 17.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[10][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.830%)  route 0.064ns (39.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.621    -0.412    twin_controller_inst/clk_out1
    SLICE_X4Y192         FDCE                                         r  twin_controller_inst/sw_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y192         FDCE (Prop_fdce_C_Q)         0.100    -0.312 r  twin_controller_inst/sw_reg[38]/Q
                         net (fo=2, routed)           0.064    -0.247    twin_controller_inst/virtual_sw[38]
    SLICE_X5Y192         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.822    -0.621    twin_controller_inst/clk_out1
    SLICE_X5Y192         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][6]/C
                         clock pessimism              0.221    -0.401    
    SLICE_X5Y192         FDCE (Hold_fdce_C_D)         0.032    -0.369    twin_controller_inst/status_buffer_reg[10][6]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 twin_controller_inst/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.209%)  route 0.103ns (50.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.624    -0.409    twin_controller_inst/clk_out1
    SLICE_X1Y194         FDCE                                         r  twin_controller_inst/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y194         FDCE (Prop_fdce_C_Q)         0.100    -0.309 r  twin_controller_inst/key_reg[7]/Q
                         net (fo=2, routed)           0.103    -0.205    twin_controller_inst/virtual_key[7]
    SLICE_X2Y194         FDCE                                         r  twin_controller_inst/status_buffer_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.824    -0.619    twin_controller_inst/clk_out1
    SLICE_X2Y194         FDCE                                         r  twin_controller_inst/status_buffer_reg[5][7]/C
                         clock pessimism              0.225    -0.395    
    SLICE_X2Y194         FDCE (Hold_fdce_C_D)         0.059    -0.336    twin_controller_inst/status_buffer_reg[5][7]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[7][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.195%)  route 0.116ns (53.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.622    -0.411    twin_controller_inst/clk_out1
    SLICE_X4Y194         FDCE                                         r  twin_controller_inst/sw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDCE (Prop_fdce_C_Q)         0.100    -0.311 r  twin_controller_inst/sw_reg[10]/Q
                         net (fo=2, routed)           0.116    -0.194    twin_controller_inst/virtual_sw[10]
    SLICE_X3Y195         FDCE                                         r  twin_controller_inst/status_buffer_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.824    -0.619    twin_controller_inst/clk_out1
    SLICE_X3Y195         FDCE                                         r  twin_controller_inst/status_buffer_reg[7][2]/C
                         clock pessimism              0.243    -0.377    
    SLICE_X3Y195         FDCE (Hold_fdce_C_D)         0.047    -0.330    twin_controller_inst/status_buffer_reg[7][2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[9][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.391%)  route 0.111ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.623    -0.410    twin_controller_inst/clk_out1
    SLICE_X3Y192         FDCE                                         r  twin_controller_inst/sw_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y192         FDCE (Prop_fdce_C_Q)         0.100    -0.310 r  twin_controller_inst/sw_reg[24]/Q
                         net (fo=2, routed)           0.111    -0.199    twin_controller_inst/virtual_sw[24]
    SLICE_X6Y192         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.822    -0.621    twin_controller_inst/clk_out1
    SLICE_X6Y192         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][0]/C
                         clock pessimism              0.243    -0.379    
    SLICE_X6Y192         FDCE (Hold_fdce_C_D)         0.042    -0.337    twin_controller_inst/status_buffer_reg[9][0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[11][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.584%)  route 0.106ns (51.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.623    -0.410    twin_controller_inst/clk_out1
    SLICE_X3Y191         FDCE                                         r  twin_controller_inst/sw_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y191         FDCE (Prop_fdce_C_Q)         0.100    -0.310 r  twin_controller_inst/sw_reg[45]/Q
                         net (fo=2, routed)           0.106    -0.204    twin_controller_inst/virtual_sw[45]
    SLICE_X5Y191         FDCE                                         r  twin_controller_inst/status_buffer_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.822    -0.621    twin_controller_inst/clk_out1
    SLICE_X5Y191         FDCE                                         r  twin_controller_inst/status_buffer_reg[11][5]/C
                         clock pessimism              0.243    -0.379    
    SLICE_X5Y191         FDCE (Hold_fdce_C_D)         0.033    -0.346    twin_controller_inst/status_buffer_reg[11][5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_inst/tx_shift_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.151ns (66.074%)  route 0.078ns (33.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.591    -0.442    uart_inst/clk_out1
    SLICE_X8Y194         FDPE                                         r  uart_inst/tx_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y194         FDPE (Prop_fdpe_C_Q)         0.118    -0.324 r  uart_inst/tx_shift_reg[5]/Q
                         net (fo=1, routed)           0.078    -0.246    uart_inst/tx_shift_reg_n_0_[5]
    SLICE_X9Y194         LUT3 (Prop_lut3_I0_O)        0.033    -0.213 r  uart_inst/tx_shift[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    uart_inst/tx_shift0_in[4]
    SLICE_X9Y194         FDPE                                         r  uart_inst/tx_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.792    -0.651    uart_inst/clk_out1
    SLICE_X9Y194         FDPE                                         r  uart_inst/tx_shift_reg[4]/C
                         clock pessimism              0.221    -0.431    
    SLICE_X9Y194         FDPE (Hold_fdpe_C_D)         0.075    -0.356    uart_inst/tx_shift_reg[4]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/rx_ready_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_ready_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.130ns (51.569%)  route 0.122ns (48.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.651ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.591    -0.442    uart_inst/clk_out1
    SLICE_X11Y193        FDCE                                         r  uart_inst/rx_ready_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y193        FDCE (Prop_fdce_C_Q)         0.100    -0.342 f  uart_inst/rx_ready_pulse_reg/Q
                         net (fo=15, routed)          0.122    -0.219    uart_inst/rx_ready_pulse_reg_n_0
    SLICE_X10Y193        LUT2 (Prop_lut2_I1_O)        0.030    -0.189 r  uart_inst/rx_ready_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.189    uart_inst/p_1_in[12]
    SLICE_X10Y193        FDCE                                         r  uart_inst/rx_ready_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.792    -0.651    uart_inst/clk_out1
    SLICE_X10Y193        FDCE                                         r  uart_inst/rx_ready_cnt_reg[12]/C
                         clock pessimism              0.221    -0.431    
    SLICE_X10Y193        FDCE (Hold_fdce_C_D)         0.096    -0.335    uart_inst/rx_ready_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[13][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.621    -0.412    twin_controller_inst/clk_out1
    SLICE_X5Y190         FDCE                                         r  twin_controller_inst/sw_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y190         FDCE (Prop_fdce_C_Q)         0.100    -0.312 r  twin_controller_inst/sw_reg[61]/Q
                         net (fo=2, routed)           0.103    -0.208    twin_controller_inst/virtual_sw[61]
    SLICE_X5Y191         FDCE                                         r  twin_controller_inst/status_buffer_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.822    -0.621    twin_controller_inst/clk_out1
    SLICE_X5Y191         FDCE                                         r  twin_controller_inst/status_buffer_reg[13][5]/C
                         clock pessimism              0.224    -0.398    
    SLICE_X5Y191         FDCE (Hold_fdce_C_D)         0.044    -0.354    twin_controller_inst/status_buffer_reg[13][5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.472%)  route 0.111ns (52.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.623    -0.410    twin_controller_inst/clk_out1
    SLICE_X3Y191         FDCE                                         r  twin_controller_inst/sw_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y191         FDCE (Prop_fdce_C_Q)         0.100    -0.310 r  twin_controller_inst/sw_reg[37]/Q
                         net (fo=2, routed)           0.111    -0.199    twin_controller_inst/virtual_sw[37]
    SLICE_X5Y191         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.822    -0.621    twin_controller_inst/clk_out1
    SLICE_X5Y191         FDCE                                         r  twin_controller_inst/status_buffer_reg[10][5]/C
                         clock pessimism              0.243    -0.379    
    SLICE_X5Y191         FDCE (Hold_fdce_C_D)         0.032    -0.347    twin_controller_inst/status_buffer_reg[10][5]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[9][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.840%)  route 0.105ns (51.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.622    -0.411    twin_controller_inst/clk_out1
    SLICE_X7Y193         FDCE                                         r  twin_controller_inst/sw_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDCE (Prop_fdce_C_Q)         0.100    -0.311 r  twin_controller_inst/sw_reg[25]/Q
                         net (fo=2, routed)           0.105    -0.206    twin_controller_inst/virtual_sw[25]
    SLICE_X7Y192         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.822    -0.621    twin_controller_inst/clk_out1
    SLICE_X7Y192         FDCE                                         r  twin_controller_inst/status_buffer_reg[9][1]/C
                         clock pessimism              0.224    -0.398    
    SLICE_X7Y192         FDCE (Hold_fdce_C_D)         0.044    -0.354    twin_controller_inst/status_buffer_reg[9][1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y0   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X6Y194    twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X6Y194    twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X5Y191    twin_controller_inst/status_buffer_reg[13][3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X5Y191    twin_controller_inst/status_buffer_reg[13][5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X2Y195    twin_controller_inst/status_buffer_reg[6][4]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X2Y195    twin_controller_inst/status_buffer_reg[7][1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X3Y195    twin_controller_inst/status_buffer_reg[7][2]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X3Y195    twin_controller_inst/status_buffer_reg[7][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X6Y194    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X6Y194    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X6Y194    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X6Y194    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X5Y191    twin_controller_inst/status_buffer_reg[13][3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X5Y191    twin_controller_inst/status_buffer_reg[13][3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X5Y191    twin_controller_inst/status_buffer_reg[13][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X5Y191    twin_controller_inst/status_buffer_reg[13][5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X2Y195    twin_controller_inst/status_buffer_reg[6][4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X2Y195    twin_controller_inst/status_buffer_reg[6][4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X7Y194    twin_controller_inst/current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X7Y194    twin_controller_inst/current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X1Y195    twin_controller_inst/key_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X1Y195    twin_controller_inst/key_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y194    twin_controller_inst/key_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y194    twin_controller_inst/key_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X4Y195    twin_controller_inst/key_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X4Y195    twin_controller_inst/key_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y194    twin_controller_inst/key_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y194    twin_controller_inst/key_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       18.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.291ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.339ns (20.406%)  route 1.322ns (79.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.322    -0.951    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y196         LUT5 (Prop_lut5_I4_O)        0.135    -0.816 r  student_top_inst/bridge_inst/seg_driver/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.816    student_top_inst/bridge_inst/seg_driver/p_0_in[4]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.222    17.851    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                         clock pessimism             -0.329    17.523    
                         clock uncertainty           -0.105    17.417    
    SLICE_X0Y196         FDCE (Setup_fdce_C_D)        0.058    17.475    student_top_inst/bridge_inst/seg_driver/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.475    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                 18.291    

Slack (MET) :             19.148ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.338ns (41.982%)  route 0.467ns (58.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[2]/Q
                         net (fo=3, routed)           0.467    -1.806    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[2]
    SLICE_X0Y196         LUT3 (Prop_lut3_I2_O)        0.134    -1.672 r  student_top_inst/bridge_inst/seg_driver/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.672    student_top_inst/bridge_inst/seg_driver/p_0_in[2]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.222    17.851    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
                         clock pessimism             -0.329    17.523    
                         clock uncertainty           -0.105    17.417    
    SLICE_X0Y196         FDCE (Setup_fdce_C_D)        0.058    17.475    student_top_inst/bridge_inst/seg_driver/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.475    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                 19.148    

Slack (MET) :             19.171ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.266ns (35.090%)  route 0.492ns (64.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/Q
                         net (fo=5, routed)           0.492    -1.762    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[0]
    SLICE_X0Y196         LUT2 (Prop_lut2_I0_O)        0.043    -1.719 r  student_top_inst/bridge_inst/seg_driver/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.719    student_top_inst/bridge_inst/seg_driver/p_0_in[1]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.222    17.851    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                         clock pessimism             -0.329    17.523    
                         clock uncertainty           -0.105    17.417    
    SLICE_X0Y196         FDCE (Setup_fdce_C_D)        0.034    17.451    student_top_inst/bridge_inst/seg_driver/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.451    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                 19.171    

Slack (MET) :             19.175ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.266ns (35.332%)  route 0.487ns (64.668%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/Q
                         net (fo=5, routed)           0.487    -1.768    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[0]
    SLICE_X0Y196         LUT4 (Prop_lut4_I1_O)        0.043    -1.725 r  student_top_inst/bridge_inst/seg_driver/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.725    student_top_inst/bridge_inst/seg_driver/p_0_in[3]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.222    17.851    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[3]/C
                         clock pessimism             -0.329    17.523    
                         clock uncertainty           -0.105    17.417    
    SLICE_X0Y196         FDCE (Setup_fdce_C_D)        0.033    17.450    student_top_inst/bridge_inst/seg_driver/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.450    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                 19.175    

Slack (MET) :             19.298ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.266ns (42.161%)  route 0.365ns (57.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.223    -2.254 f  student_top_inst/bridge_inst/seg_driver/count_reg[0]/Q
                         net (fo=5, routed)           0.365    -1.889    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[0]
    SLICE_X0Y196         LUT1 (Prop_lut1_I0_O)        0.043    -1.846 r  student_top_inst/bridge_inst/seg_driver/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.846    student_top_inst/bridge_inst/seg_driver/p_0_in[0]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.222    17.851    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
                         clock pessimism             -0.329    17.523    
                         clock uncertainty           -0.105    17.417    
    SLICE_X0Y196         FDCE (Setup_fdce_C_D)        0.034    17.451    student_top_inst/bridge_inst/seg_driver/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.451    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                 19.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.130ns (47.746%)  route 0.142ns (52.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.100    -0.309 r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/Q
                         net (fo=4, routed)           0.142    -0.166    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[1]
    SLICE_X0Y196         LUT5 (Prop_lut5_I2_O)        0.030    -0.136 r  student_top_inst/bridge_inst/seg_driver/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    student_top_inst/bridge_inst/seg_driver/p_0_in[4]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.824    -0.619    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                         clock pessimism              0.211    -0.409    
    SLICE_X0Y196         FDCE (Hold_fdce_C_D)         0.075    -0.334    student_top_inst/bridge_inst/seg_driver/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.129ns (47.168%)  route 0.144ns (52.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.100    -0.309 r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/Q
                         net (fo=4, routed)           0.144    -0.164    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[1]
    SLICE_X0Y196         LUT3 (Prop_lut3_I1_O)        0.029    -0.135 r  student_top_inst/bridge_inst/seg_driver/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    student_top_inst/bridge_inst/seg_driver/p_0_in[2]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.824    -0.619    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
                         clock pessimism              0.211    -0.409    
    SLICE_X0Y196         FDCE (Hold_fdce_C_D)         0.075    -0.334    student_top_inst/bridge_inst/seg_driver/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.359%)  route 0.142ns (52.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.100    -0.309 r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/Q
                         net (fo=4, routed)           0.142    -0.166    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[1]
    SLICE_X0Y196         LUT4 (Prop_lut4_I0_O)        0.028    -0.138 r  student_top_inst/bridge_inst/seg_driver/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    student_top_inst/bridge_inst/seg_driver/p_0_in[3]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.824    -0.619    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[3]/C
                         clock pessimism              0.211    -0.409    
    SLICE_X0Y196         FDCE (Hold_fdce_C_D)         0.060    -0.349    student_top_inst/bridge_inst/seg_driver/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (46.974%)  route 0.144ns (53.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.100    -0.309 r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/Q
                         net (fo=4, routed)           0.144    -0.164    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[1]
    SLICE_X0Y196         LUT2 (Prop_lut2_I1_O)        0.028    -0.136 r  student_top_inst/bridge_inst/seg_driver/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    student_top_inst/bridge_inst/seg_driver/p_0_in[1]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.824    -0.619    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
                         clock pessimism              0.211    -0.409    
    SLICE_X0Y196         FDCE (Hold_fdce_C_D)         0.060    -0.349    student_top_inst/bridge_inst/seg_driver/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_driver/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.639%)  route 0.195ns (60.361%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.100    -0.309 f  student_top_inst/bridge_inst/seg_driver/count_reg[0]/Q
                         net (fo=5, routed)           0.195    -0.114    student_top_inst/bridge_inst/seg_driver/count_reg_n_0_[0]
    SLICE_X0Y196         LUT1 (Prop_lut1_I0_O)        0.028    -0.086 r  student_top_inst/bridge_inst/seg_driver/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    student_top_inst/bridge_inst/seg_driver/p_0_in[0]
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.824    -0.619    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
                         clock pessimism              0.211    -0.409    
    SLICE_X0Y196         FDCE (Hold_fdce_C_D)         0.061    -0.348    student_top_inst/bridge_inst/seg_driver/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.700         20.000      19.300     SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         10.000      9.650      SLICE_X0Y196    student_top_inst/bridge_inst/seg_driver/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y2   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       17.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.436ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.327ns (16.036%)  route 1.712ns (83.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.110    -1.164    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.123    -1.041 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           0.602    -0.438    twin_controller_inst/virtual_seg_OBUF[1]
    SLICE_X1Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    17.851    twin_controller_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X1Y196         FDCE (Setup_fdce_C_D)       -0.031    16.997    twin_controller_inst/status_buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                 17.436    

Slack (MET) :             18.113ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.204ns (15.802%)  route 1.087ns (84.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 17.851 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.087    -1.186    twin_controller_inst/virtual_seg_OBUF[0]
    SLICE_X1Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.222    17.851    twin_controller_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][0]/C
                         clock pessimism             -0.598    17.254    
                         clock uncertainty           -0.225    17.028    
    SLICE_X1Y196         FDCE (Setup_fdce_C_D)       -0.102    16.926    twin_controller_inst/status_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         16.926    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                 18.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.091ns (12.586%)  route 0.632ns (87.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           0.632     0.314    twin_controller_inst/virtual_seg_OBUF[0]
    SLICE_X1Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.824    -0.619    twin_controller_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][0]/C
                         clock pessimism              0.484    -0.136    
                         clock uncertainty            0.225     0.090    
    SLICE_X1Y196         FDCE (Hold_fdce_C_D)         0.004     0.094    twin_controller_inst/status_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.155ns (14.064%)  route 0.947ns (85.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           0.641     0.323    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.064     0.387 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           0.306     0.694    twin_controller_inst/virtual_seg_OBUF[1]
    SLICE_X1Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.824    -0.619    twin_controller_inst/clk_out1
    SLICE_X1Y196         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/C
                         clock pessimism              0.484    -0.136    
                         clock uncertainty            0.225     0.090    
    SLICE_X1Y196         FDCE (Hold_fdce_C_D)         0.038     0.128    twin_controller_inst/status_buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.566    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 3.575ns (54.309%)  route 3.008ns (45.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.300    -2.533    uart_inst/clk_out1
    SLICE_X10Y196        FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y196        FDPE (Prop_fdpe_C_Q)         0.259    -2.274 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           3.008     0.733    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     4.049 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.049    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.908ns  (logic 1.542ns (53.009%)  route 1.367ns (46.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.591    -0.442    uart_inst/clk_out1
    SLICE_X10Y196        FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y196        FDPE (Prop_fdpe_C_Q)         0.118    -0.324 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.367     1.043    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.424     2.467 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.467    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 2.709ns (35.224%)  route 4.981ns (64.776%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.110    -1.164    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.123    -1.041 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           3.871     2.831    virtual_seg_OBUF[9]
    L16                  OBUF (Prop_obuf_I_O)         2.382     5.212 r  virtual_seg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.212    virtual_seg[9]
    L16                                                               r  virtual_seg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.448ns  (logic 2.741ns (36.797%)  route 4.708ns (63.203%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.110    -1.164    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.123    -1.041 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           3.598     2.557    virtual_seg_OBUF[9]
    K11                  OBUF (Prop_obuf_I_O)         2.414     4.971 r  virtual_seg_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.971    virtual_seg[19]
    K11                                                               r  virtual_seg[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 2.741ns (37.822%)  route 4.507ns (62.178%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.110    -1.164    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.123    -1.041 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           3.397     2.356    virtual_seg_OBUF[9]
    AH26                 OBUF (Prop_obuf_I_O)         2.414     4.771 r  virtual_seg_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.771    virtual_seg[29]
    AH26                                                              r  virtual_seg[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 2.744ns (39.041%)  route 4.284ns (60.959%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.110    -1.164    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.123    -1.041 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           3.174     2.133    virtual_seg_OBUF[9]
    AJ28                 OBUF (Prop_obuf_I_O)         2.417     4.550 r  virtual_seg_OBUF[39]_inst/O
                         net (fo=0)                   0.000     4.550    virtual_seg[39]
    AJ28                                                              r  virtual_seg[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.774ns  (logic 2.700ns (39.859%)  route 4.074ns (60.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           4.074     1.800    virtual_seg_OBUF[8]
    AH30                 OBUF (Prop_obuf_I_O)         2.496     4.296 r  virtual_seg_OBUF[38]_inst/O
                         net (fo=0)                   0.000     4.296    virtual_seg[38]
    AH30                                                              r  virtual_seg[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.526ns  (logic 2.684ns (41.127%)  route 3.842ns (58.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           3.842     1.569    virtual_seg_OBUF[8]
    AF28                 OBUF (Prop_obuf_I_O)         2.480     4.049 r  virtual_seg_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.049    virtual_seg[28]
    AF28                                                              r  virtual_seg[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.421ns  (logic 2.675ns (41.661%)  route 3.746ns (58.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           3.746     1.472    virtual_seg_OBUF[8]
    L13                  OBUF (Prop_obuf_I_O)         2.471     3.943 r  virtual_seg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.943    virtual_seg[8]
    L13                                                               r  virtual_seg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.239ns  (logic 2.669ns (42.781%)  route 3.570ns (57.219%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           1.356    -2.477    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.204    -2.273 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           3.570     1.296    virtual_seg_OBUF[8]
    J14                  OBUF (Prop_obuf_I_O)         2.465     3.761 r  virtual_seg_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.761    virtual_seg[18]
    J14                                                               r  virtual_seg[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.436ns (46.249%)  route 1.669ns (53.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.669     1.351    virtual_seg_OBUF[8]
    J14                  OBUF (Prop_obuf_I_O)         1.345     2.696 r  virtual_seg_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.696    virtual_seg[18]
    J14                                                               r  virtual_seg[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.192ns  (logic 1.451ns (45.450%)  route 1.741ns (54.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.741     1.424    virtual_seg_OBUF[8]
    AF28                 OBUF (Prop_obuf_I_O)         1.360     2.783 r  virtual_seg_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.783    virtual_seg[28]
    AF28                                                              r  virtual_seg[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.442ns (45.048%)  route 1.759ns (54.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.759     1.441    virtual_seg_OBUF[8]
    L13                  OBUF (Prop_obuf_I_O)         1.351     2.792 r  virtual_seg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.792    virtual_seg[8]
    L13                                                               r  virtual_seg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.328ns  (logic 1.467ns (44.062%)  route 1.862ns (55.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           1.862     1.544    virtual_seg_OBUF[8]
    AH30                 OBUF (Prop_obuf_I_O)         1.376     2.920 r  virtual_seg_OBUF[38]_inst/O
                         net (fo=0)                   0.000     2.920    virtual_seg[38]
    AH30                                                              r  virtual_seg[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.510ns  (logic 1.495ns (42.598%)  route 2.015ns (57.402%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           0.641     0.323    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.064     0.387 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           1.374     1.761    virtual_seg_OBUF[9]
    AJ28                 OBUF (Prop_obuf_I_O)         1.340     3.101 r  virtual_seg_OBUF[39]_inst/O
                         net (fo=0)                   0.000     3.101    virtual_seg[39]
    AJ28                                                              r  virtual_seg[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.626ns  (logic 1.493ns (41.178%)  route 2.133ns (58.822%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           0.641     0.323    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.064     0.387 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           1.492     1.879    virtual_seg_OBUF[9]
    AH26                 OBUF (Prop_obuf_I_O)         1.338     3.217 r  virtual_seg_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.217    virtual_seg[29]
    AH26                                                              r  virtual_seg[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.730ns  (logic 1.492ns (40.011%)  route 2.238ns (59.989%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           0.641     0.323    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.064     0.387 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           1.597     1.984    virtual_seg_OBUF[9]
    K11                  OBUF (Prop_obuf_I_O)         1.337     3.321 r  virtual_seg_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.321    virtual_seg[19]
    K11                                                               r  virtual_seg[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.844ns  (logic 1.461ns (38.000%)  route 2.383ns (62.000%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=5, routed)           0.624    -0.409    student_top_inst/bridge_inst/seg_driver/CLK
    SLICE_X0Y196         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y196         FDCE (Prop_fdce_C_Q)         0.091    -0.318 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=7, routed)           0.641     0.323    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]
    SLICE_X0Y204         LUT1 (Prop_lut1_I0_O)        0.064     0.387 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           1.742     2.129    virtual_seg_OBUF[9]
    L16                  OBUF (Prop_obuf_I_O)         1.306     3.435 r  virtual_seg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.435    virtual_seg[9]
    L16                                                               r  virtual_seg[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                     10.000    10.000 f  
    AD12                                              0.000    10.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554    11.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     7.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     8.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     8.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     9.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 1.533ns (38.152%)  route 2.485ns (61.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.485     4.018    uart_inst/i_uart_rx_IBUF
    SLICE_X11Y199        FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         1.167    -2.204    uart_inst/clk_out1
    SLICE_X11Y199        FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.817ns  (logic 0.458ns (25.191%)  route 1.359ns (74.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.359     1.817    uart_inst/i_uart_rx_IBUF
    SLICE_X11Y199        FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=245, routed)         0.793    -0.650    uart_inst/clk_out1
    SLICE_X11Y199        FDPE                                         r  uart_inst/rx_d0_reg/C





