// Seed: 2848527509
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wor id_7
);
  wire [1 : -1] id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd72
) (
    input tri0 id_0,
    input tri0 _id_1,
    output wand id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5
    , id_17,
    input uwire id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri1 id_13,
    input wand id_14,
    input wire id_15
);
  parameter id_18 = -1'b0;
  wire [id_1 : -1] id_19;
  module_0 modCall_1 (
      id_7,
      id_13,
      id_11,
      id_4,
      id_2,
      id_14,
      id_4,
      id_11
  );
endmodule
