# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/d3f7/hdl/signal_detector_v1_0_M00_AXIS.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/d3f7/hdl/signal_detector_v1_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_signal_detector_0_0/sim/design_1_signal_detector_0_0.vhd" \

# Do not sort compile order
nosort
