<profile>

<section name = "Vitis HLS Report for 'md5_final_1'" level="0">
<item name = "Date">Tue Jul 18 13:25:04 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">md5_hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">157, 415, 1.570 us, 4.150 us, 157, 415, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_md5_final_1_Pipeline_VITIS_LOOP_152_2_fu_294">md5_final_1_Pipeline_VITIS_LOOP_152_2, 2, 65, 20.000 ns, 0.650 us, 2, 65, no</column>
<column name="grp_md5_transform_fu_301">md5_transform, 106, 106, 1.060 us, 1.060 us, 32, 32, yes</column>
<column name="grp_md5_final_1_Pipeline_3_fu_315">md5_final_1_Pipeline_3, 58, 58, 0.580 us, 0.580 us, 58, 58, no</column>
<column name="grp_md5_final_1_Pipeline_VITIS_LOOP_147_1_fu_321">md5_final_1_Pipeline_VITIS_LOOP_147_1, 2, 57, 20.000 ns, 0.570 us, 2, 57, no</column>
<column name="grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328">md5_final_1_Pipeline_VITIS_LOOP_172_3, 24, 24, 0.240 us, 0.240 us, 24, 24, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 425, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 6742, 18021, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 1791, -</column>
<column name="Register">-, -, 636, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 6, 38, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_md5_final_1_Pipeline_3_fu_315">md5_final_1_Pipeline_3, 0, 0, 8, 55, 0</column>
<column name="grp_md5_final_1_Pipeline_VITIS_LOOP_147_1_fu_321">md5_final_1_Pipeline_VITIS_LOOP_147_1, 0, 0, 67, 171, 0</column>
<column name="grp_md5_final_1_Pipeline_VITIS_LOOP_152_2_fu_294">md5_final_1_Pipeline_VITIS_LOOP_152_2, 0, 0, 36, 103, 0</column>
<column name="grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328">md5_final_1_Pipeline_VITIS_LOOP_172_3, 0, 0, 307, 897, 0</column>
<column name="grp_md5_transform_fu_301">md5_transform, 0, 0, 6324, 16795, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln159_fu_479_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln160_1_fu_484_p2">+, 0, 0, 63, 56, 56</column>
<column name="add_ln160_2_fu_490_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln160_3_fu_496_p2">+, 0, 0, 47, 40, 40</column>
<column name="add_ln160_4_fu_502_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln160_5_fu_508_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln160_6_fu_514_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln160_fu_520_p2">+, 0, 0, 15, 8, 8</column>
<column name="i_fu_394_p2">+, 0, 0, 40, 33, 1</column>
<column name="ap_block_state141_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln145_fu_388_p2">icmp, 0, 0, 39, 32, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1445, 272, 1, 272</column>
<column name="ctx_data_address0">53, 10, 6, 60</column>
<column name="ctx_data_address1">31, 6, 6, 36</column>
<column name="ctx_data_ce0">31, 6, 1, 6</column>
<column name="ctx_data_ce1">14, 3, 1, 3</column>
<column name="ctx_data_d0">48, 9, 8, 72</column>
<column name="ctx_data_d1">25, 5, 8, 40</column>
<column name="ctx_data_we0">25, 5, 1, 5</column>
<column name="ctx_state_0_0_reg_254">9, 2, 32, 64</column>
<column name="ctx_state_1_0_reg_264">9, 2, 32, 64</column>
<column name="ctx_state_2_0_reg_274">9, 2, 32, 64</column>
<column name="ctx_state_3_0_reg_284">9, 2, 32, 64</column>
<column name="grp_md5_transform_fu_301_ctx_state_0_read">14, 3, 32, 96</column>
<column name="grp_md5_transform_fu_301_ctx_state_1_read">14, 3, 32, 96</column>
<column name="grp_md5_transform_fu_301_ctx_state_2_read">14, 3, 32, 96</column>
<column name="grp_md5_transform_fu_301_ctx_state_3_read">14, 3, 32, 96</column>
<column name="m_axi_gmem_AWVALID">9, 2, 1, 2</column>
<column name="m_axi_gmem_BREADY">9, 2, 1, 2</column>
<column name="m_axi_gmem_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln160_reg_659">8, 0, 8, 0</column>
<column name="ap_CS_fsm">271, 0, 271, 0</column>
<column name="ctx_state_0_0_reg_254">32, 0, 32, 0</column>
<column name="ctx_state_1_0_reg_264">32, 0, 32, 0</column>
<column name="ctx_state_2_0_reg_274">32, 0, 32, 0</column>
<column name="ctx_state_3_0_reg_284">32, 0, 32, 0</column>
<column name="grp_md5_final_1_Pipeline_3_fu_315_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_md5_final_1_Pipeline_VITIS_LOOP_147_1_fu_321_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_md5_final_1_Pipeline_VITIS_LOOP_152_2_fu_294_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_md5_final_1_Pipeline_VITIS_LOOP_172_3_fu_328_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_md5_transform_fu_301_ap_start_reg">1, 0, 1, 0</column>
<column name="i_reg_649">33, 0, 33, 0</column>
<column name="icmp_ln145_reg_645">1, 0, 1, 0</column>
<column name="reg_355">32, 0, 32, 0</column>
<column name="reg_361">32, 0, 32, 0</column>
<column name="reg_367">32, 0, 32, 0</column>
<column name="reg_373">32, 0, 32, 0</column>
<column name="trunc_ln140_reg_654">6, 0, 6, 0</column>
<column name="trunc_ln1_reg_664">8, 0, 8, 0</column>
<column name="trunc_ln2_reg_669">8, 0, 8, 0</column>
<column name="trunc_ln3_reg_674">8, 0, 8, 0</column>
<column name="trunc_ln4_reg_679">8, 0, 8, 0</column>
<column name="trunc_ln5_reg_684">8, 0, 8, 0</column>
<column name="trunc_ln6_reg_689">8, 0, 8, 0</column>
<column name="trunc_ln7_reg_694">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, md5_final.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, md5_final.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, md5_final.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, md5_final.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, md5_final.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, md5_final.1, return value</column>
<column name="ctx_data_address0">out, 6, ap_memory, ctx_data, array</column>
<column name="ctx_data_ce0">out, 1, ap_memory, ctx_data, array</column>
<column name="ctx_data_we0">out, 1, ap_memory, ctx_data, array</column>
<column name="ctx_data_d0">out, 8, ap_memory, ctx_data, array</column>
<column name="ctx_data_q0">in, 8, ap_memory, ctx_data, array</column>
<column name="ctx_data_address1">out, 6, ap_memory, ctx_data, array</column>
<column name="ctx_data_ce1">out, 1, ap_memory, ctx_data, array</column>
<column name="ctx_data_we1">out, 1, ap_memory, ctx_data, array</column>
<column name="ctx_data_d1">out, 8, ap_memory, ctx_data, array</column>
<column name="ctx_data_q1">in, 8, ap_memory, ctx_data, array</column>
<column name="ctx_datalen_val">in, 32, ap_none, ctx_datalen_val, scalar</column>
<column name="p_read">in, 64, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 32, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 32, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 32, ap_none, p_read4, scalar</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 11, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="hash">in, 64, ap_none, hash, scalar</column>
</table>
</item>
</section>
</profile>
