Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Sat Nov 18 17:16:40 2023
| Host              : havarti running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1026)
6. checking no_output_delay (1024)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1026)
---------------------------------
 There are 1026 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1024)
----------------------------------
 There are 1024 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.359        0.000                      0                17723        0.029        0.000                      0                17723        2.927        0.000                       0                 14199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.359        0.000                      0                17723        0.029        0.000                      0                17723        2.927        0.000                       0                 14199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 2.700ns (58.391%)  route 1.924ns (41.609%))
  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.036     0.036    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X17Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y88         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  inst1/inst0/inst0/inst1/inst0/p1_twd_r_fraction__11_reg[21]/Q
                         net (fo=24, routed)          1.908     2.043    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/A[20]
    DSP48E2_X0Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.241     2.284 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.284    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X0Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.098     2.382 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.382    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X0Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[39])
                                                      0.647     3.029 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER_INST/U[39]
                         net (fo=1, routed)           0.000     3.029    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_MULTIPLIER.U<39>
    DSP48E2_X0Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[39]_U_DATA[39])
                                                      0.059     3.088 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA_INST/U_DATA[39]
                         net (fo=1, routed)           0.000     3.088    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_M_DATA.U_DATA<39>
    DSP48E2_X0Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[39]_ALU_OUT[47])
                                                      0.699     3.787 f  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.787    inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_ALU.ALU_OUT<47>
    DSP48E2_X0Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.946 r  inst1/inst0/inst0/inst1/inst0/umul48b_24b_x_24b_return/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.962    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/PCIN[47]
    DSP48E2_X0Y27        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[18])
                                                      0.698     4.660 r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     4.660    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=14238, unset)        0.044     7.044    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/CLK
    DSP48E2_X0Y27        DSP_OUTPUT                                   r  inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y27        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.010     7.019    inst1/inst0/inst0/inst1/inst0/p2_fraction__24_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -4.660    
  -------------------------------------------------------------------
                         slack                                  2.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p48_out0_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X11Y110        FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p48_out0_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p48_out0_i_reg[24]/Q
                         net (fo=1, routed)           0.042     0.093    inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_comb[88]
    SLICE_X11Y110        FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.018     0.018    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X11Y110        FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[88]/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y110        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst1/inst0/p49_tuple_11354_reg[88]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p8_sgt_8009_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p9_sgt_8009_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X11Y67         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p8_sgt_8009_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p8_sgt_8009_reg/Q
                         net (fo=1, routed)           0.042     0.093    inst1/inst0/inst0/inst1/inst0/p8_sgt_8009
    SLICE_X11Y67         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p9_sgt_8009_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.018     0.018    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X11Y67         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p9_sgt_8009_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X11Y67         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst1/inst0/p9_sgt_8009_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst2/inst0/p48_out0_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst2/inst0/p49_tuple_11354_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.012     0.012    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X23Y132        FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p48_out0_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst2/inst0/p48_out0_r_reg[27]/Q
                         net (fo=1, routed)           0.042     0.093    inst1/inst0/inst0/inst2/inst0/p49_tuple_11354_comb[123]
    SLICE_X23Y132        FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p49_tuple_11354_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.018     0.018    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X23Y132        FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p49_tuple_11354_reg[123]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y132        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    inst1/inst0/inst0/inst2/inst0/p49_tuple_11354_reg[123]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst2/inst0/p32_and_9922_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst2/inst0/p33_and_9922_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.013     0.013    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X23Y140        FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p32_and_9922_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y140        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  inst1/inst0/inst0/inst2/inst0/p32_and_9922_reg/Q
                         net (fo=1, routed)           0.043     0.095    inst1/inst0/inst0/inst2/inst0/p32_and_9922
    SLICE_X23Y140        FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p33_and_9922_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.019     0.019    inst1/inst0/inst0/inst2/inst0/clk
    SLICE_X23Y140        FDRE                                         r  inst1/inst0/inst0/inst2/inst0/p33_and_9922_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y140        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst2/inst0/p33_and_9922_reg
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p13_shifted_y__1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p14_addend_y__2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X6Y72          FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p13_shifted_y__1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p13_shifted_y__1_reg[7]/Q
                         net (fo=1, routed)           0.045     0.096    inst1/inst0/inst0/inst1/inst0/p13_shifted_y__1[7]
    SLICE_X6Y72          FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p14_addend_y__2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X6Y72          FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p14_addend_y__2_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X6Y72          FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p14_addend_y__2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p13_shifted_y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p14_addend_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X27Y69         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p13_shifted_y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p13_shifted_y_reg[6]/Q
                         net (fo=1, routed)           0.045     0.096    inst1/inst0/inst0/inst1/inst0/p13_shifted_y[6]
    SLICE_X27Y69         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p14_addend_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X27Y69         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p14_addend_y_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y69         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p14_addend_y_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p27_bit_slice_9560_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p28_result_exponent__2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X22Y85         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p27_bit_slice_9560_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p27_bit_slice_9560_reg[2]/Q
                         net (fo=1, routed)           0.045     0.096    inst1/inst0/inst0/inst1/inst0/p27_bit_slice_9560[2]
    SLICE_X22Y85         FDSE                                         r  inst1/inst0/inst0/inst1/inst0/p28_result_exponent__2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X22Y85         FDSE                                         r  inst1/inst0/inst0/inst1/inst0/p28_result_exponent__2_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y85         FDSE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p28_result_exponent__2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p28_result_fraction__14_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p29_result_fraction__17_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X27Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p28_result_fraction__14_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p28_result_fraction__14_reg[5]/Q
                         net (fo=1, routed)           0.045     0.096    inst1/inst0/inst0/inst1/inst0/p28_result_fraction__14[5]
    SLICE_X27Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p29_result_fraction__17_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X27Y88         FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p29_result_fraction__17_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y88         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p29_result_fraction__17_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p46_bit_slice_11208_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p47_result_exponent__3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X25Y111        FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p46_bit_slice_11208_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y111        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p46_bit_slice_11208_reg[2]/Q
                         net (fo=1, routed)           0.045     0.096    inst1/inst0/inst0/inst1/inst0/p46_bit_slice_11208[2]
    SLICE_X25Y111        FDSE                                         r  inst1/inst0/inst0/inst1/inst0/p47_result_exponent__3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X25Y111        FDSE                                         r  inst1/inst0/inst0/inst1/inst0/p47_result_exponent__3_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y111        FDSE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p47_result_exponent__3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inst1/inst0/inst0/inst1/inst0/p46_bit_slice_11209_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            inst1/inst0/inst0/inst1/inst0/p47_result_exponent__4_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.012     0.012    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X11Y110        FDRE                                         r  inst1/inst0/inst0/inst1/inst0/p46_bit_slice_11209_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  inst1/inst0/inst0/inst1/inst0/p46_bit_slice_11209_reg[3]/Q
                         net (fo=1, routed)           0.045     0.096    inst1/inst0/inst0/inst1/inst0/p46_bit_slice_11209[3]
    SLICE_X11Y110        FDSE                                         r  inst1/inst0/inst0/inst1/inst0/p47_result_exponent__4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14238, unset)        0.019     0.019    inst1/inst0/inst0/inst1/inst0/clk
    SLICE_X11Y110        FDSE                                         r  inst1/inst0/inst0/inst1/inst0/p47_result_exponent__4_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X11Y110        FDSE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    inst1/inst0/inst0/inst1/inst0/p47_result_exponent__4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK   n/a            1.146         7.000       5.854      SLICE_X14Y132  inst1/inst0/inst0/inst2/inst0/p48_out0_r_reg[31]_srl12/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.146         7.000       5.854      SLICE_X14Y125  inst1/inst0/inst0/inst2/inst0/p48_out1_i_reg[31]_srl12/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.146         7.000       5.854      SLICE_X14Y132  inst1/inst0/inst0/inst2/inst0/p48_out1_r_reg[31]_srl12/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.146         7.000       5.854      SLICE_X24Y147  inst1/inst0/inst0/inst2/inst0/p32_ugt_9790_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.146         7.000       5.854      SLICE_X9Y148   inst1/inst0/inst0/inst2/inst0/p32_ugt_9795_reg_srl2/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y105  inst1/inst0/inst0/inst1/inst0/p30_in0_i_sign__2_reg_srl31/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         7.000       5.854      SLICE_X16Y112  inst1/inst0/inst0/inst1/inst0/p30_in0_r_sign__2_reg_srl31/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.146         7.000       5.854      SLICE_X24Y98   inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[0]_srl9/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.146         7.000       5.854      SLICE_X24Y98   inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[1]_srl9/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.146         7.000       5.854      SLICE_X24Y98   inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[2]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X14Y132  inst1/inst0/inst0/inst2/inst0/p48_out0_r_reg[31]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X14Y125  inst1/inst0/inst0/inst2/inst0/p48_out1_i_reg[31]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X14Y132  inst1/inst0/inst0/inst2/inst0/p48_out1_r_reg[31]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X24Y147  inst1/inst0/inst0/inst2/inst0/p32_ugt_9790_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X9Y148   inst1/inst0/inst0/inst2/inst0/p32_ugt_9795_reg_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y105  inst1/inst0/inst0/inst1/inst0/p30_in0_i_sign__2_reg_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         3.500       2.927      SLICE_X16Y112  inst1/inst0/inst0/inst1/inst0/p30_in0_r_sign__2_reg_srl31/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X24Y98   inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[0]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X24Y98   inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[1]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X24Y98   inst1/inst0/inst0/inst1/inst0/p40_greater_exp_bexp__2_reg[2]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X14Y132  inst1/inst0/inst0/inst2/inst0/p48_out0_r_reg[31]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X14Y132  inst1/inst0/inst0/inst2/inst0/p48_out0_r_reg[31]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X14Y125  inst1/inst0/inst0/inst2/inst0/p48_out1_i_reg[31]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X14Y125  inst1/inst0/inst0/inst2/inst0/p48_out1_i_reg[31]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X14Y132  inst1/inst0/inst0/inst2/inst0/p48_out1_r_reg[31]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X14Y132  inst1/inst0/inst0/inst2/inst0/p48_out1_r_reg[31]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X24Y147  inst1/inst0/inst0/inst2/inst0/p32_ugt_9790_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X24Y147  inst1/inst0/inst0/inst2/inst0/p32_ugt_9790_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X9Y148   inst1/inst0/inst0/inst2/inst0/p32_ugt_9795_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.573         3.500       2.927      SLICE_X9Y148   inst1/inst0/inst0/inst2/inst0/p32_ugt_9795_reg_srl2/CLK



