Classic Timing Analyzer report for top_level_vhd
Mon Nov 25 22:04:23 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. Clock Hold: 'CLOCK_50'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                              ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.840 ns                         ; i_inc_row                                         ; counter:pos_counter|count_row[0]    ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.331 ns                        ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_G[4]                            ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.992 ns                         ; i_dec_column                                      ; counter:pos_counter|count_column[2] ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 97.85 MHz ( period = 10.220 ns ) ; counter:pos_counter|obs3_row[0]                   ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; maze:fsm|dies[0]                                  ; maze:fsm|resetcounter               ; CLOCK_50   ; CLOCK_50 ; 6            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                   ;                                     ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+-------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 97.85 MHz ( period = 10.220 ns )                    ; counter:pos_counter|obs3_row[0]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.102 ns                ;
; N/A                                     ; 99.96 MHz ( period = 10.004 ns )                    ; counter:pos_counter|obs5_column[1]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.869 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[9]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.699 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[8]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.699 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[6]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.699 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.699 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[3]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.699 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[0]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.699 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.665 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[5]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.665 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[1]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.665 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_row[2]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.665 ns                ;
; N/A                                     ; 100.87 MHz ( period = 9.914 ns )                    ; counter:pos_counter|obs3_row[3]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.792 ns                ;
; N/A                                     ; 101.78 MHz ( period = 9.825 ns )                    ; counter:pos_counter|obs3_row[2]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 101.79 MHz ( period = 9.824 ns )                    ; counter:pos_counter|obs6_row[1]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.698 ns                ;
; N/A                                     ; 101.79 MHz ( period = 9.824 ns )                    ; counter:pos_counter|obs3_row[1]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.702 ns                ;
; N/A                                     ; 102.60 MHz ( period = 9.747 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[9]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.528 ns                ;
; N/A                                     ; 102.60 MHz ( period = 9.747 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[8]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.528 ns                ;
; N/A                                     ; 102.60 MHz ( period = 9.747 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[6]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.528 ns                ;
; N/A                                     ; 102.60 MHz ( period = 9.747 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.528 ns                ;
; N/A                                     ; 102.60 MHz ( period = 9.747 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[3]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.528 ns                ;
; N/A                                     ; 102.60 MHz ( period = 9.747 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[0]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.528 ns                ;
; N/A                                     ; 102.74 MHz ( period = 9.733 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.494 ns                ;
; N/A                                     ; 102.74 MHz ( period = 9.733 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[5]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.494 ns                ;
; N/A                                     ; 102.74 MHz ( period = 9.733 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[1]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.494 ns                ;
; N/A                                     ; 102.74 MHz ( period = 9.733 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_row[2]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.494 ns                ;
; N/A                                     ; 103.50 MHz ( period = 9.662 ns )                    ; counter:pos_counter|obs5_column[0]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.527 ns                ;
; N/A                                     ; 103.54 MHz ( period = 9.658 ns )                    ; counter:pos_counter|obs4_row[0]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.524 ns                ;
; N/A                                     ; 103.63 MHz ( period = 9.650 ns )                    ; counter:pos_counter|obs3_row[4]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.528 ns                ;
; N/A                                     ; 103.87 MHz ( period = 9.627 ns )                    ; counter:pos_counter|obs5_column[2]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.492 ns                ;
; N/A                                     ; 103.90 MHz ( period = 9.625 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[9]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 103.90 MHz ( period = 9.625 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[8]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 103.90 MHz ( period = 9.625 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[6]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 103.90 MHz ( period = 9.625 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 103.90 MHz ( period = 9.625 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[3]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 103.90 MHz ( period = 9.625 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[0]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.406 ns                ;
; N/A                                     ; 103.96 MHz ( period = 9.619 ns )                    ; counter:pos_counter|obs3_row[5]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.497 ns                ;
; N/A                                     ; 104.05 MHz ( period = 9.611 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.372 ns                ;
; N/A                                     ; 104.05 MHz ( period = 9.611 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[5]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.372 ns                ;
; N/A                                     ; 104.05 MHz ( period = 9.611 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[1]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.372 ns                ;
; N/A                                     ; 104.05 MHz ( period = 9.611 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_row[2]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.372 ns                ;
; N/A                                     ; 104.22 MHz ( period = 9.595 ns )                    ; counter:pos_counter|obs4_row[1]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.461 ns                ;
; N/A                                     ; 104.38 MHz ( period = 9.580 ns )                    ; counter:pos_counter|obs6_row[0]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.454 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[9]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.357 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[8]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.357 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[6]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.357 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.357 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[3]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.357 ns                ;
; N/A                                     ; 104.43 MHz ( period = 9.576 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[0]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.357 ns                ;
; N/A                                     ; 104.58 MHz ( period = 9.562 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.323 ns                ;
; N/A                                     ; 104.58 MHz ( period = 9.562 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[5]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.323 ns                ;
; N/A                                     ; 104.58 MHz ( period = 9.562 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[1]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.323 ns                ;
; N/A                                     ; 104.58 MHz ( period = 9.562 ns )                    ; counter:pos_counter|count_row[4]    ; counter:pos_counter|count_row[2]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.323 ns                ;
; N/A                                     ; 104.65 MHz ( period = 9.556 ns )                    ; counter:pos_counter|obs5_column[3]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 104.96 MHz ( period = 9.527 ns )                    ; counter:pos_counter|obs4_row[2]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 104.98 MHz ( period = 9.526 ns )                    ; counter:pos_counter|obs3_row[6]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.404 ns                ;
; N/A                                     ; 105.39 MHz ( period = 9.489 ns )                    ; counter:pos_counter|obs6_column[0]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.366 ns                ;
; N/A                                     ; 105.60 MHz ( period = 9.470 ns )                    ; counter:pos_counter|obs5_column[4]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.335 ns                ;
; N/A                                     ; 105.91 MHz ( period = 9.442 ns )                    ; counter:pos_counter|obs4_row[3]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.308 ns                ;
; N/A                                     ; 106.20 MHz ( period = 9.416 ns )                    ; counter:pos_counter|obs6_column[1]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; 106.41 MHz ( period = 9.398 ns )                    ; counter:pos_counter|obs6_row[2]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.272 ns                ;
; N/A                                     ; 107.01 MHz ( period = 9.345 ns )                    ; counter:pos_counter|obs4_row[4]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.211 ns                ;
; N/A                                     ; 107.18 MHz ( period = 9.330 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[9]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.091 ns                ;
; N/A                                     ; 107.18 MHz ( period = 9.330 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[8]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.091 ns                ;
; N/A                                     ; 107.18 MHz ( period = 9.330 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[6]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.091 ns                ;
; N/A                                     ; 107.18 MHz ( period = 9.330 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.091 ns                ;
; N/A                                     ; 107.18 MHz ( period = 9.330 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[3]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.091 ns                ;
; N/A                                     ; 107.18 MHz ( period = 9.330 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[0]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.091 ns                ;
; N/A                                     ; 107.26 MHz ( period = 9.323 ns )                    ; counter:pos_counter|obs6_column[2]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.200 ns                ;
; N/A                                     ; 107.34 MHz ( period = 9.316 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.057 ns                ;
; N/A                                     ; 107.34 MHz ( period = 9.316 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[5]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.057 ns                ;
; N/A                                     ; 107.34 MHz ( period = 9.316 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[1]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.057 ns                ;
; N/A                                     ; 107.34 MHz ( period = 9.316 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_row[2]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.057 ns                ;
; N/A                                     ; 107.40 MHz ( period = 9.311 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[9]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 107.40 MHz ( period = 9.311 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[8]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 107.40 MHz ( period = 9.311 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[6]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 107.40 MHz ( period = 9.311 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 107.40 MHz ( period = 9.311 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[3]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 107.40 MHz ( period = 9.311 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[0]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 107.52 MHz ( period = 9.301 ns )                    ; counter:pos_counter|obs6_column[3]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.178 ns                ;
; N/A                                     ; 107.56 MHz ( period = 9.297 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 107.56 MHz ( period = 9.297 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[5]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 107.56 MHz ( period = 9.297 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[1]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 107.56 MHz ( period = 9.297 ns )                    ; counter:pos_counter|count_row[5]    ; counter:pos_counter|count_row[2]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 9.058 ns                ;
; N/A                                     ; 107.74 MHz ( period = 9.282 ns )                    ; counter:pos_counter|obs4_row[5]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.148 ns                ;
; N/A                                     ; 107.75 MHz ( period = 9.281 ns )                    ; counter:pos_counter|obs6_row[3]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.155 ns                ;
; N/A                                     ; 107.77 MHz ( period = 9.279 ns )                    ; counter:pos_counter|obs5_row[0]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.162 ns                ;
; N/A                                     ; 108.27 MHz ( period = 9.236 ns )                    ; counter:pos_counter|obs6_column[4]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 108.32 MHz ( period = 9.232 ns )                    ; counter:pos_counter|obs5_row[1]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.115 ns                ;
; N/A                                     ; 108.80 MHz ( period = 9.191 ns )                    ; counter:pos_counter|obs6_row[4]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.065 ns                ;
; N/A                                     ; 109.30 MHz ( period = 9.149 ns )                    ; counter:pos_counter|obs5_row[2]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.032 ns                ;
; N/A                                     ; 109.57 MHz ( period = 9.127 ns )                    ; counter:pos_counter|obs6_column[5]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 7.004 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[9]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[8]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[6]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[3]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 109.60 MHz ( period = 9.124 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[0]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.885 ns                ;
; N/A                                     ; 109.64 MHz ( period = 9.121 ns )                    ; counter:pos_counter|count_row[0]    ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.586 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; counter:pos_counter|obs6_row[5]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.988 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.851 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[5]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.851 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[1]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.851 ns                ;
; N/A                                     ; 109.77 MHz ( period = 9.110 ns )                    ; counter:pos_counter|count_row[7]    ; counter:pos_counter|count_row[2]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.851 ns                ;
; N/A                                     ; 109.81 MHz ( period = 9.107 ns )                    ; counter:pos_counter|obs4_row[6]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 110.30 MHz ( period = 9.066 ns )                    ; counter:pos_counter|obs5_row[3]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.949 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[9]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[8]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[6]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[7]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[3]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 110.40 MHz ( period = 9.058 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[0]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.819 ns                ;
; N/A                                     ; 110.57 MHz ( period = 9.044 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[4]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 110.57 MHz ( period = 9.044 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[5]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 110.57 MHz ( period = 9.044 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[1]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 110.57 MHz ( period = 9.044 ns )                    ; counter:pos_counter|count_row[6]    ; counter:pos_counter|count_row[2]    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.785 ns                ;
; N/A                                     ; 110.62 MHz ( period = 9.040 ns )                    ; counter:pos_counter|count_row[1]    ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.525 ns                ;
; N/A                                     ; 110.69 MHz ( period = 9.034 ns )                    ; counter:pos_counter|obs5_column[5]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.899 ns                ;
; N/A                                     ; 110.95 MHz ( period = 9.013 ns )                    ; counter:pos_counter|obs4_row[7]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.879 ns                ;
; N/A                                     ; 111.12 MHz ( period = 8.999 ns )                    ; counter:pos_counter|obs6_column[6]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.876 ns                ;
; N/A                                     ; 111.19 MHz ( period = 8.994 ns )                    ; counter:pos_counter|obs3_row[7]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.868 ns                ;
; N/A                                     ; 111.26 MHz ( period = 8.988 ns )                    ; counter:pos_counter|obs5_column[6]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.853 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[9] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[8] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.67 MHz ( period = 8.955 ns )                    ; counter:pos_counter|count_column[7] ; counter:pos_counter|count_column[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.716 ns                ;
; N/A                                     ; 111.86 MHz ( period = 8.940 ns )                    ; counter:pos_counter|obs5_row[5]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.823 ns                ;
; N/A                                     ; 112.06 MHz ( period = 8.924 ns )                    ; counter:pos_counter|obs5_row[4]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.807 ns                ;
; N/A                                     ; 112.15 MHz ( period = 8.917 ns )                    ; counter:pos_counter|count_row[2]    ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.402 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; counter:pos_counter|count_row[3]    ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.325 ns                ;
; N/A                                     ; 112.87 MHz ( period = 8.860 ns )                    ; counter:pos_counter|obs3_row[8]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.738 ns                ;
; N/A                                     ; 112.93 MHz ( period = 8.855 ns )                    ; counter:pos_counter|obs6_column[7]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.732 ns                ;
; N/A                                     ; 113.06 MHz ( period = 8.845 ns )                    ; counter:pos_counter|obs5_row[6]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.728 ns                ;
; N/A                                     ; 113.34 MHz ( period = 8.823 ns )                    ; counter:pos_counter|obs5_column[7]  ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.688 ns                ;
; N/A                                     ; 113.40 MHz ( period = 8.818 ns )                    ; counter:pos_counter|count_row[4]    ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[9] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[8] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 113.92 MHz ( period = 8.778 ns )                    ; counter:pos_counter|count_row[3]    ; counter:pos_counter|count_column[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.541 ns                ;
; N/A                                     ; 114.14 MHz ( period = 8.761 ns )                    ; counter:pos_counter|obs5_row[7]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.644 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[9] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[8] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; counter:pos_counter|count_column[4] ; counter:pos_counter|count_column[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.504 ns                ;
; N/A                                     ; 114.77 MHz ( period = 8.713 ns )                    ; counter:pos_counter|obs6_row[6]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[9] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[8] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 114.89 MHz ( period = 8.704 ns )                    ; counter:pos_counter|count_row[0]    ; counter:pos_counter|count_column[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.467 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[9] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[8] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; counter:pos_counter|count_column[9] ; counter:pos_counter|count_column[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 115.21 MHz ( period = 8.680 ns )                    ; counter:pos_counter|obs6_row[7]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.554 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[9] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[7] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[8] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[4] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[6] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[5] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 115.57 MHz ( period = 8.653 ns )                    ; counter:pos_counter|count_row[2]    ; counter:pos_counter|count_column[3] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.436 ns                ;
; N/A                                     ; 116.00 MHz ( period = 8.621 ns )                    ; counter:pos_counter|count_row[5]    ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.106 ns                ;
; N/A                                     ; 116.13 MHz ( period = 8.611 ns )                    ; counter:pos_counter|obs4_row[8]     ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 6.477 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; counter:pos_counter|count_column[0] ; maze:fsm|state.re_set               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.059 ns                ;
; N/A                                     ; 116.37 MHz ( period = 8.593 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_column[0] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.376 ns                ;
; N/A                                     ; 116.37 MHz ( period = 8.593 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_column[1] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.376 ns                ;
; N/A                                     ; 116.37 MHz ( period = 8.593 ns )                    ; counter:pos_counter|count_row[1]    ; counter:pos_counter|count_column[2] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 8.376 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                     ;                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                               ;
+------------------------------------------+----------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                 ; To                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; maze:fsm|dies[0]     ; maze:fsm|resetcounter ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; maze:fsm|state.start ; maze:fsm|state.fail   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; maze:fsm|state.start ; maze:fsm|resetcounter ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; maze:fsm|dies[0]     ; maze:fsm|state.fail   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; maze:fsm|dies[1]     ; maze:fsm|state.fail   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; maze:fsm|dies[1]     ; maze:fsm|resetcounter ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.782 ns                 ;
+------------------------------------------+----------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                            ;
+-------+--------------+------------+--------------+--------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                               ; To Clock ;
+-------+--------------+------------+--------------+--------------------------------------------------+----------+
; N/A   ; None         ; 4.840 ns   ; i_inc_row    ; counter:pos_counter|count_row[9]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.840 ns   ; i_inc_row    ; counter:pos_counter|count_row[8]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.840 ns   ; i_inc_row    ; counter:pos_counter|count_row[6]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.840 ns   ; i_inc_row    ; counter:pos_counter|count_row[7]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.840 ns   ; i_inc_row    ; counter:pos_counter|count_row[3]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.840 ns   ; i_inc_row    ; counter:pos_counter|count_row[0]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.826 ns   ; i_inc_row    ; counter:pos_counter|count_row[4]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.826 ns   ; i_inc_row    ; counter:pos_counter|count_row[5]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.826 ns   ; i_inc_row    ; counter:pos_counter|count_row[1]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.826 ns   ; i_inc_row    ; counter:pos_counter|count_row[2]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.371 ns   ; i_dec_row    ; counter:pos_counter|count_row[9]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.371 ns   ; i_dec_row    ; counter:pos_counter|count_row[8]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.371 ns   ; i_dec_row    ; counter:pos_counter|count_row[6]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.371 ns   ; i_dec_row    ; counter:pos_counter|count_row[7]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.371 ns   ; i_dec_row    ; counter:pos_counter|count_row[3]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.371 ns   ; i_dec_row    ; counter:pos_counter|count_row[0]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.357 ns   ; i_dec_row    ; counter:pos_counter|count_row[4]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.357 ns   ; i_dec_row    ; counter:pos_counter|count_row[5]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.357 ns   ; i_dec_row    ; counter:pos_counter|count_row[1]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.357 ns   ; i_dec_row    ; counter:pos_counter|count_row[2]                 ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[31] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[30] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[17] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[16] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[22] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[24] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[25] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[23] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[20] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[21] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[19] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[18] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[27] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[26] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[28] ; CLOCK_50 ;
; N/A   ; None         ; 4.126 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[29] ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[15] ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[14] ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[13] ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[12] ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[11] ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[7]  ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[6]  ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[8]  ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[9]  ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[10] ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[5]  ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[4]  ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[3]  ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[2]  ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[1]  ; CLOCK_50 ;
; N/A   ; None         ; 3.791 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[0]  ; CLOCK_50 ;
; N/A   ; None         ; 3.323 ns   ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT    ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[9]              ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[7]              ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[8]              ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[4]              ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[6]              ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[5]              ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[0]              ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[1]              ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[2]              ; CLOCK_50 ;
; N/A   ; None         ; 1.839 ns   ; i_dec_column ; counter:pos_counter|count_column[3]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[9]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[7]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[8]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[4]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[6]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[5]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[0]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[1]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[2]              ; CLOCK_50 ;
; N/A   ; None         ; 0.996 ns   ; i_inc_column ; counter:pos_counter|count_column[3]              ; CLOCK_50 ;
+-------+--------------+------------+--------------+--------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------+
; tco                                                                                                           ;
+-------+--------------+------------+---------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                              ; To       ; From Clock ;
+-------+--------------+------------+---------------------------------------------------+----------+------------+
; N/A   ; None         ; 14.331 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_G[4] ; CLOCK_50   ;
; N/A   ; None         ; 14.247 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_B[5] ; CLOCK_50   ;
; N/A   ; None         ; 14.203 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_R[2] ; CLOCK_50   ;
; N/A   ; None         ; 14.187 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_R[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.186 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_R[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.170 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_R[1] ; CLOCK_50   ;
; N/A   ; None         ; 14.160 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_G[2] ; CLOCK_50   ;
; N/A   ; None         ; 14.138 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_B[3] ; CLOCK_50   ;
; N/A   ; None         ; 14.131 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_R[4] ; CLOCK_50   ;
; N/A   ; None         ; 14.030 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_R[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.996 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_R[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.963 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_G[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.934 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_G[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.932 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_R[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.889 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_B[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.861 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_G[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.857 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_B[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.856 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_B[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.856 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_G[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.841 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_G[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.812 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_B[0] ; CLOCK_50   ;
; N/A   ; None         ; 13.802 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_B[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.782 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_G[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.762 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_G[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.682 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_G[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.610 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_G[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.599 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_R[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.585 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_B[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.580 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_G[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.575 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_B[4] ; CLOCK_50   ;
; N/A   ; None         ; 13.550 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_R[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.532 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_R[3] ; CLOCK_50   ;
; N/A   ; None         ; 13.507 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_B[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.325 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_h ; VGA_B[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.247 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_B[1] ; CLOCK_50   ;
; N/A   ; None         ; 12.939 ns  ; display_vhd:module_vga|vga:vga_driver0|video_on_v ; VGA_R[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.171 ns  ; display_vhd:module_vga|vga:vga_driver0|horiz_sync ; VGA_HS   ; CLOCK_50   ;
; N/A   ; None         ; 11.116 ns  ; display_vhd:module_vga|vga:vga_driver0|vert_sync  ; VGA_VS   ; CLOCK_50   ;
+-------+--------------+------------+---------------------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                   ;
+---------------+-------------+-----------+--------------+--------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                               ; To Clock ;
+---------------+-------------+-----------+--------------+--------------------------------------------------+----------+
; N/A           ; None        ; 0.992 ns  ; i_dec_column ; counter:pos_counter|count_column[2]              ; CLOCK_50 ;
; N/A           ; None        ; 0.988 ns  ; i_dec_column ; counter:pos_counter|count_column[9]              ; CLOCK_50 ;
; N/A           ; None        ; 0.988 ns  ; i_dec_column ; counter:pos_counter|count_column[8]              ; CLOCK_50 ;
; N/A           ; None        ; 0.986 ns  ; i_dec_column ; counter:pos_counter|count_column[7]              ; CLOCK_50 ;
; N/A           ; None        ; 0.986 ns  ; i_dec_column ; counter:pos_counter|count_column[6]              ; CLOCK_50 ;
; N/A           ; None        ; 0.985 ns  ; i_dec_row    ; counter:pos_counter|count_row[3]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.985 ns  ; i_dec_column ; counter:pos_counter|count_column[4]              ; CLOCK_50 ;
; N/A           ; None        ; 0.985 ns  ; i_dec_column ; counter:pos_counter|count_column[5]              ; CLOCK_50 ;
; N/A           ; None        ; 0.983 ns  ; i_dec_row    ; counter:pos_counter|count_row[8]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.982 ns  ; i_dec_row    ; counter:pos_counter|count_row[6]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.980 ns  ; i_dec_row    ; counter:pos_counter|count_row[9]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.979 ns  ; i_dec_row    ; counter:pos_counter|count_row[7]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.627 ns  ; i_dec_row    ; counter:pos_counter|count_row[4]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.627 ns  ; i_dec_row    ; counter:pos_counter|count_row[5]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.627 ns  ; i_dec_row    ; counter:pos_counter|count_row[1]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.627 ns  ; i_dec_row    ; counter:pos_counter|count_row[2]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.613 ns  ; i_dec_row    ; counter:pos_counter|count_row[0]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.573 ns  ; i_inc_column ; counter:pos_counter|count_column[2]              ; CLOCK_50 ;
; N/A           ; None        ; 0.569 ns  ; i_inc_column ; counter:pos_counter|count_column[9]              ; CLOCK_50 ;
; N/A           ; None        ; 0.569 ns  ; i_inc_column ; counter:pos_counter|count_column[8]              ; CLOCK_50 ;
; N/A           ; None        ; 0.567 ns  ; i_inc_column ; counter:pos_counter|count_column[7]              ; CLOCK_50 ;
; N/A           ; None        ; 0.567 ns  ; i_inc_column ; counter:pos_counter|count_column[6]              ; CLOCK_50 ;
; N/A           ; None        ; 0.566 ns  ; i_inc_column ; counter:pos_counter|count_column[4]              ; CLOCK_50 ;
; N/A           ; None        ; 0.566 ns  ; i_inc_column ; counter:pos_counter|count_column[5]              ; CLOCK_50 ;
; N/A           ; None        ; 0.542 ns  ; i_inc_row    ; counter:pos_counter|count_row[4]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.542 ns  ; i_inc_row    ; counter:pos_counter|count_row[5]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.542 ns  ; i_inc_row    ; counter:pos_counter|count_row[1]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.542 ns  ; i_inc_row    ; counter:pos_counter|count_row[2]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.528 ns  ; i_inc_row    ; counter:pos_counter|count_row[9]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.528 ns  ; i_inc_row    ; counter:pos_counter|count_row[8]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.528 ns  ; i_inc_row    ; counter:pos_counter|count_row[6]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.528 ns  ; i_inc_row    ; counter:pos_counter|count_row[7]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.528 ns  ; i_inc_row    ; counter:pos_counter|count_row[3]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.528 ns  ; i_inc_row    ; counter:pos_counter|count_row[0]                 ; CLOCK_50 ;
; N/A           ; None        ; 0.525 ns  ; i_dec_column ; counter:pos_counter|count_column[1]              ; CLOCK_50 ;
; N/A           ; None        ; 0.359 ns  ; i_dec_column ; counter:pos_counter|count_column[3]              ; CLOCK_50 ;
; N/A           ; None        ; 0.106 ns  ; i_inc_column ; counter:pos_counter|count_column[1]              ; CLOCK_50 ;
; N/A           ; None        ; 0.014 ns  ; i_inc_column ; counter:pos_counter|count_column[0]              ; CLOCK_50 ;
; N/A           ; None        ; 0.014 ns  ; i_inc_column ; counter:pos_counter|count_column[3]              ; CLOCK_50 ;
; N/A           ; None        ; -1.123 ns ; i_dec_column ; counter:pos_counter|count_column[0]              ; CLOCK_50 ;
; N/A           ; None        ; -2.869 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT    ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[15] ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[14] ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[13] ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[12] ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[11] ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[7]  ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[6]  ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[8]  ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[9]  ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[10] ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[5]  ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[4]  ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[3]  ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[2]  ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[1]  ; CLOCK_50 ;
; N/A           ; None        ; -3.337 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[0]  ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[31] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[30] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[17] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[16] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[22] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[24] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[25] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[23] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[20] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[21] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[19] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[18] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[27] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[26] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[28] ; CLOCK_50 ;
; N/A           ; None        ; -3.672 ns ; i_div        ; counter:pos_counter|CLOCKDIV:obj_clock|count[29] ; CLOCK_50 ;
+---------------+-------------+-----------+--------------+--------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Nov 25 22:04:22 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level_vhd -c top_level_vhd --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "maze:fsm|resetcounter" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_red[2]" is a latch
    Warning: Node "maze:fsm|z[2]" is a latch
    Warning: Node "maze:fsm|z[1]" is a latch
    Warning: Node "maze:fsm|z[4]" is a latch
    Warning: Node "maze:fsm|z[0]" is a latch
    Warning: Node "maze:fsm|z[3]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_red[3]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|r_life2[3]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|r_life3[3]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_red[4]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_red[5]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_red[6]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_red[7]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_green[2]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_green[3]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_green[4]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_green[5]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_green[6]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_blue[2]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_blue[3]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_blue[4]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_blue[5]" is a latch
    Warning: Node "display_vhd:module_vga|color_rom_vhd:color_rom0|o_blue[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "maze:fsm|z[3]" as buffer
    Info: Detected ripple clock "maze:fsm|z[0]" as buffer
    Info: Detected ripple clock "maze:fsm|z[4]" as buffer
    Info: Detected ripple clock "maze:fsm|z[1]" as buffer
    Info: Detected ripple clock "maze:fsm|z[2]" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|o_green[4]~22" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|b_life3[0]~1" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|b_life3[0]~2" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan45~3" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~171" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|process_0~66" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan193~0" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan49~0" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan158~0" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan133~0" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|LessThan45~2" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|Equal8~0" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|Equal8~1" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|o_red[7]~14" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|b_life3[0]~0" as buffer
    Info: Detected gated clock "display_vhd:module_vga|color_rom_vhd:color_rom0|Equal0~0" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[8]" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[7]" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[6]" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[5]" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[4]" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[3]" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[2]" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[1]" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|o_pixel_row[0]" as buffer
    Info: Detected ripple clock "counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT" as buffer
    Info: Detected ripple clock "maze:fsm|state.re_set" as buffer
    Info: Detected ripple clock "maze:fsm|state.initial" as buffer
    Info: Detected ripple clock "maze:fsm|dies[0]" as buffer
    Info: Detected ripple clock "maze:fsm|state.start" as buffer
    Info: Detected ripple clock "maze:fsm|dies[1]" as buffer
    Info: Detected gated clock "maze:fsm|resetcounter~0" as buffer
    Info: Detected gated clock "maze:fsm|z[4]~2" as buffer
    Info: Detected ripple clock "counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT" as buffer
    Info: Detected ripple clock "display_vhd:module_vga|vga:vga_driver0|clock_25MHz" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 97.85 MHz between source register "counter:pos_counter|obs3_row[0]" and destination register "maze:fsm|state.re_set" (period= 10.22 ns)
    Info: + Longest register to register delay is 8.102 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N1; Fanout = 9; REG Node = 'counter:pos_counter|obs3_row[0]'
        Info: 2: + IC(1.010 ns) + CELL(0.517 ns) = 1.527 ns; Loc. = LCCOMB_X25_Y19_N8; Fanout = 2; COMB Node = 'counter:pos_counter|Add18~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.607 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 2; COMB Node = 'counter:pos_counter|Add18~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.687 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 2; COMB Node = 'counter:pos_counter|Add18~5'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.861 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 2; COMB Node = 'counter:pos_counter|Add18~7'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.941 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 2; COMB Node = 'counter:pos_counter|Add18~9'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.021 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 2; COMB Node = 'counter:pos_counter|Add18~11'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.101 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 2; COMB Node = 'counter:pos_counter|Add18~13'
        Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 2.559 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 2; COMB Node = 'counter:pos_counter|Add18~14'
        Info: 10: + IC(0.820 ns) + CELL(0.495 ns) = 3.874 ns; Loc. = LCCOMB_X24_Y19_N20; Fanout = 1; COMB Node = 'counter:pos_counter|LessThan43~17'
        Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 4.332 ns; Loc. = LCCOMB_X24_Y19_N22; Fanout = 1; COMB Node = 'counter:pos_counter|LessThan43~18'
        Info: 12: + IC(1.439 ns) + CELL(0.322 ns) = 6.093 ns; Loc. = LCCOMB_X16_Y20_N18; Fanout = 1; COMB Node = 'counter:pos_counter|hit_obstacle~13'
        Info: 13: + IC(0.294 ns) + CELL(0.178 ns) = 6.565 ns; Loc. = LCCOMB_X16_Y20_N26; Fanout = 1; COMB Node = 'counter:pos_counter|hit_obstacle~14'
        Info: 14: + IC(0.305 ns) + CELL(0.178 ns) = 7.048 ns; Loc. = LCCOMB_X16_Y20_N0; Fanout = 1; COMB Node = 'counter:pos_counter|hit_obstacle~25'
        Info: 15: + IC(0.291 ns) + CELL(0.178 ns) = 7.517 ns; Loc. = LCCOMB_X16_Y20_N30; Fanout = 3; COMB Node = 'counter:pos_counter|hit_obstacle~26'
        Info: 16: + IC(0.311 ns) + CELL(0.178 ns) = 8.006 ns; Loc. = LCCOMB_X16_Y20_N4; Fanout = 1; COMB Node = 'maze:fsm|state~13'
        Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 8.102 ns; Loc. = LCFF_X16_Y20_N5; Fanout = 4; REG Node = 'maze:fsm|state.re_set'
        Info: Total cell delay = 3.632 ns ( 44.83 % )
        Info: Total interconnect delay = 4.470 ns ( 55.17 % )
    Info: - Smallest clock skew is -1.879 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 4.954 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.202 ns) + CELL(0.879 ns) = 3.107 ns; Loc. = LCFF_X14_Y16_N9; Fanout = 7; REG Node = 'counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT'
            Info: 3: + IC(1.245 ns) + CELL(0.602 ns) = 4.954 ns; Loc. = LCFF_X16_Y20_N5; Fanout = 4; REG Node = 'maze:fsm|state.re_set'
            Info: Total cell delay = 2.507 ns ( 50.61 % )
            Info: Total interconnect delay = 2.447 ns ( 49.39 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 6.833 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.202 ns) + CELL(0.879 ns) = 3.107 ns; Loc. = LCFF_X14_Y16_N9; Fanout = 7; REG Node = 'counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT'
            Info: 3: + IC(2.153 ns) + CELL(0.000 ns) = 5.260 ns; Loc. = CLKCTRL_G0; Fanout = 65; COMB Node = 'counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT~clkctrl'
            Info: 4: + IC(0.971 ns) + CELL(0.602 ns) = 6.833 ns; Loc. = LCFF_X25_Y20_N1; Fanout = 9; REG Node = 'counter:pos_counter|obs3_row[0]'
            Info: Total cell delay = 2.507 ns ( 36.69 % )
            Info: Total interconnect delay = 4.326 ns ( 63.31 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "maze:fsm|dies[0]" and destination pin or register "maze:fsm|resetcounter" for clock "CLOCK_50" (Hold time is 879 ps)
    Info: + Largest clock skew is 2.546 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 7.500 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.202 ns) + CELL(0.879 ns) = 3.107 ns; Loc. = LCFF_X14_Y16_N9; Fanout = 7; REG Node = 'counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT'
            Info: 3: + IC(1.245 ns) + CELL(0.879 ns) = 5.231 ns; Loc. = LCFF_X16_Y20_N13; Fanout = 12; REG Node = 'maze:fsm|dies[1]'
            Info: 4: + IC(0.396 ns) + CELL(0.542 ns) = 6.169 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 8; COMB Node = 'maze:fsm|z[4]~2'
            Info: 5: + IC(0.526 ns) + CELL(0.322 ns) = 7.017 ns; Loc. = LCCOMB_X15_Y20_N26; Fanout = 1; COMB Node = 'maze:fsm|resetcounter~0'
            Info: 6: + IC(0.305 ns) + CELL(0.178 ns) = 7.500 ns; Loc. = LCCOMB_X15_Y20_N2; Fanout = 1; REG Node = 'maze:fsm|resetcounter'
            Info: Total cell delay = 3.826 ns ( 51.01 % )
            Info: Total interconnect delay = 3.674 ns ( 48.99 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 4.954 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.202 ns) + CELL(0.879 ns) = 3.107 ns; Loc. = LCFF_X14_Y16_N9; Fanout = 7; REG Node = 'counter:pos_counter|CLOCKDIV:obs_clock|DIVOUT'
            Info: 3: + IC(1.245 ns) + CELL(0.602 ns) = 4.954 ns; Loc. = LCFF_X16_Y20_N11; Fanout = 8; REG Node = 'maze:fsm|dies[0]'
            Info: Total cell delay = 2.507 ns ( 50.61 % )
            Info: Total interconnect delay = 2.447 ns ( 49.39 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.390 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y20_N11; Fanout = 8; REG Node = 'maze:fsm|dies[0]'
        Info: 2: + IC(0.368 ns) + CELL(0.178 ns) = 0.546 ns; Loc. = LCCOMB_X16_Y20_N14; Fanout = 8; COMB Node = 'maze:fsm|z[4]~2'
        Info: 3: + IC(0.525 ns) + CELL(0.319 ns) = 1.390 ns; Loc. = LCCOMB_X15_Y20_N2; Fanout = 1; REG Node = 'maze:fsm|resetcounter'
        Info: Total cell delay = 0.497 ns ( 35.76 % )
        Info: Total interconnect delay = 0.893 ns ( 64.24 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "counter:pos_counter|count_row[9]" (data pin = "i_inc_row", clock pin = "CLOCK_50") is 4.840 ns
    Info: + Longest pin to register delay is 10.128 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'i_inc_row'
        Info: 2: + IC(2.033 ns) + CELL(0.322 ns) = 3.381 ns; Loc. = LCCOMB_X20_Y19_N2; Fanout = 20; COMB Node = 'counter:pos_counter|player_object~12'
        Info: 3: + IC(0.912 ns) + CELL(0.544 ns) = 4.837 ns; Loc. = LCCOMB_X20_Y22_N26; Fanout = 1; COMB Node = 'counter:pos_counter|count_row[0]~4'
        Info: 4: + IC(1.205 ns) + CELL(0.322 ns) = 6.364 ns; Loc. = LCCOMB_X16_Y23_N28; Fanout = 1; COMB Node = 'counter:pos_counter|count_row[0]~7'
        Info: 5: + IC(0.289 ns) + CELL(0.178 ns) = 6.831 ns; Loc. = LCCOMB_X16_Y23_N30; Fanout = 1; COMB Node = 'counter:pos_counter|count_row[0]~12'
        Info: 6: + IC(1.492 ns) + CELL(0.178 ns) = 8.501 ns; Loc. = LCCOMB_X20_Y19_N6; Fanout = 10; COMB Node = 'counter:pos_counter|count_row[0]~13'
        Info: 7: + IC(0.869 ns) + CELL(0.758 ns) = 10.128 ns; Loc. = LCFF_X21_Y23_N23; Fanout = 15; REG Node = 'counter:pos_counter|count_row[9]'
        Info: Total cell delay = 3.328 ns ( 32.86 % )
        Info: Total interconnect delay = 6.800 ns ( 67.14 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 5.250 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.717 ns) + CELL(0.879 ns) = 2.622 ns; Loc. = LCFF_X1_Y11_N29; Fanout = 2; REG Node = 'counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT'
        Info: 3: + IC(1.037 ns) + CELL(0.000 ns) = 3.659 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl'
        Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 5.250 ns; Loc. = LCFF_X21_Y23_N23; Fanout = 15; REG Node = 'counter:pos_counter|count_row[9]'
        Info: Total cell delay = 2.507 ns ( 47.75 % )
        Info: Total interconnect delay = 2.743 ns ( 52.25 % )
Info: tco from clock "CLOCK_50" to destination pin "VGA_G[4]" through register "display_vhd:module_vga|vga:vga_driver0|video_on_v" is 14.331 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.763 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'
        Info: 2: + IC(2.029 ns) + CELL(0.879 ns) = 3.934 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 11; REG Node = 'display_vhd:module_vga|vga:vga_driver0|clock_25MHz'
        Info: 3: + IC(1.249 ns) + CELL(0.000 ns) = 5.183 ns; Loc. = CLKCTRL_G8; Fanout = 34; COMB Node = 'display_vhd:module_vga|vga:vga_driver0|clock_25MHz~clkctrl'
        Info: 4: + IC(0.978 ns) + CELL(0.602 ns) = 6.763 ns; Loc. = LCFF_X23_Y22_N17; Fanout = 16; REG Node = 'display_vhd:module_vga|vga:vga_driver0|video_on_v'
        Info: Total cell delay = 2.507 ns ( 37.07 % )
        Info: Total interconnect delay = 4.256 ns ( 62.93 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.291 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y22_N17; Fanout = 16; REG Node = 'display_vhd:module_vga|vga:vga_driver0|video_on_v'
        Info: 2: + IC(1.601 ns) + CELL(0.544 ns) = 2.145 ns; Loc. = LCCOMB_X22_Y18_N12; Fanout = 1; COMB Node = 'display_vhd:module_vga|VGA_G[4]~4'
        Info: 3: + IC(2.170 ns) + CELL(2.976 ns) = 7.291 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'VGA_G[4]'
        Info: Total cell delay = 3.520 ns ( 48.28 % )
        Info: Total interconnect delay = 3.771 ns ( 51.72 % )
Info: th for register "counter:pos_counter|count_column[2]" (data pin = "i_dec_column", clock pin = "CLOCK_50") is 0.992 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 5.252 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 4; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.717 ns) + CELL(0.879 ns) = 2.622 ns; Loc. = LCFF_X1_Y11_N29; Fanout = 2; REG Node = 'counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT'
        Info: 3: + IC(1.037 ns) + CELL(0.000 ns) = 3.659 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'counter:pos_counter|CLOCKDIV:obj_clock|DIVOUT~clkctrl'
        Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.252 ns; Loc. = LCFF_X19_Y24_N15; Fanout = 16; REG Node = 'counter:pos_counter|count_column[2]'
        Info: Total cell delay = 2.507 ns ( 47.73 % )
        Info: Total interconnect delay = 2.745 ns ( 52.27 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.546 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 3; PIN Node = 'i_dec_column'
        Info: 2: + IC(2.031 ns) + CELL(0.521 ns) = 3.578 ns; Loc. = LCCOMB_X19_Y24_N4; Fanout = 17; COMB Node = 'counter:pos_counter|player_object~0'
        Info: 3: + IC(0.351 ns) + CELL(0.521 ns) = 4.450 ns; Loc. = LCCOMB_X19_Y24_N14; Fanout = 1; COMB Node = 'counter:pos_counter|Add2~5'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.546 ns; Loc. = LCFF_X19_Y24_N15; Fanout = 16; REG Node = 'counter:pos_counter|count_column[2]'
        Info: Total cell delay = 2.164 ns ( 47.60 % )
        Info: Total interconnect delay = 2.382 ns ( 52.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Mon Nov 25 22:04:23 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


