INFO-FLOW: Workspace C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1 opened at Tue Jun 17 23:48:10 +0800 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx3/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx3/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 4.074 sec.
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.159 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.358 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 4.549 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.152 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.289 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
WARNING: [HLS 200-40] Skipped source file 'sample_input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.1 seconds; current allocated memory: 677.246 MB.
INFO: [HLS 200-10] Analyzing design file 'neuron_core.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling neuron_core.cpp as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_part_info done; 0.108 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang neuron_core.cpp -foptimization-record-file=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx3/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx3/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx3/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp {-hls-platform-db-name=C:/Xilinx3/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.cpp.clang.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.cpp.clang.err.log 
Command       ap_eval done; 0.977 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute       set_directive_top snn_infer -name=snn_infer 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp {-hls-platform-db-name=C:/Xilinx3/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/clang.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.346 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.393 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.214 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.115 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.265 sec.
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.319 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.312 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx3/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx3/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.bc {-hls-platform-db-name=C:/Xilinx3/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp.clang.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.357 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.405 seconds; current allocated memory: 678.324 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/neuron_core.g.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.181 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.182 sec.
Execute       run_link_or_opt -opt -out C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.258 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.262 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx3/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx3/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx3/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx3/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 4.186 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 4.188 sec.
Execute       run_link_or_opt -opt -out C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=snn_infer -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=snn_infer -reflow-float-conversion -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.379 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.382 sec.
Execute       run_link_or_opt -out C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx3/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx3/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.104 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.107 sec.
Execute       run_link_or_opt -opt -out C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=snn_infer 
Execute         ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=snn_infer -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx3/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=snn_infer -mllvm -hls-db-dir -mllvm C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx3/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.568 sec.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (neuron_core.cpp:15:19) in function 'snn_infer' completely with a factor of 10 (neuron_core.cpp:7:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL13model_weights': Complete partitioning on dimension 1. (./model_weights.h:4:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.901 seconds; current allocated memory: 679.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 679.172 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top snn_infer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.0.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.115 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 686.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.1.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 688.109 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.g.1.bc to C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.o.1.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 709.777 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.o.2.bc -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.174 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 790.586 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.573 sec.
Command     elaborate done; 10.951 sec.
Execute     ap_eval exec zip -j C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.3 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'snn_infer' ...
Execute       ap_set_top_model snn_infer 
Execute       get_model_list snn_infer -filter all-wo-channel -topdown 
Execute       preproc_iomode -model snn_infer 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_29 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_28 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_27 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_26 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_25 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_24 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_23 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_22 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_21 
Execute       preproc_iomode -model snn_infer_Pipeline_VITIS_LOOP_20_2 
Execute       get_model_list snn_infer -filter all-wo-channel 
INFO-FLOW: Model list for configure: snn_infer_Pipeline_VITIS_LOOP_20_2 snn_infer_Pipeline_VITIS_LOOP_20_21 snn_infer_Pipeline_VITIS_LOOP_20_22 snn_infer_Pipeline_VITIS_LOOP_20_23 snn_infer_Pipeline_VITIS_LOOP_20_24 snn_infer_Pipeline_VITIS_LOOP_20_25 snn_infer_Pipeline_VITIS_LOOP_20_26 snn_infer_Pipeline_VITIS_LOOP_20_27 snn_infer_Pipeline_VITIS_LOOP_20_28 snn_infer_Pipeline_VITIS_LOOP_20_29 snn_infer
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_2 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_2 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_2 
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_21 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_21 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_21 
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_22 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_22 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_22 
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_23 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_23 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_23 
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_24 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_24 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_24 
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_25 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_25 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_25 
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_26 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_26 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_26 
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_27 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_27 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_27 
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_28 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_28 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_28 
INFO-FLOW: Configuring Module : snn_infer_Pipeline_VITIS_LOOP_20_29 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_29 
Execute       apply_spec_resource_limit snn_infer_Pipeline_VITIS_LOOP_20_29 
INFO-FLOW: Configuring Module : snn_infer ...
Execute       set_default_model snn_infer 
Execute       apply_spec_resource_limit snn_infer 
INFO-FLOW: Model list for preprocess: snn_infer_Pipeline_VITIS_LOOP_20_2 snn_infer_Pipeline_VITIS_LOOP_20_21 snn_infer_Pipeline_VITIS_LOOP_20_22 snn_infer_Pipeline_VITIS_LOOP_20_23 snn_infer_Pipeline_VITIS_LOOP_20_24 snn_infer_Pipeline_VITIS_LOOP_20_25 snn_infer_Pipeline_VITIS_LOOP_20_26 snn_infer_Pipeline_VITIS_LOOP_20_27 snn_infer_Pipeline_VITIS_LOOP_20_28 snn_infer_Pipeline_VITIS_LOOP_20_29 snn_infer
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_2 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_2 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_2 
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_21 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_21 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_21 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_21 
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_22 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_22 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_22 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_22 
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_23 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_23 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_23 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_23 
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_24 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_24 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_24 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_24 
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_25 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_25 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_25 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_25 
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_26 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_26 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_26 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_26 
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_27 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_27 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_27 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_27 
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_28 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_28 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_28 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_28 
INFO-FLOW: Preprocessing Module: snn_infer_Pipeline_VITIS_LOOP_20_29 ...
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_29 
Execute       cdfg_preprocess -model snn_infer_Pipeline_VITIS_LOOP_20_29 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_29 
INFO-FLOW: Preprocessing Module: snn_infer ...
Execute       set_default_model snn_infer 
Execute       cdfg_preprocess -model snn_infer 
Execute       rtl_gen_preprocess snn_infer 
INFO-FLOW: Model list for synthesis: snn_infer_Pipeline_VITIS_LOOP_20_2 snn_infer_Pipeline_VITIS_LOOP_20_21 snn_infer_Pipeline_VITIS_LOOP_20_22 snn_infer_Pipeline_VITIS_LOOP_20_23 snn_infer_Pipeline_VITIS_LOOP_20_24 snn_infer_Pipeline_VITIS_LOOP_20_25 snn_infer_Pipeline_VITIS_LOOP_20_26 snn_infer_Pipeline_VITIS_LOOP_20_27 snn_infer_Pipeline_VITIS_LOOP_20_28 snn_infer_Pipeline_VITIS_LOOP_20_29 snn_infer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_2 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 795.191 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_2.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_2 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 796.453 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_21 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_21' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_21' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_2_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_2_load', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.141 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 796.926 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_21.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_21 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 796.934 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_22 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_22' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_4_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_4_load', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_22' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_4_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_4_load', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 797.430 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_22.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_22 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 797.445 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_23 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_23' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_6_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_6_load', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_23' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_6_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_6_load', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.163 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 797.895 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_23.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_23 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 797.961 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_24 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_24' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_6', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_24' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_6', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.168 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 798.270 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_24.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_24 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 798.270 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_25 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_25' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_5', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_25' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_5', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.151 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 798.352 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_25.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_25 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 798.809 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_26 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_26' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_4', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_26' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_4', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.169 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 799.062 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_26.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_26 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 799.062 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_27 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_27' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_3', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_27' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_3', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.182 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 799.410 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_27.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_27 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 799.527 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_28 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_28' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_2', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_28' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_2', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.169 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 799.934 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_28.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_28 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 800.008 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer_Pipeline_VITIS_LOOP_20_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_29 
Execute       schedule -model snn_infer_Pipeline_VITIS_LOOP_20_29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_2'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_29' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_1', neuron_core.cpp:22) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'snn_infer_Pipeline_VITIS_LOOP_20_29' (loop 'VITIS_LOOP_20_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln20', neuron_core.cpp:20) of variable 'sum', neuron_core.cpp:22 on local variable 'sum' and 'load' operation ('sum_load_1', neuron_core.cpp:22) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 800.207 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer_Pipeline_VITIS_LOOP_20_29.
Execute       set_default_model snn_infer_Pipeline_VITIS_LOOP_20_29 
Execute       bind -model snn_infer_Pipeline_VITIS_LOOP_20_29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 800.211 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.bind.adb -f 
INFO-FLOW: Finish binding snn_infer_Pipeline_VITIS_LOOP_20_29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'snn_infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model snn_infer 
Execute       schedule -model snn_infer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.199 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 801.031 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.122 sec.
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.sched.adb -f 
INFO-FLOW: Finish scheduling snn_infer.
Execute       set_default_model snn_infer 
Execute       bind -model snn_infer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.264 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 801.586 MB.
Execute       syn_report -verbosereport -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.429 sec.
Execute       db_write -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.bind.adb -f 
INFO-FLOW: Finish binding snn_infer.
Execute       get_model_list snn_infer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_2 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_21 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_22 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_23 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_24 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_25 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_26 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_27 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_28 
Execute       rtl_gen_preprocess snn_infer_Pipeline_VITIS_LOOP_20_29 
Execute       rtl_gen_preprocess snn_infer 
INFO-FLOW: Model list for RTL generation: snn_infer_Pipeline_VITIS_LOOP_20_2 snn_infer_Pipeline_VITIS_LOOP_20_21 snn_infer_Pipeline_VITIS_LOOP_20_22 snn_infer_Pipeline_VITIS_LOOP_20_23 snn_infer_Pipeline_VITIS_LOOP_20_24 snn_infer_Pipeline_VITIS_LOOP_20_25 snn_infer_Pipeline_VITIS_LOOP_20_26 snn_infer_Pipeline_VITIS_LOOP_20_27 snn_infer_Pipeline_VITIS_LOOP_20_28 snn_infer_Pipeline_VITIS_LOOP_20_29 snn_infer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_2 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_2'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 804.133 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_2 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_2 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_2 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_2 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_2_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_2 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_2 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_2 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_2 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_21 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_21' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_21'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.149 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 805.789 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_21 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_21 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_21 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_21 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_21_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_21 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_21 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_21 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_21 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_22 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_22' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_22'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 806.727 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_22 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_22 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_22 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_22 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_22_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_22 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_22 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_22 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_22 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_23 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_23' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_23'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.166 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 807.684 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_23 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_23 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_23 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_23_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_23 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_23_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_23 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_23 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_23 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_23 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_24 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_24' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_24'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 808.719 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_24 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_24 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_24 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_24_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_24 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_24_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_24 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_24 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_24 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_24 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_25 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_25' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_25'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.135 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 809.965 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_25 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_25 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_25 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_25_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_25 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_25_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_25 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_25 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_25 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_25 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_26 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_26' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_26'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 811.031 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_26 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_26 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_26 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_26_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_26 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_26_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_26 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_26 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_26 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_26 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_27 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_27' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_27'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.362 seconds; current allocated memory: 812.367 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_27 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_27 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_27 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_27_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_27 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_27_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_27 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_27 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_27 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_27 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_28 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_28' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_28'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 813.023 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_28 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_28 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_28 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_28_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_28 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_28_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_28 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_28 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_28 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_28 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer_Pipeline_VITIS_LOOP_20_29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer_Pipeline_VITIS_LOOP_20_29 -top_prefix snn_infer_ -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'snn_infer_Pipeline_VITIS_LOOP_20_29' pipeline 'VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer_Pipeline_VITIS_LOOP_20_29'.
INFO: [RTMG 210-279] Implementing memory 'snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 814.160 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_29 -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29 
Execute       gen_rtl snn_infer_Pipeline_VITIS_LOOP_20_29 -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29 
Execute       syn_report -csynth -model snn_infer_Pipeline_VITIS_LOOP_20_29 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_29_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer_Pipeline_VITIS_LOOP_20_29 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_Pipeline_VITIS_LOOP_20_29_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer_Pipeline_VITIS_LOOP_20_29 -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_29 -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.adb 
Execute       db_write -model snn_infer_Pipeline_VITIS_LOOP_20_29 -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer_Pipeline_VITIS_LOOP_20_29 -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'snn_infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model snn_infer -top_prefix  -sub_prefix snn_infer_ -mg_file C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_infer/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'snn_infer/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'snn_infer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'snn_infer'.
Command       create_rtl_model done; 0.354 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 817.266 MB.
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       gen_rtl snn_infer -istop -style xilinx -f -lang vhdl -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/vhdl/snn_infer 
Command       gen_rtl done; 0.131 sec.
Execute       gen_rtl snn_infer -istop -style xilinx -f -lang vlog -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/verilog/snn_infer 
Execute       syn_report -csynth -model snn_infer -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model snn_infer -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/snn_infer_csynth.xml 
Execute       syn_report -verbosereport -model snn_infer -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.501 sec.
Execute       db_write -model snn_infer -f -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.adb 
Command       db_write done; 0.107 sec.
Execute       db_write -model snn_infer -bindview -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info snn_infer -p C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer 
Execute       export_constraint_db -f -tool general -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.constraint.tcl 
Execute       syn_report -designview -model snn_infer -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.design.xml 
Command       syn_report done; 0.22 sec.
Execute       syn_report -csynthDesign -model snn_infer -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model snn_infer -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model snn_infer -o C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.protoinst 
Execute       sc_get_clocks snn_infer 
Execute       sc_get_portdomain snn_infer 
INFO-FLOW: Model list for RTL component generation: snn_infer_Pipeline_VITIS_LOOP_20_2 snn_infer_Pipeline_VITIS_LOOP_20_21 snn_infer_Pipeline_VITIS_LOOP_20_22 snn_infer_Pipeline_VITIS_LOOP_20_23 snn_infer_Pipeline_VITIS_LOOP_20_24 snn_infer_Pipeline_VITIS_LOOP_20_25 snn_infer_Pipeline_VITIS_LOOP_20_26 snn_infer_Pipeline_VITIS_LOOP_20_27 snn_infer_Pipeline_VITIS_LOOP_20_28 snn_infer_Pipeline_VITIS_LOOP_20_29 snn_infer
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_2] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_21] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_22] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_23] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_24] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_25] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_26] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_27] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_28] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer_Pipeline_VITIS_LOOP_20_29] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.compgen.tcl 
INFO-FLOW: Found component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R.
INFO-FLOW: Append model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R
INFO-FLOW: Found component snn_infer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [snn_infer] ... 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.compgen.tcl 
INFO-FLOW: Found component snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component snn_infer_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model snn_infer_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component snn_infer_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model snn_infer_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_2
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_21
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_22
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_23
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_24
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_25
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_26
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_27
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_28
INFO-FLOW: Append model snn_infer_Pipeline_VITIS_LOOP_20_29
INFO-FLOW: Append model snn_infer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R snn_infer_flow_control_loop_pipe_sequential_init snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1 snn_infer_fadd_32ns_32ns_32_4_no_dsp_1 snn_infer_fmul_32ns_32ns_32_3_max_dsp_1 snn_infer_Pipeline_VITIS_LOOP_20_2 snn_infer_Pipeline_VITIS_LOOP_20_21 snn_infer_Pipeline_VITIS_LOOP_20_22 snn_infer_Pipeline_VITIS_LOOP_20_23 snn_infer_Pipeline_VITIS_LOOP_20_24 snn_infer_Pipeline_VITIS_LOOP_20_25 snn_infer_Pipeline_VITIS_LOOP_20_26 snn_infer_Pipeline_VITIS_LOOP_20_27 snn_infer_Pipeline_VITIS_LOOP_20_28 snn_infer_Pipeline_VITIS_LOOP_20_29 snn_infer
INFO-FLOW: Generating C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R
INFO-FLOW: To file: write model snn_infer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model snn_infer_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model snn_infer_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_2
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_21
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_22
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_23
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_24
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_25
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_26
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_27
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_28
INFO-FLOW: To file: write model snn_infer_Pipeline_VITIS_LOOP_20_29
INFO-FLOW: To file: write model snn_infer
INFO-FLOW: Generating C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx3/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.162 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/vlog' tclDir='C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db' modelList='snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1
snn_infer_fadd_32ns_32ns_32_4_no_dsp_1
snn_infer_fmul_32ns_32ns_32_3_max_dsp_1
snn_infer_Pipeline_VITIS_LOOP_20_2
snn_infer_Pipeline_VITIS_LOOP_20_21
snn_infer_Pipeline_VITIS_LOOP_20_22
snn_infer_Pipeline_VITIS_LOOP_20_23
snn_infer_Pipeline_VITIS_LOOP_20_24
snn_infer_Pipeline_VITIS_LOOP_20_25
snn_infer_Pipeline_VITIS_LOOP_20_26
snn_infer_Pipeline_VITIS_LOOP_20_27
snn_infer_Pipeline_VITIS_LOOP_20_28
snn_infer_Pipeline_VITIS_LOOP_20_29
snn_infer
' expOnly='0'
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.compgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.949 seconds; current allocated memory: 823.922 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='snn_infer_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name snn_infer
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2_p_ZL13model_weights_0_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21_p_ZL13model_weights_1_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22_p_ZL13model_weights_2_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23_p_ZL13model_weights_3_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24_p_ZL13model_weights_4_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25_p_ZL13model_weights_5_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26_p_ZL13model_weights_6_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27_p_ZL13model_weights_7_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28_p_ZL13model_weights_8_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29_p_ZL13model_weights_9_ROM_AUTO_1R
snn_infer_flow_control_loop_pipe_sequential_init
snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1
snn_infer_fadd_32ns_32ns_32_4_no_dsp_1
snn_infer_fmul_32ns_32ns_32_3_max_dsp_1
snn_infer_Pipeline_VITIS_LOOP_20_2
snn_infer_Pipeline_VITIS_LOOP_20_21
snn_infer_Pipeline_VITIS_LOOP_20_22
snn_infer_Pipeline_VITIS_LOOP_20_23
snn_infer_Pipeline_VITIS_LOOP_20_24
snn_infer_Pipeline_VITIS_LOOP_20_25
snn_infer_Pipeline_VITIS_LOOP_20_26
snn_infer_Pipeline_VITIS_LOOP_20_27
snn_infer_Pipeline_VITIS_LOOP_20_28
snn_infer_Pipeline_VITIS_LOOP_20_29
snn_infer
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.compgen.dataonly.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_2.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_21.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_22.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_23.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_24.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_25.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_26.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_27.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_28.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer_Pipeline_VITIS_LOOP_20_29.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.tbgen.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/snn_infer.constraint.tcl 
Execute       sc_get_clocks snn_infer 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/impl/misc/snn_infer_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/impl/misc/snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/ghada/Documents/SNN/hls/SNN_project/solution1/impl/misc/snn_infer_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST snn_infer MODULE2INSTS {snn_infer snn_infer snn_infer_Pipeline_VITIS_LOOP_20_2 grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229 snn_infer_Pipeline_VITIS_LOOP_20_21 grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238 snn_infer_Pipeline_VITIS_LOOP_20_22 grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247 snn_infer_Pipeline_VITIS_LOOP_20_23 grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256 snn_infer_Pipeline_VITIS_LOOP_20_24 grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265 snn_infer_Pipeline_VITIS_LOOP_20_25 grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274 snn_infer_Pipeline_VITIS_LOOP_20_26 grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283 snn_infer_Pipeline_VITIS_LOOP_20_27 grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292 snn_infer_Pipeline_VITIS_LOOP_20_28 grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301 snn_infer_Pipeline_VITIS_LOOP_20_29 grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310} INST2MODULE {snn_infer snn_infer grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229 snn_infer_Pipeline_VITIS_LOOP_20_2 grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238 snn_infer_Pipeline_VITIS_LOOP_20_21 grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247 snn_infer_Pipeline_VITIS_LOOP_20_22 grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256 snn_infer_Pipeline_VITIS_LOOP_20_23 grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265 snn_infer_Pipeline_VITIS_LOOP_20_24 grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274 snn_infer_Pipeline_VITIS_LOOP_20_25 grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283 snn_infer_Pipeline_VITIS_LOOP_20_26 grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292 snn_infer_Pipeline_VITIS_LOOP_20_27 grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301 snn_infer_Pipeline_VITIS_LOOP_20_28 grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310 snn_infer_Pipeline_VITIS_LOOP_20_29} INSTDATA {snn_infer {DEPTH 1 CHILDREN {grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229 grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238 grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247 grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256 grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265 grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274 grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283 grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292 grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301 grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310}} grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229 {DEPTH 2 CHILDREN {}} grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238 {DEPTH 2 CHILDREN {}} grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247 {DEPTH 2 CHILDREN {}} grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256 {DEPTH 2 CHILDREN {}} grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265 {DEPTH 2 CHILDREN {}} grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274 {DEPTH 2 CHILDREN {}} grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283 {DEPTH 2 CHILDREN {}} grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292 {DEPTH 2 CHILDREN {}} grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301 {DEPTH 2 CHILDREN {}} grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310 {DEPTH 2 CHILDREN {}}} MODULEDATA {snn_infer_Pipeline_VITIS_LOOP_20_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_0_U SOURCE {} VARIABLE p_ZL13model_weights_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer_Pipeline_VITIS_LOOP_20_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_1_U SOURCE {} VARIABLE p_ZL13model_weights_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer_Pipeline_VITIS_LOOP_20_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_2_U SOURCE {} VARIABLE p_ZL13model_weights_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer_Pipeline_VITIS_LOOP_20_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_3_U SOURCE {} VARIABLE p_ZL13model_weights_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer_Pipeline_VITIS_LOOP_20_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_4_U SOURCE {} VARIABLE p_ZL13model_weights_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer_Pipeline_VITIS_LOOP_20_25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_5_U SOURCE {} VARIABLE p_ZL13model_weights_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer_Pipeline_VITIS_LOOP_20_26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_6_U SOURCE {} VARIABLE p_ZL13model_weights_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer_Pipeline_VITIS_LOOP_20_27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_7_U SOURCE {} VARIABLE p_ZL13model_weights_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer_Pipeline_VITIS_LOOP_20_28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_8_U SOURCE {} VARIABLE p_ZL13model_weights_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer_Pipeline_VITIS_LOOP_20_29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_108_p2 SOURCE neuron_core.cpp:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL13model_weights_9_U SOURCE {} VARIABLE p_ZL13model_weights_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} snn_infer {AREA {DSP 3 BRAM 20 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.997 seconds; current allocated memory: 827.625 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for snn_infer.
INFO: [VLOG 209-307] Generating Verilog RTL for snn_infer.
Execute       syn_report -model snn_infer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.53 MHz
Command     autosyn done; 15.489 sec.
Command   csynth_design done; 26.757 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 26.757 seconds; current allocated memory: 151.008 MB.
Command ap_source done; 41.835 sec.
Execute cleanup_all 
