(pcb C:\github\esim\kicad\esim\esim.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.4")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  110000 -110000  10000 -110000  10000 -10000  110000 -10000
            110000 -110000)
    )

    (via "Via[0-1]_600:300_um" "Via[0-1]_1000:300_um")
    (rule
      (width 300)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-20_W7.62mm_LongPads"
      (place "U4-ADRLO1" 35880.000000 -23020.000000 front 0.000000 (PN 74LS245))
      (place "U6-DATA1" 35880.000000 -52140.000000 front 0.000000 (PN 74LS245))
      (place "U5-ADRHI1" 50740.000000 -23090.000000 front 0.000000 (PN 74LS245))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C6 69000.000000 -62250.000000 front 0.000000 (PN 100nF))
      (place C5 105000.000000 -71000.000000 front 90.000000 (PN 100nF))
      (place C4 18000.000000 -62500.000000 front 0.000000 (PN 100nF))
    )
    (component MountingHole:MountingHole_5.3mm_M5_DIN965
      (place H1 15000.000000 -15000.000000 front 0.000000 (PN ~))
      (place H2 105000.000000 -15000.000000 front 0.000000 (PN ~))
      (place H3 15000.000000 -105000.000000 front 0.000000 (PN ~))
      (place H4 105000.000000 -105000.000000 front 0.000000 (PN ~))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C2 92000.000000 -67250.000000 front 0.000000 (PN 30nf))
      (place C3 92000.000000 -54750.000000 front 0.000000 (PN 30nF))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J1 105000.000000 -55800.000000 front 180.000000 (PN "GND + TXD RXD"))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 105000.000000 -22210.000000 front -90.000000 (PN 10k))
    )
    (component "Crystal:Crystal_HC52-6mm_Vertical"
      (place Y1 93240.000000 -63050.000000 front 90.000000 (PN 22.1184Mhz))
    )
    (component "Package_DIP:DIP-28_W15.24mm"
      (place U2 63500.000000 -22830.000000 front 0.000000 (PN "CY62256-70PC"))
      (place U3 12875.000000 -23000.000000 front 0.000000 (PN "CY62256-70PC"))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R2 50500.000000 -52130.000000 front -90.000000 (PN 10k))
      (place R1 93500.000000 -26000.000000 front -90.000000 (PN 10k))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW1 90000.000000 -12750.000000 front 0.000000 (PN Reset))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 83000.000000 -16205.112000 front 90.000000 (PN 10uF))
    )
    (component "Package_DIP:DIP-40_W15.24mm"
      (place U1 85500.000000 -22370.000000 front 0.000000 (PN AT89x51xxP))
    )
  )
  (library
    (image "Package_DIP:DIP-20_W7.62mm_LongPads"
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1450 1550  -1450 -24400))
      (outline (path signal 50  -1450 -24400  9100 -24400))
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -24400  9100 1550))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 120  -120 1370  -120 1055))
      (outline (path signal 120  -120 1370  5120 1370))
      (outline (path signal 120  -120 -1055  -120 -1370))
      (outline (path signal 120  -120 -1370  5120 -1370))
      (outline (path signal 120  5120 1370  5120 1055))
      (outline (path signal 120  5120 -1055  5120 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image MountingHole:MountingHole_5.3mm_M5_DIN965
      (outline (path signal 150  4600 0  4580.38 -424.434  4521.68 -845.248  4424.4 -1258.85
            4289.37 -1661.71  4117.75 -2050.4  3911 -2421.59  3670.88 -2772.12
            3399.44 -3099  3099 -3399.44  2772.12 -3670.88  2421.59 -3911
            2050.4 -4117.75  1661.71 -4289.37  1258.85 -4424.4  845.248 -4521.68
            424.434 -4580.38  0 -4600  -424.434 -4580.38  -845.248 -4521.68
            -1258.85 -4424.4  -1661.71 -4289.37  -2050.4 -4117.75  -2421.59 -3911
            -2772.12 -3670.88  -3099 -3399.44  -3399.44 -3099  -3670.88 -2772.12
            -3911 -2421.59  -4117.75 -2050.4  -4289.37 -1661.71  -4424.4 -1258.85
            -4521.68 -845.248  -4580.38 -424.434  -4600 0  -4580.38 424.434
            -4521.68 845.248  -4424.4 1258.85  -4289.37 1661.71  -4117.75 2050.4
            -3911 2421.59  -3670.88 2772.12  -3399.44 3099  -3099 3399.44
            -2772.12 3670.88  -2421.59 3911  -2050.4 4117.75  -1661.71 4289.37
            -1258.85 4424.4  -845.248 4521.68  -424.434 4580.38  0 4600
            424.434 4580.38  845.248 4521.68  1258.85 4424.4  1661.71 4289.37
            2050.4 4117.75  2421.59 3911  2772.12 3670.88  3099 3399.44
            3399.44 3099  3670.88 2772.12  3911 2421.59  4117.75 2050.4
            4289.37 1661.71  4424.4 1258.85  4521.68 845.248  4580.38 424.434
            4600 0))
      (outline (path signal 50  4850 0  4830.48 -434.751  4772.06 -866.001  4675.22 -1290.28
            4540.74 -1704.17  4369.7 -2104.34  4163.48 -2487.56  3923.73 -2850.76
            3652.4 -3191  3351.65 -3505.55  3023.93 -3791.88  2671.85 -4047.68
            2298.26 -4270.89  1906.17 -4459.71  1498.73 -4612.62  1079.23 -4728.4
            651.031 -4806.11  217.594 -4845.12  -217.594 -4845.12  -651.031 -4806.11
            -1079.23 -4728.4  -1498.73 -4612.62  -1906.17 -4459.71  -2298.26 -4270.89
            -2671.85 -4047.68  -3023.93 -3791.88  -3351.65 -3505.55  -3652.4 -3191
            -3923.73 -2850.76  -4163.48 -2487.56  -4369.7 -2104.34  -4540.74 -1704.17
            -4675.22 -1290.28  -4772.06 -866.001  -4830.48 -434.751  -4850 0
            -4830.48 434.751  -4772.06 866.001  -4675.22 1290.28  -4540.74 1704.17
            -4369.7 2104.34  -4163.48 2487.56  -3923.73 2850.76  -3652.4 3191
            -3351.65 3505.55  -3023.93 3791.88  -2671.85 4047.68  -2298.26 4270.89
            -1906.17 4459.71  -1498.73 4612.62  -1079.23 4728.4  -651.031 4806.11
            -217.594 4845.12  217.594 4845.12  651.031 4806.11  1079.23 4728.4
            1498.73 4612.62  1906.17 4459.71  2298.26 4270.89  2671.85 4047.68
            3023.93 3791.88  3351.65 3505.55  3652.4 3191  3923.73 2850.76
            4163.48 2487.56  4369.7 2104.34  4540.74 1704.17  4675.22 1290.28
            4772.06 866.001  4830.48 434.751  4850 0))
      (keepout "" (circle F.Cu 5800))
      (keepout "" (circle B.Cu 5800))
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 100  -250 800  -250 -800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  2750 -800  2750 800))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Crystal:Crystal_HC52-6mm_Vertical"
      (outline (path signal 120  -450 1850  4250 1850))
      (outline (path signal 120  -450 -1850  4250 -1850))
      (outline (path signal 0  6120.05 -388.601  6049.72 -639.62  5945.86 -878.724  5810.41 -1101.46
            5645.9 -1303.68  5455.38 -1481.61  5242.4 -1631.94  5010.95 -1751.87
            4765.31 -1839.17  4510.08 -1892.21  4250 -1910  4207.57 -1892.43
            4190 -1850  4207.57 -1807.57  4250 -1790  4504.74 -1771.78  4754.3 -1717.49
            4993.59 -1628.24  5217.75 -1505.84  5422.2 -1352.79  5602.79 -1172.2
            5755.84 -967.747  5878.24 -743.593  5967.49 -504.301  6021.78 -254.744
            6040 0  6021.78 254.744  5967.49 504.301  5878.24 743.593  5755.84 967.747
            5602.79 1172.2  5422.2 1352.79  5217.75 1505.84  4993.59 1628.24
            4754.3 1717.49  4504.74 1771.78  4250 1790  4207.57 1807.57
            4190 1850  4207.57 1892.43  4250 1910  4510.08 1892.21  4765.31 1839.17
            5010.95 1751.87  5242.4 1631.94  5455.38 1481.61  5645.9 1303.68
            5810.41 1101.46  5945.86 878.724  6049.72 639.62  6120.05 388.601
            6155.55 130.343  6155.55 -130.343))
      (outline (path signal 0  -407.574 -1892.43  -450 -1910  -710.078 -1892.21  -965.312 -1839.17
            -1210.95 -1751.87  -1442.4 -1631.94  -1655.38 -1481.61  -1845.9 -1303.68
            -2010.41 -1101.46  -2145.86 -878.724  -2249.72 -639.62  -2320.05 -388.601
            -2355.55 -130.343  -2355.55 130.343  -2320.05 388.601  -2249.72 639.62
            -2145.86 878.724  -2010.41 1101.46  -1845.9 1303.68  -1655.38 1481.61
            -1442.4 1631.94  -1210.95 1751.87  -965.312 1839.17  -710.078 1892.21
            -450 1910  -407.574 1892.43  -390 1850  -407.574 1807.57  -450 1790
            -704.744 1771.78  -954.301 1717.49  -1193.59 1628.24  -1417.75 1505.84
            -1622.2 1352.79  -1802.79 1172.2  -1955.84 967.747  -2078.24 743.593
            -2167.49 504.301  -2221.78 254.744  -2240 0  -2221.78 -254.744
            -2167.49 -504.301  -2078.24 -743.593  -1955.84 -967.747  -1802.79 -1172.2
            -1622.2 -1352.79  -1417.75 -1505.84  -1193.59 -1628.24  -954.301 -1717.49
            -704.744 -1771.78  -450 -1790  -407.574 -1807.57  -390 -1850))
      (outline (path signal 50  6400 2100  -2600 2100))
      (outline (path signal 50  -2600 2100  -2600 -2100))
      (outline (path signal 50  6400 -2100  6400 2100))
      (outline (path signal 50  -2600 -2100  6400 -2100))
      (outline (path signal 100  -450 1650  4250 1650))
      (outline (path signal 100  -450 1150  4250 1150))
      (outline (path signal 100  -450 -1150  4250 -1150))
      (outline (path signal 100  -450 -1650  4250 -1650))
      (outline (path signal 0  5907.38 -378.286  5832.48 -621.08  5722.24 -850  5579.11 -1059.93
            5406.29 -1246.19  5207.64 -1404.61  4987.6 -1531.65  4751.08 -1624.47
            4503.37 -1681.01  4250 -1700  4214.65 -1685.36  4200 -1650  4214.65 -1614.64
            4250 -1600  4488.47 -1582.13  4721.61 -1528.92  4944.21 -1441.55
            5151.31 -1321.98  5338.28 -1172.88  5500.93 -997.584  5635.64 -800
            5739.4 -584.546  5809.89 -356.033  5845.53 -119.568  5845.53 119.568
            5809.89 356.033  5739.4 584.546  5635.64 800  5500.93 997.584
            5338.28 1172.88  5151.31 1321.98  4944.21 1441.55  4721.61 1528.92
            4488.47 1582.13  4250 1600  4214.65 1614.64  4200 1650  4214.65 1685.36
            4250 1700  4503.37 1681.01  4751.08 1624.47  4987.6 1531.65
            5207.64 1404.61  5406.29 1246.19  5579.11 1059.93  5722.24 850
            5832.48 621.08  5907.38 378.286  5945.25 127.041  5945.25 -127.041))
      (outline (path signal 0  5431.77 -208.378  5377.63 -410.424  5289.23 -600  5169.25 -771.345
            5021.35 -919.253  4850 -1039.23  4660.42 -1127.63  4458.38 -1181.77
            4250 -1200  4214.65 -1185.36  4200 -1150  4214.65 -1114.64  4250 -1100
            4452.12 -1081.27  4647.37 -1025.72  4829.07 -935.239  4991.06 -812.91
            5127.82 -662.898  5234.68 -490.312  5308.01 -301.029  5345.31 -101.495
            5345.31 101.495  5308.01 301.029  5234.68 490.312  5127.82 662.898
            4991.06 812.91  4829.07 935.239  4647.37 1025.72  4452.12 1081.27
            4250 1100  4214.65 1114.64  4200 1150  4214.65 1185.36  4250 1200
            4458.38 1181.77  4660.42 1127.63  4850 1039.23  5021.35 919.253
            5169.25 771.345  5289.23 600  5377.63 410.424  5431.77 208.378
            5450 0))
      (outline (path signal 0  -414.645 -1185.36  -450 -1200  -658.378 -1181.77  -860.424 -1127.63
            -1050 -1039.23  -1221.35 -919.253  -1369.25 -771.345  -1489.23 -600
            -1577.63 -410.424  -1631.77 -208.378  -1650 0  -1631.77 208.378
            -1577.63 410.424  -1489.23 600  -1369.25 771.345  -1221.35 919.253
            -1050 1039.23  -860.424 1127.63  -658.378 1181.77  -450 1200
            -414.645 1185.36  -400 1150  -414.645 1114.64  -450 1100  -652.124 1081.27
            -847.366 1025.72  -1029.08 935.239  -1191.07 812.91  -1327.82 662.898
            -1434.68 490.312  -1508.01 301.029  -1545.31 101.495  -1545.31 -101.495
            -1508.01 -301.029  -1434.68 -490.312  -1327.82 -662.898  -1191.07 -812.91
            -1029.08 -935.239  -847.366 -1025.72  -652.124 -1081.27  -450 -1100
            -414.645 -1114.64  -400 -1150))
      (outline (path signal 0  -414.645 -1685.36  -450 -1700  -703.372 -1681.01  -951.084 -1624.47
            -1187.6 -1531.65  -1407.64 -1404.61  -1606.29 -1246.19  -1779.11 -1059.93
            -1922.24 -850  -2032.48 -621.08  -2107.38 -378.286  -2145.25 -127.041
            -2145.25 127.041  -2107.38 378.286  -2032.48 621.08  -1922.24 850
            -1779.11 1059.93  -1606.29 1246.19  -1407.64 1404.61  -1187.6 1531.65
            -951.084 1624.47  -703.372 1681.01  -450 1700  -414.645 1685.36
            -400 1650  -414.645 1614.64  -450 1600  -688.468 1582.13  -921.608 1528.92
            -1144.21 1441.55  -1351.31 1321.98  -1538.28 1172.88  -1700.93 997.584
            -1835.64 800  -1939.4 584.546  -2009.88 356.033  -2045.53 119.568
            -2045.53 -119.568  -2009.88 -356.033  -1939.4 -584.546  -1835.64 -800
            -1700.93 -997.584  -1538.28 -1172.88  -1351.31 -1321.98  -1144.21 -1441.55
            -921.608 -1528.92  -688.468 -1582.13  -450 -1600  -414.645 -1614.64
            -400 -1650))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 3800 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm"
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 50  -1050 1550  -1050 -34550))
      (outline (path signal 50  -1050 -34550  16300 -34550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -34550  16300 1550))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 100  2010 -800  5610 -800))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  5610 800  2010 800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  5265.56 -2250  5246.79 -2524.45  5190.82 -2793.79  5098.7 -3053
            4972.14 -3297.26  4813.5 -3522  4625.73 -3723.05  4412.34 -3896.66
            4177.29 -4039.59  3924.97 -4149.19  3660.08 -4223.41  3387.55 -4260.86
            3112.45 -4260.86  2839.92 -4223.41  2575.03 -4149.19  2322.71 -4039.59
            2087.66 -3896.66  1874.27 -3723.05  1686.5 -3522  1527.86 -3297.26
            1401.3 -3053  1309.18 -2793.79  1253.21 -2524.45  1234.44 -2250
            1253.21 -1975.55  1309.18 -1706.21  1401.3 -1447  1527.86 -1202.74
            1686.5 -978.002  1874.27 -776.953  2087.66 -603.345  2322.71 -460.411
            2575.03 -350.813  2839.92 -276.593  3112.45 -239.135  3387.55 -239.135
            3660.08 -276.593  3924.97 -350.813  4177.29 -460.411  4412.34 -603.345
            4625.73 -776.953  4813.5 -978.002  4972.14 -1202.74  5098.7 -1447
            5190.82 -1706.21  5246.79 -1975.55  5265.56 -2250))
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  1250 -2620  934.194 -2600.9  622.993 -2543.87  320.935 -2449.74
            32.425 -2319.89  -238.33 -2156.22  -487.381 -1961.1  -711.098 -1737.38
            -906.218 -1488.33  -1069.89 -1217.58  -1199.74 -929.065  -1293.87 -627.007
            -1350.9 -315.806  -1370 0  -1350.9 315.806  -1293.87 627.007
            -1199.74 929.065  -1069.89 1217.58  -906.218 1488.33  -711.098 1737.38
            -487.381 1961.1  -238.33 2156.22  32.425 2319.89  320.935 2449.74
            622.993 2543.87  934.194 2600.9  1250 2620  1565.81 2600.9  1877.01 2543.87
            2179.07 2449.74  2467.57 2319.89  2738.33 2156.22  2987.38 1961.1
            3211.1 1737.38  3406.22 1488.33  3569.89 1217.58  3699.74 929.065
            3793.87 627.007  3850.9 315.806  3870 0  3850.9 -315.806  3793.87 -627.007
            3699.74 -929.065  3569.89 -1217.58  3406.22 -1488.33  3211.1 -1737.38
            2987.38 -1961.1  2738.33 -2156.22  2467.57 -2319.89  2179.07 -2449.74
            1877.01 -2543.87  1565.81 -2600.9  1250 -2620))
      (outline (path signal 50  1250 -2750  924.749 -2730.7  604.063 -2673.06  292.446 -2577.9
            -5.73 -2446.56  -286.279 -2280.87  -545.261 -2083.16  -779.042 -1856.2
            -984.339 -1603.19  -1158.27 -1327.68  -1298.4 -1033.53  -1402.75 -724.865
            -1469.86 -406.028  -1498.79 -81.492  -1489.14 244.189  -1441.03 566.441
            -1355.15 880.742  -1232.69 1182.68  -1075.39 1468.01  -885.441 1732.74
            -665.515 1973.14  -418.7 2185.85  -148.461 2367.87  141.411 2516.65
            446.844 2630.1  763.552 2706.63  1087.09 2745.17  1412.91 2745.17
            1736.45 2706.63  2053.16 2630.1  2358.59 2516.65  2648.46 2367.87
            2918.7 2185.85  3165.51 1973.14  3385.44 1732.74  3575.39 1468.01
            3732.69 1182.68  3855.15 880.742  3941.03 566.441  3989.14 244.189
            3998.79 -81.492  3969.86 -406.028  3902.75 -724.865  3798.4 -1033.53
            3658.27 -1327.68  3484.34 -1603.19  3279.04 -1856.2  3045.26 -2083.16
            2786.28 -2280.87  2505.73 -2446.56  2207.55 -2577.9  1895.94 -2673.06
            1575.25 -2730.7  1250 -2750))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  1250 -2500  942.779 -2481.05  640.216 -2424.49  346.896 -2331.18
            67.266 -2202.53  -194.435 -2040.49  -434.239 -1847.52  -648.512 -1626.55
            -834.006 -1380.91  -987.908 -1114.35  -1107.89 -830.887  -1192.12 -534.833
            -1239.34 -230.671  -1248.81 76.988  -1220.41 383.479  -1154.56 684.157
            -1052.26 974.465  -915.064 1250  -745.043 1506.59  -544.78 1740.34
            -317.31 1947.7  -66.08 2125.54  205.099 2271.16  492.118 2382.36
            790.626 2457.43  1096.1 2495.26  1403.9 2495.26  1709.37 2457.43
            2007.88 2382.36  2294.9 2271.16  2566.08 2125.54  2817.31 1947.7
            3044.78 1740.34  3245.04 1506.59  3415.06 1250  3552.26 974.465
            3654.56 684.157  3720.41 383.479  3748.81 76.988  3739.34 -230.671
            3692.12 -534.833  3607.89 -830.887  3487.91 -1114.35  3334.01 -1380.91
            3148.51 -1626.55  2934.24 -1847.52  2694.43 -2040.49  2432.73 -2202.53
            2153.1 -2331.18  1859.78 -2424.49  1557.22 -2481.05  1250 -2500))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm"
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 0  8662.43 1372.43  8680 1330  8661.95 1135.23  8608.42 947.084
            8521.23 771.982  8403.35 615.883  8258.79 484.102  8092.48 381.127
            7910.08 310.465  7717.8 274.522  7522.2 274.522  7329.92 310.465
            7147.52 381.127  6981.21 484.102  6836.65 615.883  6718.77 771.982
            6631.58 947.084  6578.05 1135.23  6560 1330  6577.57 1372.43
            6620 1390  6662.43 1372.43  6680 1330  6698.06 1146.62  6751.55 970.278
            6838.42 807.764  6955.32 665.32  7097.76 548.419  7260.28 461.553
            7436.61 408.062  7620 390  7803.39 408.062  7979.72 461.553
            8142.24 548.419  8284.68 665.32  8401.58 807.764  8488.45 970.278
            8541.94 1146.62  8560 1330  8577.57 1372.43  8620 1390))
      (outline (path signal 50  -1050 1550  -1050 -49800))
      (outline (path signal 50  -1050 -49800  16300 -49800))
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -49800  16300 1550))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack "Via[0-1]_1000:300_um"
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
  )
  (network
    (net /D5
      (pins "U6-DATA1"-4 RN1-7 U2-17 U1-34)
    )
    (net /D4
      (pins "U6-DATA1"-5 RN1-6 U2-16 U1-35)
    )
    (net +5V
      (pins "U4-ADRLO1"-20 C6-2 "U6-DATA1"-20 J1-2 RN1-1 U2-26 U2-28 R2-1 C5-2 "U5-ADRHI1"-20
        U1-31 U1-40 U3-28 C4-2 R1-1)
    )
    (net /D6
      (pins "U6-DATA1"-3 RN1-8 U2-18 U1-33)
    )
    (net /D0
      (pins "U6-DATA1"-9 RN1-2 U2-11 U1-39)
    )
    (net /D3
      (pins "U6-DATA1"-6 RN1-5 U2-15 U1-36)
    )
    (net /D1
      (pins "U6-DATA1"-8 RN1-3 U2-12 U1-38)
    )
    (net /D7
      (pins "U6-DATA1"-2 RN1-9 U2-19 U1-32)
    )
    (net /D2
      (pins "U6-DATA1"-7 RN1-4 U2-13 U1-37)
    )
    (net RES\
      (pins SW1-2 SW1-2@1 C1-1 U1-9 R1-2)
    )
    (net RAMOE\
      (pins "U6-DATA1"-19 U2-22 R2-2 "U5-ADRHI1"-3)
    )
    (net /A4
      (pins "U4-ADRLO1"-5 U2-6 U1-5)
    )
    (net RAMCE\
      (pins U2-20 "U5-ADRHI1"-4 U1-12)
    )
    (net RXD
      (pins J1-4 U1-10)
    )
    (net /A6
      (pins "U4-ADRLO1"-3 U2-4 U1-7)
    )
    (net /A1
      (pins "U4-ADRLO1"-8 U2-9 U1-2)
    )
    (net /A5
      (pins "U4-ADRLO1"-4 U2-5 U1-6)
    )
    (net "unconnected-(U1-P3.7-Pad17)"
      (pins U1-17)
    )
    (net GND
      (pins "U4-ADRLO1"-1 "U4-ADRLO1"-10 C6-1 C2-2 "U6-DATA1"-10 J1-1 U2-1 U2-14 SW1-1
        SW1-1@1 C5-1 "U5-ADRHI1"-1 "U5-ADRHI1"-10 C1-2 U1-20 U3-14 C3-2 C4-1)
    )
    (net /A11
      (pins U2-23 "U5-ADRHI1"-6 U1-24)
    )
    (net /A0
      (pins "U4-ADRLO1"-9 U2-10 U1-1)
    )
    (net "unconnected-(U1-P2.7{slash}A15-Pad28)"
      (pins U1-28)
    )
    (net "unconnected-(U1-P2.6{slash}A14-Pad27)"
      (pins U1-27)
    )
    (net RAMWE\
      (pins "U6-DATA1"-1 U2-27 "U5-ADRHI1"-2 U1-13)
    )
    (net /A9
      (pins U2-24 "U5-ADRHI1"-8 U1-22)
    )
    (net "unconnected-(U1-P3.5-Pad15)"
      (pins U1-15)
    )
    (net "unconnected-(U1-P2.5{slash}A13-Pad26)"
      (pins U1-26)
    )
    (net "unconnected-(U1-~{PSEN}-Pad29)"
      (pins U1-29)
    )
    (net /A10
      (pins U2-21 "U5-ADRHI1"-7 U1-23)
    )
    (net "unconnected-(U1-ALE-Pad30)"
      (pins U1-30)
    )
    (net "unconnected-(U1-P3.6-Pad16)"
      (pins U1-16)
    )
    (net /A7
      (pins "U4-ADRLO1"-2 U2-3 U1-8)
    )
    (net /A8
      (pins U2-25 "U5-ADRHI1"-9 U1-21)
    )
    (net /A3
      (pins "U4-ADRLO1"-6 U2-7 U1-4)
    )
    (net /A12
      (pins U2-2 "U5-ADRHI1"-5 U1-25)
    )
    (net TXD
      (pins J1-3 U1-11)
    )
    (net SIM\
      (pins "U4-ADRLO1"-19 "U5-ADRHI1"-19 U1-14)
    )
    (net /A2
      (pins "U4-ADRLO1"-7 U2-8 U1-3)
    )
    (net XTAL1
      (pins C2-1 Y1-1 U1-19)
    )
    (net XTAL2
      (pins Y1-2 U1-18 C3-1)
    )
    (net CS\
      (pins "U5-ADRHI1"-16 U3-20)
    )
    (net /RA11
      (pins "U5-ADRHI1"-14 U3-23)
    )
    (net "unconnected-(U3-A14-Pad1)"
      (pins U3-1)
    )
    (net /RD3
      (pins "U6-DATA1"-14 U3-15)
    )
    (net /RA10
      (pins "U5-ADRHI1"-13 U3-21)
    )
    (net /RA4
      (pins "U4-ADRLO1"-15 U3-6)
    )
    (net OE\
      (pins "U5-ADRHI1"-17 U3-22)
    )
    (net /RA5
      (pins "U4-ADRLO1"-16 U3-5)
    )
    (net /RA0
      (pins "U4-ADRLO1"-11 U3-10)
    )
    (net /RA8
      (pins "U5-ADRHI1"-11 U3-25)
    )
    (net WE\
      (pins "U5-ADRHI1"-18 U3-27)
    )
    (net /RA1
      (pins "U4-ADRLO1"-12 U3-9)
    )
    (net /RD2
      (pins "U6-DATA1"-13 U3-13)
    )
    (net "unconnected-(U3-A13-Pad26)"
      (pins U3-26)
    )
    (net /RD6
      (pins "U6-DATA1"-17 U3-18)
    )
    (net /RD0
      (pins "U6-DATA1"-11 U3-11)
    )
    (net /RA3
      (pins "U4-ADRLO1"-14 U3-7)
    )
    (net /RD4
      (pins "U6-DATA1"-15 U3-16)
    )
    (net /RD5
      (pins "U6-DATA1"-16 U3-17)
    )
    (net /RD1
      (pins "U6-DATA1"-12 U3-12)
    )
    (net /RA12
      (pins "U5-ADRHI1"-15 U3-2)
    )
    (net /RA7
      (pins "U4-ADRLO1"-18 U3-3)
    )
    (net /RA2
      (pins "U4-ADRLO1"-13 U3-8)
    )
    (net /RD7
      (pins "U6-DATA1"-18 U3-19)
    )
    (net /RA9
      (pins "U5-ADRHI1"-12 U3-24)
    )
    (net /RA6
      (pins "U4-ADRLO1"-17 U3-4)
    )
    (class kicad_default "" /A0 /A1 /A10 /A11 /A12 /A2 /A3 /A4 /A5 /A6 /A7
      /A8 /A9 /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /RA0 /RA1 /RA10 /RA11 /RA12
      /RA2 /RA3 /RA4 /RA5 /RA6 /RA7 /RA8 /RA9 /RD0 /RD1 /RD2 /RD3 /RD4 /RD5
      /RD6 /RD7 CS\ OE\ RAMCE\ RAMOE\ RAMWE\ RES\ RXD SIM\ TXD WE\ XTAL1 XTAL2
      "unconnected-(U1-ALE-Pad30)" "unconnected-(U1-P2.5{slash}A13-Pad26)"
      "unconnected-(U1-P2.6{slash}A14-Pad27)" "unconnected-(U1-P2.7{slash}A15-Pad28)"
      "unconnected-(U1-P3.5-Pad15)" "unconnected-(U1-P3.6-Pad16)" "unconnected-(U1-P3.7-Pad17)"
      "unconnected-(U1-~{PSEN}-Pad29)" "unconnected-(U3-A13-Pad26)" "unconnected-(U3-A14-Pad1)"
      (circuit
        (use_via Via[0-1]_600:300_um)
      )
      (rule
        (width 300)
        (clearance 200)
      )
    )
    (class Power +5V GND
      (circuit
        (use_via Via[0-1]_1000:300_um)
      )
      (rule
        (width 1000)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
