<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>MQFU_AXI4_Lite_IP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">11</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>MQFU_AXI4_Lite_IP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8f5317a1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>MQFU_AXI4_Lite_IP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8f5317a1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5798c9fe</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dfe15212</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>inta_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MQFU_AXI4_Lite_IP_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/madgwickDefines.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/MPU6050.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fastInvSqrt.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fixToSingle.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/madgwick.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/newtonRaphson.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/singleToFix.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/MQFU_AXI4_Lite_IP_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_12db03b0</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MQFU_AXI4_Lite_IP_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/madgwickDefines.vh</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/MPU6050.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fastInvSqrt.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fixToSingle.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/madgwick.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/newtonRaphson.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/singleToFix.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/MQFU_AXI4_Lite_IP_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/MQFU_AXI4_Lite_IP_v1_0/data/MQFU_AXI4_Lite_IP.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MQFU_AXI4_Lite_IP_v1_0/data/MQFU_AXI4_Lite_IP.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MQFU_AXI4_Lite_IP_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MQFU_AXI4_Lite_IP_v1_0/src/MQFU_AXI4_Lite_IP.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MQFU_AXI4_Lite_IP_v1_0/src/MQFU_AXI4_Lite_IP.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MQFU_AXI4_Lite_IP_v1_0/src/MQFU_AXI4_Lite_IP_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/MQFU_AXI4_Lite_IP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dfe15212</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Madgwick Quaternion Filter Unit with AXI-Lite interface in a Xilinx IP Package</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">MQFU_AXI4_Lite_IP_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>MQFU_AXI4_Lite_IP_v1.0</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_1</xilinx:autoFamilySupportLevel>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-01-03T10:52:11Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e37800f_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14230b35_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a51ac90_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f1dc97_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32af7e9e_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecb1085_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d8b9ed_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692193a7_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0a8514_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d814ac_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7bdc9d_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a41a08_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70be6b98_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df3d8d5_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5823f1a0_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14232774_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3939eaf3_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff063e7_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79940aa3_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748f006c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d9a893_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33653909_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6687f1e7_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b337d5f_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed73479_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0df17b_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd2e1ef_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6161041c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4029912d_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7b421b_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e8417e_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f614fa_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a040ca_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661bc07e_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6213143d_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c561_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4557ee38_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71624b61_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e9d2c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777debb9_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6aa6d3_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8716dcf_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737e4012_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166b4b99_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e748d8e_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6819e4_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b301103_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc41fd8_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d547043_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347554eb_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa28569_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a50df16_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284e13cc_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8a8a46_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677c1070_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46880db9_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a93c295_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614ea389_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45045c6b_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729df10a_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5139f953_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4852a01c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@982ac85_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1a64a2_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa915e8_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2c629c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799694f2_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ec6cf_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7514e831_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f14a6a5_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0bdc4b_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495a4692_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310eb559_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f150de1_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6deafd41_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9b44cf_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4bf68c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c1288c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415c0aaf_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46429e7a_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc27d8d_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20559da9_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc3af4e_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621d052d_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db59a99_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28068a6f_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9444c9_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a6b1b7b_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707d8579_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a4287a_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e297f3_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2189a1bc_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7129f0_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d665a81_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f366d8_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b82c77c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d3cc63_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bdabf38_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fca050_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62341d30_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21372a3f_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7410fecf_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3097fac_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddbbe03_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd21c67_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cb95b8_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658cfec9_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c09c18_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac82e4d_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19430750_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe77601_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14fc4fbd_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6171ad_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79611f44_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4822de64_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4c05ae_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28123291_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac4a569_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eaa3a8f_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583b503e_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb4cbd_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e113b3f_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4863b1_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e86fb6_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34cac09c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2395ca1b_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd8574d_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24173217_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2495381b_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392967a5_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1858f21e_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e47315f_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c152fee_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242f07ce_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d981100_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ba1119_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be57fff_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551179c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f5591f_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bc8c3f_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65cc1502_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ef0fef_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758cb78c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2425ce_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a33ff82_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fced92_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffee436_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c35336d_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ed5e4_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afedacf_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77aacc07_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94ff6ec_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4674ae23_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4090695c_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29846f91_ARCHIVE_LOCATION">c:/Dev/Madgwick_Quaternion_Filter_Unit/ip_repo/MQFU_AXI4_Lite_IP_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d09fd846"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7e50ea9e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8129ccf6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="77846896"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9d9ac69a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
