// Seed: 2762067221
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2
);
  reg [1 : 1] id_4 = id_2;
  assign module_1.id_0 = 0;
  wire id_5 = id_4;
  parameter id_6 = 1;
  always @(negedge id_0) id_4 <= id_2;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input wand id_5,
    input supply0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wand id_10,
    output supply1 id_11
    , id_22,
    input wand id_12,
    output uwire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri id_16,
    input supply1 id_17,
    output tri0 id_18,
    output wor id_19,
    input tri id_20
);
  logic id_23;
  ;
  assign id_13 = id_6;
  module_0 modCall_1 (
      id_20,
      id_6,
      id_20
  );
  wire id_24;
  logic [1 : 1] id_25;
endmodule
