{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632021552095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632021552096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 08:49:12 2021 " "Processing started: Sun Sep 19 08:49:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632021552096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632021552096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shifter -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shifter -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632021552096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632021552334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632021552334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoxone_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file twoxone_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoxOne-Struct " "Found design unit 1: TwoxOne-Struct" {  } { { "TwoxOne_Mux.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/TwoxOne_Mux.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559116 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoxOne " "Found entity 1: TwoxOne" {  } { { "TwoxOne_Mux.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/TwoxOne_Mux.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632021559116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559117 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632021559117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632021559119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559120 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632021559120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file shifter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reverser-Struct " "Found design unit 1: Reverser-Struct" {  } { { "Shifter.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Shifter.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Shifter-Destruct " "Found design unit 2: Shifter-Destruct" {  } { { "Shifter.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Shifter.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559121 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reverser " "Found entity 1: Reverser" {  } { { "Shifter.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Shifter.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559121 ""} { "Info" "ISGN_ENTITY_NAME" "2 Shifter " "Found entity 2: Shifter" {  } { { "Shifter.vhdl" "" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Shifter.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632021559121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632021559121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632021559145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:add_instance " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/DUT.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632021559146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reverser Shifter:add_instance\|Reverser:rev1 " "Elaborating entity \"Reverser\" for hierarchy \"Shifter:add_instance\|Reverser:rev1\"" {  } { { "Shifter.vhdl" "rev1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Shifter.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632021559147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoxOne Shifter:add_instance\|Reverser:rev1\|TwoxOne:\\b1:0:b2 " "Elaborating entity \"TwoxOne\" for hierarchy \"Shifter:add_instance\|Reverser:rev1\|TwoxOne:\\b1:0:b2\"" {  } { { "Shifter.vhdl" "\\b1:0:b2" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/Shifter.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632021559148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER Shifter:add_instance\|Reverser:rev1\|TwoxOne:\\b1:0:b2\|INVERTER:inv1 " "Elaborating entity \"INVERTER\" for hierarchy \"Shifter:add_instance\|Reverser:rev1\|TwoxOne:\\b1:0:b2\|INVERTER:inv1\"" {  } { { "TwoxOne_Mux.vhdl" "inv1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/TwoxOne_Mux.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632021559149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 Shifter:add_instance\|Reverser:rev1\|TwoxOne:\\b1:0:b2\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"Shifter:add_instance\|Reverser:rev1\|TwoxOne:\\b1:0:b2\|AND_2:a1\"" {  } { { "TwoxOne_Mux.vhdl" "a1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/TwoxOne_Mux.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632021559149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 Shifter:add_instance\|Reverser:rev1\|TwoxOne:\\b1:0:b2\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"Shifter:add_instance\|Reverser:rev1\|TwoxOne:\\b1:0:b2\|OR_2:o1\"" {  } { { "TwoxOne_Mux.vhdl" "o1" { Text "E:/Academics/IIT Bombay/Repositories/VHDL/Shifter/TwoxOne_Mux.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632021559150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632021559434 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632021559434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632021559434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632021559434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632021559464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 08:49:19 2021 " "Processing ended: Sun Sep 19 08:49:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632021559464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632021559464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632021559464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632021559464 ""}
