{"vcs1":{"timestamp_begin":1728226142.817790407, "rt":9.59, "ut":8.24, "st":0.54}}
{"vcselab":{"timestamp_begin":1728226152.475760059, "rt":1.12, "ut":0.31, "st":0.19}}
{"link":{"timestamp_begin":1728226153.668469198, "rt":0.52, "ut":0.18, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728226142.288793245}
{"VCS_COMP_START_TIME": 1728226142.288793245}
{"VCS_COMP_END_TIME": 1728226155.695138706}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368240}}
{"stitch_vcselab": {"peak_mem": 239828}}
