<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

</twCmdLine><twDesign>dragonv5_main.ncd</twDesign><twDesignPath>dragonv5_main.ncd</twDesignPath><twPCF>dragonv5_main.pcf</twPCF><twPcfPath>dragonv5_main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="2.660" period="8.000" constraintValue="4.000" deviceLimit="2.670" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="dcm_gmii/dcm_sp_inst/CLKIN" logResource="dcm_gmii/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y10.CLKIN" clockNet="dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.925</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TL/I" logResource="BUFIO2_ADC_TL/I" locationPin="BUFIO2_X2Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="13" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_TR/I" logResource="BUFIO2_ADC_TR/I" locationPin="BUFIO2_X4Y28.I" clockNet="adc_dco_ibufout"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tbufper_I" slack="4.075" period="5.000" constraintValue="5.000" deviceLimit="0.925" freqLimit="1081.081" physResource="BUFIO2_ADC_INV_TL/I" logResource="BUFIO2_ADC_INV_TL/I" locationPin="BUFIO2_X2Y29.I" clockNet="adc_dco_ibufout"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>32.000</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINPERIOD" name="Tdcmper_CLKFX" slack="22.330" period="25.000" constraintValue="25.000" deviceLimit="2.670" freqLimit="374.532" physResource="dcm_extclk/dcm_sp_inst/CLKFX" logResource="dcm_extclk/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="18" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="19" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="68.000" period="100.000" constraintValue="50.000" deviceLimit="16.000" physResource="dcm_extclk/dcm_sp_inst/CLKIN" logResource="dcm_extclk/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twConstName><twItemCnt>2236</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1097</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.268</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X79Y64.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">RX_SELECT</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twTotPathDel>0.682</twTotPathDel><twClkSkew dest = "-0.223" src = "-0.907">-0.684</twClkSkew><twDelConst>0.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.417" fPhaseErr="0.257" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.501</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RX_SELECT</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X79Y62.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Maccum_RX_COUNT_lut&lt;0&gt;</twComp><twBEL>RX_SELECT</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y64.DX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>RX_SELECT</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y64.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10 (SLICE_X53Y22.B4), 2 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.732</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10</twDest><twTotPathDel>6.060</twTotPathDel><twClkSkew dest = "0.677" src = "0.750">0.073</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X31Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">4.035</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;24&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;2&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y22.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd02b&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;11&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>5.142</twRouteDel><twTotDel>6.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.938</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10</twDest><twTotPathDel>2.915</twTotPathDel><twClkSkew dest = "0.144" src = "0.156">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X53Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;27&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;24&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb&lt;2&gt;_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y22.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.107</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsAnd02b&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;11&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>1.997</twRouteDel><twTotDel>2.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14 (SLICE_X57Y22.A2), 6 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.824</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14</twDest><twTotPathDel>5.958</twTotPathDel><twClkSkew dest = "0.667" src = "0.750">0.083</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X31Y52.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.675</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;16&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>SiTCP/SiTCP/N229</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;16&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>4.986</twRouteDel><twTotDel>5.958</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.010</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14</twDest><twTotPathDel>5.767</twTotPathDel><twClkSkew dest = "0.667" src = "0.755">0.088</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X30Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;1&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y22.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.467</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;16&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>SiTCP/SiTCP/N229</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;16&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>4.778</twRouteDel><twTotDel>5.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.487</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14</twDest><twTotPathDel>3.351</twTotPathDel><twClkSkew dest = "0.258" src = "0.285">0.027</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X53Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;27&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y22.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;16&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.311</twDelInfo><twComp>SiTCP/SiTCP/N229</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal&lt;16&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n04766</twBEL><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_14</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>2.379</twRouteDel><twTotDel>3.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2 (SLICE_X59Y48.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2</twDest><twTotPathDel>0.232</twTotPathDel><twClkSkew dest = "0.408" src = "0.400">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X58Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y48.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3 (SLICE_X59Y48.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.227</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3</twDest><twTotPathDel>0.235</twTotPathDel><twClkSkew dest = "0.408" src = "0.400">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X58Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y48.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>45.1</twPctLog><twPctRoute>54.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5 (SLICE_X59Y48.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.228</twSlack><twSrc BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType="FF">SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5</twDest><twTotPathDel>0.236</twTotPathDel><twClkSkew dest = "0.408" src = "0.400">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twSrc><twDest BELType='FF'>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twSrcClk><twPathDel><twSite>SLICE_X58Y47.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y48.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y48.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.127</twDelInfo><twComp>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr&lt;5&gt;</twComp><twBEL>SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5</twBEL></twPathDel><twLogDel>0.107</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">int_ETH_TX_CLK</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB" locationPin="RAMB16_X2Y24.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKB" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB" locationPin="RAMB16_X2Y28.CLKB" clockNet="int_ETH_TX_CLK"/><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA" locationPin="RAMB16_X5Y38.CLKA" clockNet="int_ETH_TX_CLK"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;</twConstName><twItemCnt>127638</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17037</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.854</twMinPer></twConstHead><twPathRptBanner iPaths="425" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[1].drs_read_i/dummy_srclk (SLICE_X31Y134.A3), 425 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.073</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_4</twSrc><twDest BELType="FF">DRS_READ_GEN[1].drs_read_i/dummy_srclk</twDest><twTotPathDel>6.984</twTotPathDel><twClkSkew dest = "1.606" src = "1.800">0.194</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[1].drs_read_i/dummy_srclk</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X51Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX90Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX90Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y134.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.212</twDelInfo><twComp>rbcp_reg/regX90Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y134.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>DRS_READ_GEN[3].drs_read_i/drs_sampstart</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;127</twBEL><twBEL>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/dfifo_din&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y133.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y133.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/rDRS_SRCLK</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/dummy_srclk</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_srclk_Select_134_o1</twBEL><twBEL>DRS_READ_GEN[1].drs_read_i/dummy_srclk</twBEL></twPathDel><twLogDel>1.554</twLogDel><twRouteDel>5.430</twRouteDel><twTotDel>6.984</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.305</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[1].drs_read_i/dummy_srclk</twDest><twTotPathDel>6.751</twTotPathDel><twClkSkew dest = "1.606" src = "1.801">0.195</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[1].drs_read_i/dummy_srclk</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X46Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX90Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y133.B3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y133.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y133.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y133.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>DRS_READ_GEN[3].drs_read_i/drs_sampstart</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/dfifo_din&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y133.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y133.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/rDRS_SRCLK</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/dummy_srclk</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_srclk_Select_134_o1</twBEL><twBEL>DRS_READ_GEN[1].drs_read_i/dummy_srclk</twBEL></twPathDel><twLogDel>1.729</twLogDel><twRouteDel>5.022</twRouteDel><twTotDel>6.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.327</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_1</twSrc><twDest BELType="FF">DRS_READ_GEN[1].drs_read_i/dummy_srclk</twDest><twTotPathDel>6.729</twTotPathDel><twClkSkew dest = "1.606" src = "1.801">0.195</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_1</twSrc><twDest BELType='FF'>DRS_READ_GEN[1].drs_read_i/dummy_srclk</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X46Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X46Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rbcp_reg/regX90Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX90Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y133.B3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>rbcp_reg/regX90Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y133.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y133.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y133.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;10</twBEL><twBEL>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y134.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y134.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>DRS_READ_GEN[3].drs_read_i/drs_sampstart</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/dfifo_din&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y133.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y133.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/rDRS_SRCLK</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y134.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y134.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/dummy_srclk</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_srclk_Select_134_o1</twBEL><twBEL>DRS_READ_GEN[1].drs_read_i/dummy_srclk</twBEL></twPathDel><twLogDel>1.917</twLogDel><twRouteDel>4.812</twRouteDel><twTotDel>6.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="429" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[2].drs_read_i/cascade_c_1 (SLICE_X43Y154.C6), 429 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.163</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_5</twSrc><twDest BELType="FF">DRS_READ_GEN[2].drs_read_i/cascade_c_1</twDest><twTotPathDel>6.913</twTotPathDel><twClkSkew dest = "1.628" src = "1.803">0.175</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_5</twSrc><twDest BELType='FF'>DRS_READ_GEN[2].drs_read_i/cascade_c_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X47Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X47Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX91Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y138.B3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>rbcp_reg/regX91Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y138.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT5</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y138.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;6</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y140.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y153.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.095</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y153.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/_n0510&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>N711</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/cascade_c&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Mmux__n051031</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y154.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/_n0510&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/cascade_c_1_dpot</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/cascade_c_1</twBEL></twPathDel><twLogDel>1.993</twLogDel><twRouteDel>4.920</twRouteDel><twTotDel>6.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_3</twSrc><twDest BELType="FF">DRS_READ_GEN[2].drs_read_i/cascade_c_1</twDest><twTotPathDel>6.863</twTotPathDel><twClkSkew dest = "1.628" src = "1.805">0.177</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_3</twSrc><twDest BELType='FF'>DRS_READ_GEN[2].drs_read_i/cascade_c_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X47Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X47Y133.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y137.D4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y137.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;3</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y138.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y138.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut&lt;0&gt;4</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y140.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y153.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.095</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y153.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/_n0510&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>N711</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/cascade_c&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Mmux__n051031</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y154.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/_n0510&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/cascade_c_1_dpot</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/cascade_c_1</twBEL></twPathDel><twLogDel>2.095</twLogDel><twRouteDel>4.768</twRouteDel><twTotDel>6.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_3</twSrc><twDest BELType="FF">DRS_READ_GEN[2].drs_read_i/cascade_c_1</twDest><twTotPathDel>6.819</twTotPathDel><twClkSkew dest = "1.628" src = "1.805">0.177</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_3</twSrc><twDest BELType='FF'>DRS_READ_GEN[2].drs_read_i/cascade_c_1</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X47Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X47Y133.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y137.D4</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.095</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y137.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;3</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y138.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT3</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y138.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y140.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_xor&lt;0&gt;_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y153.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.095</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y153.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/_n0510&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_stoppos_flagB_drs_samp_c[12]_AND_144_o6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>N711</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/cascade_c&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Mmux__n051031</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y154.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/_n0510&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/cascade_c&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/cascade_c_1_dpot</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/cascade_c_1</twBEL></twPathDel><twLogDel>1.915</twLogDel><twRouteDel>4.904</twRouteDel><twTotDel>6.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="125" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[2].drs_read_i/drs_samp_end (SLICE_X44Y152.D3), 125 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="FF">rbcp_reg/regX90Data_4</twSrc><twDest BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_samp_end</twDest><twTotPathDel>6.851</twTotPathDel><twClkSkew dest = "1.568" src = "1.800">0.232</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX90Data_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_samp_end</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX90Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX90Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y145.A2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.642</twDelInfo><twComp>rbcp_reg/regX90Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y145.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut&lt;12&gt;6_INV_0</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y149.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y149.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut&lt;4&gt;</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_samp_end</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/drs_samp_end</twBEL></twPathDel><twLogDel>1.587</twLogDel><twRouteDel>5.264</twRouteDel><twTotDel>6.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.558</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_5</twSrc><twDest BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_samp_end</twDest><twTotPathDel>5.458</twTotPathDel><twClkSkew dest = "1.568" src = "1.803">0.235</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_5</twSrc><twDest BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_samp_end</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X47Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX91Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y143.B2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.932</twDelInfo><twComp>rbcp_reg/regX91Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y143.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut&lt;5&gt;_INV_0</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y144.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y148.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y148.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut&lt;3&gt;</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y149.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_samp_end</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/drs_samp_end</twBEL></twPathDel><twLogDel>1.866</twLogDel><twRouteDel>3.592</twRouteDel><twTotDel>5.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.618</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_5</twSrc><twDest BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_samp_end</twDest><twTotPathDel>5.398</twTotPathDel><twClkSkew dest = "1.568" src = "1.803">0.235</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_5</twSrc><twDest BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_samp_end</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X47Y134.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX91Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y143.B2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.932</twDelInfo><twComp>rbcp_reg/regX91Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y143.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut&lt;5&gt;_INV_0</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y144.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y144.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;11&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y145.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y145.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y149.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y149.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut&lt;4&gt;</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y152.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_samp_end</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4</twBEL><twBEL>DRS_READ_GEN[2].drs_read_i/drs_samp_end</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>3.560</twRouteDel><twTotDel>5.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10 (SLICE_X2Y134.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew dest = "1.037" src = "0.847">-0.190</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X3Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y134.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y134.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;12&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;10&gt;_rt</twBEL><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.120</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>72.7</twPctLog><twPctRoute>27.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_sr_25 (SLICE_X64Y82.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">rbcp_reg/regXB2Data_1</twSrc><twDest BELType="FF">scb/scb_sr_25</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew dest = "0.909" src = "0.720">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXB2Data_1</twSrc><twDest BELType='FF'>scb/scb_sr_25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X65Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X65Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rbcp_reg/regXB2Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regXB2Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.051</twDelInfo><twComp>rbcp_reg/regXB2Data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y82.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>scb/scb_sr&lt;28&gt;</twComp><twBEL>scb/_n1641&lt;25&gt;1</twBEL><twBEL>scb/scb_sr_25</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.051</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>88.4</twPctLog><twPctRoute>11.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_sr_15 (SLICE_X65Y79.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">rbcp_reg/regXB4Data_7</twSrc><twDest BELType="FF">scb/scb_sr_15</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew dest = "0.910" src = "0.722">-0.188</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXB4Data_7</twSrc><twDest BELType='FF'>scb/scb_sr_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X64Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>rbcp_reg/regXB4Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regXB4Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y79.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>rbcp_reg/regXB4Data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y79.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>scb/scb_sr&lt;16&gt;</twComp><twBEL>scb/_n1641&lt;15&gt;1</twBEL><twBEL>scb/scb_sr_15</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">clk</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y56.CLKA" clockNet="clk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y62.CLKA" clockNet="clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.876" period="15.000" constraintValue="15.000" deviceLimit="3.124" freqLimit="320.102" physResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y62.CLKA" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;</twConstName><twItemCnt>140041</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27728</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.350</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_if_drs/startRd (SLICE_X49Y39.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.150</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">spi_if_drs/startRd</twDest><twTotPathDel>6.800</twTotPathDel><twClkSkew dest = "1.565" src = "1.866">0.301</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>spi_if_drs/startRd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y39.SR</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">6.125</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y39.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>spi_if_drs/startRd</twComp><twBEL>spi_if_drs/startRd</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>6.125</twRouteDel><twTotDel>6.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="153" iCriticalPaths="0" sType="EndPoint">Paths for end point rbcp_reg/muxRegDataA_1 (SLICE_X47Y89.A1), 153 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">rbcp_reg/regX91Data_1</twSrc><twDest BELType="FF">rbcp_reg/muxRegDataA_1</twDest><twTotPathDel>7.201</twTotPathDel><twClkSkew dest = "0.772" src = "0.801">0.029</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX91Data_1</twSrc><twDest BELType='FF'>rbcp_reg/muxRegDataA_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X47Y133.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX91Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX91Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.864</twDelInfo><twComp>rbcp_reg/regX91Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rbcp_reg/mux1_10_f8</twComp><twBEL>rbcp_reg/mux1_141</twBEL><twBEL>rbcp_reg/mux1_12_f7</twBEL><twBEL>rbcp_reg/mux1_10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>rbcp_reg/mux1_10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rbcp_reg/mux1_3_f7</twComp><twBEL>rbcp_reg/mux1_5</twBEL><twBEL>rbcp_reg/mux1_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>rbcp_reg/mux1_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>rbcp_reg/muxRegDataA&lt;2&gt;</twComp><twBEL>rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_539_OUT&lt;1&gt;_inv1</twBEL><twBEL>rbcp_reg/muxRegDataA_1</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>5.852</twRouteDel><twTotDel>7.201</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="FF">rbcp_reg/regAddr_3</twSrc><twDest BELType="FF">rbcp_reg/muxRegDataA_1</twDest><twTotPathDel>7.133</twTotPathDel><twClkSkew dest = "0.685" src = "0.716">0.031</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regAddr_3</twSrc><twDest BELType='FF'>rbcp_reg/muxRegDataA_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X51Y79.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regAddr&lt;3&gt;</twComp><twBEL>rbcp_reg/regAddr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y92.BX</twSite><twDelType>net</twDelType><twFanCnt>215</twFanCnt><twDelInfo twEdge="twRising">3.465</twDelInfo><twComp>rbcp_reg/regAddr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y92.BMUX</twSite><twDelType>Tbxb</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>rbcp_reg/mux1_8_f8</twComp><twBEL>rbcp_reg/mux1_8_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>rbcp_reg/mux1_8_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>rbcp_reg/mux1_3_f7</twComp><twBEL>rbcp_reg/mux1_4</twBEL><twBEL>rbcp_reg/mux1_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>rbcp_reg/mux1_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>rbcp_reg/muxRegDataA&lt;2&gt;</twComp><twBEL>rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_539_OUT&lt;1&gt;_inv1</twBEL><twBEL>rbcp_reg/muxRegDataA_1</twBEL></twPathDel><twLogDel>1.118</twLogDel><twRouteDel>6.015</twRouteDel><twTotDel>7.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="FF">rbcp_reg/regAddr_0</twSrc><twDest BELType="FF">rbcp_reg/muxRegDataA_1</twDest><twTotPathDel>7.040</twTotPathDel><twClkSkew dest = "0.276" src = "0.282">0.006</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.217" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.115</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regAddr_0</twSrc><twDest BELType='FF'>rbcp_reg/muxRegDataA_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X53Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regAddr&lt;1&gt;</twComp><twBEL>rbcp_reg/regAddr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.D1</twSite><twDelType>net</twDelType><twFanCnt>426</twFanCnt><twDelInfo twEdge="twRising">2.703</twDelInfo><twComp>rbcp_reg/regAddr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.BMUX</twSite><twDelType>Topdb</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rbcp_reg/mux1_10_f8</twComp><twBEL>rbcp_reg/mux1_141</twBEL><twBEL>rbcp_reg/mux1_12_f7</twBEL><twBEL>rbcp_reg/mux1_10_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y92.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>rbcp_reg/mux1_10_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y92.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rbcp_reg/mux1_3_f7</twComp><twBEL>rbcp_reg/mux1_5</twBEL><twBEL>rbcp_reg/mux1_3_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>rbcp_reg/mux1_3_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>rbcp_reg/muxRegDataA&lt;2&gt;</twComp><twBEL>rbcp_reg/regAddr[7]_X00Data[7]_wide_mux_539_OUT&lt;1&gt;_inv1</twBEL><twBEL>rbcp_reg/muxRegDataA_1</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>5.691</twRouteDel><twTotDel>7.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1 (SLICE_X59Y35.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1</twDest><twTotPathDel>6.784</twTotPathDel><twClkSkew dest = "1.555" src = "1.866">0.311</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">6.074</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y35.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>SiTCP_RST</twComp><twBEL>SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1</twBEL></twPathDel><twLogDel>0.710</twLogDel><twRouteDel>6.074</twRouteDel><twTotDel>6.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_133m</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4 (SLICE_X26Y121.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.006</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twTotPathDel>0.446</twTotPathDel><twClkSkew dest = "0.963" src = "0.772">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y120.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y121.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X11Y141.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twTotPathDel>0.449</twTotPathDel><twClkSkew dest = "1.013" src = "0.824">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X10Y141.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y141.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y141.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X27Y120.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.011</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twTotPathDel>0.449</twTotPathDel><twClkSkew dest = "0.961" src = "0.772">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.247" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.249</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twSrc><twDest BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y120.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="89"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB" locationPin="RAMB16_X1Y30.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKB" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" logResource="SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="clk_133m"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.376" period="7.500" constraintValue="7.500" deviceLimit="3.124" freqLimit="320.102" physResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" logResource="SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA" locationPin="RAMB16_X2Y24.CLKA" clockNet="clk_133m"/></twPinLimitRpt></twConst><twConst anchorID="93" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>25.750</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X35Y136.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.063</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>5.919</twTotPathDel><twClkSkew dest = "1.613" src = "1.866">0.253</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y136.SR</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">5.244</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y136.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>5.244</twRouteDel><twTotDel>5.919</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X35Y136.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>29.017</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>0.838</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.145</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X35Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y136.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_80_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X35Y136.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">int_clk_33m_90</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>int_clk_33m_90</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twSrcClk><twPathDel><twSite>SLICE_X35Y136.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y136.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>int_clk_33m_90</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y136.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90_INV_80_o1_INV_0</twBEL><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="37.500">clk_33m_90</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point int_clk_33m_90 (SLICE_X35Y136.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>10.755</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="FF">int_clk_33m_90</twDest><twTotPathDel>3.692</twTotPathDel><twClkSkew dest = "0.977" src = "0.805">-0.172</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.280" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.265</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='FF'>int_clk_33m_90</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y136.SR</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twFalling">3.346</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y136.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>int_clk_33m_90</twComp><twBEL>int_clk_33m_90</twBEL></twPathDel><twLogDel>0.346</twLogDel><twRouteDel>3.346</twRouteDel><twTotDel>3.692</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.500">clk_33m_90</twDestClk><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="102"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="103" type="MINPERIOD" name="Tbcper_I" slack="28.270" period="30.000" constraintValue="30.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_v5/clkout3_buf/I0" logResource="dcm_v5/clkout3_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="dcm_v5/clkout2"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tockper" slack="28.361" period="30.000" constraintValue="30.000" deviceLimit="1.639" freqLimit="610.128" physResource="adc_clk/CLK0" logResource="ODDR2_AD9222_CLK/CK0" locationPin="OLOGIC_X8Y175.CLK0" clockNet="clk_33m_90"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tockper" slack="28.597" period="30.000" constraintValue="30.000" deviceLimit="1.403" freqLimit="712.758" physResource="adc_clk/CLK1" logResource="ODDR2_AD9222_CLK/CK1" locationPin="OLOGIC_X8Y175.CLK1" clockNet="clk_33m_90"/></twPinLimitRpt></twConst><twConst anchorID="106" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>1808</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1646</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.983</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_7 (SLICE_X41Y183.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.017</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_7</twDest><twTotPathDel>5.316</twTotPathDel><twClkSkew dest = "2.547" src = "2.179">-0.368</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y175.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>adc_ddrout1&lt;7&gt;</twComp><twBEL>ADC_IF_GEN_TL[7].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y183.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.525</twDelInfo><twComp>adc_ddrout1&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y183.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout1_ir_7</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>4.525</twRouteDel><twTotDel>5.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir2_4 (SLICE_X40Y186.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.141</twSlack><twSrc BELType="FF">adc_ddrout0_ir_4</twSrc><twDest BELType="FF">adc_ddrout0_ir2_4</twDest><twTotPathDel>4.815</twTotPathDel><twClkSkew dest = "0.255" src = "0.264">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_ddrout0_ir_4</twSrc><twDest BELType='FF'>adc_ddrout0_ir2_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco</twSrcClk><twPathDel><twSite>SLICE_X21Y187.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>adc_ddrout0_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.338</twDelInfo><twComp>adc_ddrout0_ir&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>adc_ddrout0_ir2&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir2_4</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>4.338</twRouteDel><twTotDel>4.815</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir2_5 (SLICE_X40Y186.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="FF">adc_ddrout0_ir_5</twSrc><twDest BELType="FF">adc_ddrout0_ir2_5</twDest><twTotPathDel>4.809</twTotPathDel><twClkSkew dest = "0.255" src = "0.264">0.009</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>adc_ddrout0_ir_5</twSrc><twDest BELType='FF'>adc_ddrout0_ir2_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc_dco</twSrcClk><twPathDel><twSite>SLICE_X21Y187.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>adc_ddrout0_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y186.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.332</twDelInfo><twComp>adc_ddrout0_ir&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y186.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>adc_ddrout0_ir2&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir2_5</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>4.332</twRouteDel><twTotDel>4.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_4 (SLICE_X41Y183.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[4].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_4</twDest><twTotPathDel>1.673</twTotPathDel><twClkSkew dest = "2.956" src = "1.407">-1.549</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[4].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X11Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X11Y175.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.685</twDelInfo><twComp>adc_ddrout1&lt;4&gt;</twComp><twBEL>ADC_IF_GEN_TL[4].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y183.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.940</twDelInfo><twComp>adc_ddrout1&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y183.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>adc_ddrout1_ir&lt;7&gt;</twComp><twBEL>adc_ddrout1_ir_4</twBEL></twPathDel><twLogDel>0.733</twLogDel><twRouteDel>0.940</twRouteDel><twTotDel>1.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout0_ir_7 (SLICE_X21Y187.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.094</twSlack><twSrc BELType="FF">ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout0_ir_7</twDest><twTotPathDel>0.962</twTotPathDel><twClkSkew dest = "1.721" src = "0.888">-0.833</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TL[7].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout0_ir_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X10Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk2</twSrcClk><twPathDel><twSite>ILOGIC_X10Y175.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.591</twDelInfo><twComp>adc_ddrout1&lt;7&gt;</twComp><twBEL>ADC_IF_GEN_TL[7].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y187.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>adc_ddrout0&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y187.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>adc_ddrout0_ir&lt;7&gt;</twComp><twBEL>adc_ddrout0_ir_7</twBEL></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.962</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>67.6</twPctLog><twPctRoute>32.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_ddrout1_ir_2 (SLICE_X66Y187.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.144</twSlack><twSrc BELType="FF">ADC_IF_GEN_TR[2].IDDR2_AD9222</twSrc><twDest BELType="FF">adc_ddrout1_ir_2</twDest><twTotPathDel>0.913</twTotPathDel><twClkSkew dest = "1.252" src = "0.518">-0.734</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_IF_GEN_TR[2].IDDR2_AD9222</twSrc><twDest BELType='FF'>adc_ddrout1_ir_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X16Y175.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">adc_ioclk</twSrcClk><twPathDel><twSite>ILOGIC_X16Y175.Q3</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>adc_ddrout1&lt;2&gt;</twComp><twBEL>ADC_IF_GEN_TR[2].IDDR2_AD9222</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y187.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.452</twDelInfo><twComp>adc_ddrout1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y187.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>adc_ddrout1_ir&lt;3&gt;</twComp><twBEL>adc_ddrout1_ir_2</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>0.452</twRouteDel><twTotDel>0.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">adc_dco</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="adc_dco_bufg/I0" logResource="adc_dco_bufg/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="adc_divclk"/><twPinLimit anchorID="121" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA/CLK" locationPin="SLICE_X4Y163.CLK" clockNet="adc_dco"/><twPinLimit anchorID="122" type="MINPERIOD" name="Tcp" slack="3.962" period="5.000" constraintValue="5.000" deviceLimit="1.038" freqLimit="963.391" physResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;17&gt;/CLK" logResource="adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1/CLK" locationPin="SLICE_X4Y163.CLK" clockNet="adc_dco"/></twPinLimitRpt></twConst><twConst anchorID="123" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="124"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="125" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;0&gt;/CLK0" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X18Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="126" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;1&gt;/CLK0" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X14Y175.CLK0" clockNet="adc_ioclk"/><twPinLimit anchorID="127" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;2&gt;/CLK0" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X16Y175.CLK0" clockNet="adc_ioclk"/></twPinLimitRpt></twConst><twConst anchorID="128" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="129"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="130" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;0&gt;/CLK1" logResource="ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X18Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="131" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;1&gt;/CLK1" logResource="ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X14Y175.CLK1" clockNet="adc_ioclk_inv"/><twPinLimit anchorID="132" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;2&gt;/CLK1" logResource="ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X16Y175.CLK1" clockNet="adc_ioclk_inv"/></twPinLimitRpt></twConst><twConst anchorID="133" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.818</twMinPer></twConstHead><twPinLimitRpt anchorID="134"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="135" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;4&gt;/CLK0" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X11Y175.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;5&gt;/CLK0" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X10Y173.CLK0" clockNet="adc_ioclk2"/><twPinLimit anchorID="137" type="MINPERIOD" name="Tickper" slack="4.182" period="5.000" constraintValue="5.000" deviceLimit="0.818" freqLimit="1222.494" physResource="adc_ddrout1&lt;6&gt;/CLK0" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0" locationPin="ILOGIC_X9Y173.CLK0" clockNet="adc_ioclk2"/></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.814</twMinPer></twConstHead><twPinLimitRpt anchorID="139"><twPinLimitBanner>Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="140" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;4&gt;/CLK1" logResource="ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X11Y175.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="141" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;5&gt;/CLK1" logResource="ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X10Y173.CLK1" clockNet="adc_ioclk_inv2"/><twPinLimit anchorID="142" type="MINPERIOD" name="Tickper" slack="4.186" period="5.000" constraintValue="5.000" deviceLimit="0.814" freqLimit="1228.501" physResource="adc_ddrout1&lt;6&gt;/CLK1" logResource="ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1" locationPin="ILOGIC_X9Y173.CLK1" clockNet="adc_ioclk_inv2"/></twPinLimitRpt></twConst><twConst anchorID="143" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;</twConstName><twItemCnt>41266</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>692</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.528</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_P_7 (SLICE_X46Y119.AX), 26 paths
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.472</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_7_P_7</twDest><twTotPathDel>7.318</twTotPathDel><twClkSkew dest = "0.271" src = "0.296">0.025</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_7_P_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X44Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.340</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>mux1511</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y119.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y119.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp><twBEL>drs_sampfreq_TenMreg_7_P_7</twBEL></twPathDel><twLogDel>1.565</twLogDel><twRouteDel>5.753</twRouteDel><twTotDel>7.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.503</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_7_P_7</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_7_P_7</twDest><twTotPathDel>7.312</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_7_P_7</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_7_P_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X46Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp><twBEL>drs_sampfreq_TenMreg_7_P_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>drs_sampfreq_TenMreg_7</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.340</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>mux1511</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y119.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y119.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp><twBEL>drs_sampfreq_TenMreg_7_P_7</twBEL></twPathDel><twLogDel>1.526</twLogDel><twRouteDel>5.786</twRouteDel><twTotDel>7.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.596</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_7_P_7</twDest><twTotPathDel>7.210</twTotPathDel><twClkSkew dest = "0.142" src = "0.151">0.009</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_7_P_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X47Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_7_C_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>drs_sampfreq_TenMreg_7</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.340</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y119.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>mux1511</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y119.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y119.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp><twBEL>drs_sampfreq_TenMreg_7_P_7</twBEL></twPathDel><twLogDel>1.509</twLogDel><twRouteDel>5.701</twRouteDel><twTotDel>7.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_C_4 (SLICE_X44Y115.AX), 26 paths
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.702</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_4_C_4</twDest><twTotPathDel>7.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X44Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>mux1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twLogDel>1.515</twLogDel><twRouteDel>5.598</twRouteDel><twTotDel>7.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.705</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_7_P_7</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_4_C_4</twDest><twTotPathDel>7.107</twTotPathDel><twClkSkew dest = "0.282" src = "0.285">0.003</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_7_P_7</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X46Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp><twBEL>drs_sampfreq_TenMreg_7_P_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>drs_sampfreq_TenMreg_7</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>mux1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twLogDel>1.476</twLogDel><twRouteDel>5.631</twRouteDel><twTotDel>7.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.807</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_4_C_4</twDest><twTotPathDel>7.005</twTotPathDel><twClkSkew dest = "0.282" src = "0.285">0.003</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X47Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_7_C_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>drs_sampfreq_TenMreg_7</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.156</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>mux1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y115.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twLogDel>1.459</twLogDel><twRouteDel>5.546</twRouteDel><twTotDel>7.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_C_6 (SLICE_X46Y112.AX), 26 paths
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.780</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_6_C_6</twDest><twTotPathDel>7.022</twTotPathDel><twClkSkew dest = "0.283" src = "0.296">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_4_C_4</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_6_C_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X44Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp><twBEL>drs_sampfreq_TenMreg_4_C_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>drs_sampfreq_TenMreg_4_C_4</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_4_P_4</twComp><twBEL>drs_sampfreq_TenMreg_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.292</twDelInfo><twComp>drs_sampfreq_TenMreg_4</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_P_6</twComp><twBEL>mux1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>drs_sampfreq_TenMreg_6_C_6</twBEL></twPathDel><twLogDel>1.565</twLogDel><twRouteDel>5.457</twRouteDel><twTotDel>7.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.802</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_7_P_7</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_6_C_6</twDest><twTotPathDel>7.016</twTotPathDel><twClkSkew dest = "0.154" src = "0.151">-0.003</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_7_P_7</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_6_C_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X46Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X46Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp><twBEL>drs_sampfreq_TenMreg_7_P_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.144</twDelInfo><twComp>drs_sampfreq_TenMreg_7_P_7</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>drs_sampfreq_TenMreg_7</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_P_6</twComp><twBEL>mux1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>drs_sampfreq_TenMreg_6_C_6</twBEL></twPathDel><twLogDel>1.526</twLogDel><twRouteDel>5.490</twRouteDel><twTotDel>7.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>92.904</twSlack><twSrc BELType="FF">drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType="FF">drs_sampfreq_TenMreg_6_C_6</twDest><twTotPathDel>6.914</twTotPathDel><twClkSkew dest = "0.154" src = "0.151">-0.003</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>drs_sampfreq_TenMreg_7_C_7</twSrc><twDest BELType='FF'>drs_sampfreq_TenMreg_6_C_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X47Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_7_C_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_C_7</twComp><twBEL>drs_sampfreq_TenMreg_71</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>drs_sampfreq_TenMreg_7</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y111.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y111.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_3_C_3</twComp><twBEL>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y112.A3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.943</twDelInfo><twComp>drs_refclkTenM_c[7]_drs_sampfreq_TenMreg[7]_equal_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_6_P_6</twComp><twBEL>mux1411</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y112.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>drs_sampfreq_TenMreg[7]_DRS_SAMP_FREQ[7]_mux_31_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>drs_sampfreq_TenMreg_6_C_6</twComp><twBEL>drs_sampfreq_TenMreg_6_C_6</twBEL></twPathDel><twLogDel>1.509</twLogDel><twRouteDel>5.405</twRouteDel><twTotDel>6.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_refclkTenM (SLICE_X55Y109.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">drs_refclkTenM</twSrc><twDest BELType="FF">drs_refclkTenM</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>drs_refclkTenM</twSrc><twDest BELType='FF'>drs_refclkTenM</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X55Y109.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y109.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>drs_refclkTenM</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y109.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>drs_refclkTenM</twComp><twBEL>drs_refclkTenM_rstpot</twBEL><twBEL>drs_refclkTenM</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_refclkTenM_c_7 (SLICE_X56Y113.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">drs_refclkTenM_c_7</twSrc><twDest BELType="FF">drs_refclkTenM_c_7</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>drs_refclkTenM_c_7</twSrc><twDest BELType='FF'>drs_refclkTenM_c_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X56Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp><twBEL>drs_refclkTenM_c_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y113.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.022</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>drs_refclkTenM_c&lt;7&gt;</twComp><twBEL>Mcount_drs_refclkTenM_c_lut&lt;7&gt;</twBEL><twBEL>Mcount_drs_refclkTenM_c_xor&lt;7&gt;</twBEL><twBEL>drs_refclkTenM_c_7</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.022</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point scb/scb_tpext_freq_c_29 (SLICE_X84Y104.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">scb/scb_tpext_freq_c_29</twSrc><twDest BELType="FF">scb/scb_tpext_freq_c_29</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>scb/scb_tpext_freq_c_29</twSrc><twDest BELType='FF'>scb/scb_tpext_freq_c_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X84Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twSrcClk><twPathDel><twSite>SLICE_X84Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>scb/scb_tpext_freq_c&lt;29&gt;</twComp><twBEL>scb/scb_tpext_freq_c_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y104.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>scb/scb_tpext_freq_c&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>scb/scb_tpext_freq_c&lt;29&gt;</twComp><twBEL>scb/Mcount_scb_tpext_freq_c_lut&lt;29&gt;</twBEL><twBEL>scb/Mcount_scb_tpext_freq_c_xor&lt;29&gt;</twBEL><twBEL>scb/scb_tpext_freq_c_29</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="150.000">clk_ext10m</twDestClk><twPctLog>94.6</twPctLog><twPctRoute>5.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="168"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="169" type="MINPERIOD" name="Tbcper_I" slack="98.270" period="100.000" constraintValue="100.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout1_buf/I0" logResource="dcm_extclk/clkout1_buf/I0" locationPin="BUFGMUX_X3Y15.I0" clockNet="dcm_extclk/clk180"/><twPinLimit anchorID="170" type="MINPERIOD" name="Tcp" slack="99.570" period="100.000" constraintValue="100.000" deviceLimit="0.430" freqLimit="2325.581" physResource="drs_refclkTenM_c&lt;3&gt;/CLK" logResource="drs_refclkTenM_c_0/CK" locationPin="SLICE_X56Y112.CLK" clockNet="clk_ext10m"/><twPinLimit anchorID="171" type="MINHIGHPULSE" name="Trpw" slack="99.570" period="100.000" constraintValue="50.000" deviceLimit="0.215" physResource="drs_refclkTenM_c&lt;3&gt;/SR" logResource="drs_refclkTenM_c_0/SR" locationPin="SLICE_X56Y112.SR" clockNet="rst_refclk"/></twPinLimitRpt></twConst><twConst anchorID="172" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="173"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="174" type="MINPERIOD" name="Tbcper_I" slack="23.270" period="25.000" constraintValue="25.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_extclk/clkout2_buf/I0" logResource="dcm_extclk/clkout2_buf/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="dcm_extclk/clkfx"/><twPinLimit anchorID="175" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_h/CLK0" logResource="ODDR2_DRS_TAG_H/CK0" locationPin="OLOGIC_X4Y173.CLK0" clockNet="clk_ext40m"/><twPinLimit anchorID="176" type="MINPERIOD" name="Tockper" slack="23.361" period="25.000" constraintValue="25.000" deviceLimit="1.639" freqLimit="610.128" physResource="drs_tag_l/CLK0" logResource="ODDR2_DRS_TAG_L/CK0" locationPin="OLOGIC_X2Y175.CLK0" clockNet="clk_ext40m"/></twPinLimitRpt></twConst><twConst anchorID="177" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.484</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X86Y105.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathFromToDelay"><twSlack>2.015</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>5.484</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.119</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>4.617</twRouteDel><twTotDel>5.484</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathFromToDelay"><twSlack>4.388</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>3.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>2.188</twRouteDel><twTotDel>3.111</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X86Y105.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathFromToDelay"><twSlack>2.499</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>5.000</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.119</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>4.405</twRouteDel><twTotDel>5.000</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathFromToDelay"><twSlack>4.872</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twTotPathDel>2.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twComp></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>2.627</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X86Y105.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="186"><twSlack>1.798</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.288</twRouteDel><twTotDel>1.798</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="187"><twSlack>3.393</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.648</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_823_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y105.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_14_LDC</twComp><twBEL>trig_offset_reg_14_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>2.919</twRouteDel><twTotDel>3.393</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_14_LDC (SLICE_X86Y105.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="188"><twSlack>1.521</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y104.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.017</twDelInfo><twComp>rbcp_reg/regXCDData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>1.521</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="189"><twSlack>3.116</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_14_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_14_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.648</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y104.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_14_C_14</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[14]_AND_822_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.762</twRouteDel><twTotDel>3.116</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="190" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.770</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X89Y82.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathFromToDelay"><twSlack>1.729</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>5.770</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.054</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y82.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.786</twRouteDel><twTotDel>5.770</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathFromToDelay"><twSlack>4.802</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>2.697</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y83.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.732</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y82.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.713</twRouteDel><twTotDel>2.697</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X89Y82.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathFromToDelay"><twSlack>2.325</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>5.174</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.054</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.524</twRouteDel><twTotDel>5.174</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathFromToDelay"><twSlack>5.398</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twTotPathDel>2.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y83.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>2.101</twTotDel><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X89Y82.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="199"><twSlack>1.513</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y83.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y82.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.957</twRouteDel><twTotDel>1.513</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="200"><twSlack>3.552</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.613</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y83.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y82.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_829_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y82.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_11_LDC</twComp><twBEL>trig_offset_reg_11_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>3.552</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_11_LDC (SLICE_X89Y82.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="201"><twSlack>1.189</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y83.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.835</twRouteDel><twTotDel>1.189</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="202"><twSlack>3.228</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_11_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_11_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y83.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.613</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_11_C_11</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[11]_AND_828_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.874</twRouteDel><twTotDel>3.228</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="203" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.580</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X89Y104.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>1.919</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>5.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.098</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.596</twRouteDel><twTotDel>5.580</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathFromToDelay"><twSlack>4.249</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>3.250</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y104.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>2.210</twRouteDel><twTotDel>3.250</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X89Y104.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathFromToDelay"><twSlack>2.438</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>5.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.098</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.411</twRouteDel><twTotDel>5.061</twTotDel><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathFromToDelay"><twSlack>4.768</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twTotPathDel>2.731</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.712</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>2.731</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X89Y104.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="212"><twSlack>1.929</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.337</twRouteDel><twTotDel>1.929</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="213"><twSlack>3.488</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.641</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y104.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_825_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y104.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_13_LDC</twComp><twBEL>trig_offset_reg_13_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.932</twRouteDel><twTotDel>3.488</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twDestClk><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_13_LDC (SLICE_X89Y104.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="214"><twSlack>1.577</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.046</twDelInfo><twComp>rbcp_reg/regXCDData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.187</twRouteDel><twTotDel>1.577</twTotDel><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="215"><twSlack>3.136</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_13_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_13_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.641</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_13_C_13</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y104.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[13]_AND_824_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.782</twRouteDel><twTotDel>3.136</twTotDel><twPctLog>11.3</twPctLog><twPctRoute>88.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="216" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.692</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X87Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>1.807</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>5.692</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.912</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.760</twRouteDel><twTotDel>5.692</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>4.341</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>3.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>2.170</twRouteDel><twTotDel>3.158</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X87Y102.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>2.518</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>4.981</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.912</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>4.386</twRouteDel><twTotDel>4.981</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathFromToDelay"><twSlack>5.052</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twTotPathDel>2.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twComp></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>1.796</twRouteDel><twTotDel>2.447</twTotDel><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X87Y102.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="225"><twSlack>1.791</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.211</twRouteDel><twTotDel>1.791</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="226"><twSlack>3.497</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.517</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.436</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_827_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_12_LDC</twComp><twBEL>trig_offset_reg_12_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.953</twRouteDel><twTotDel>3.497</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_12_LDC (SLICE_X87Y102.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="227"><twSlack>1.456</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X86Y90.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rbcp_reg/regXCDData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCDData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>rbcp_reg/regXCDData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.066</twRouteDel><twTotDel>1.456</twTotDel><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="228"><twSlack>3.162</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_12_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_12_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.517</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_12_C_12</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[12]_AND_826_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.808</twRouteDel><twTotDel>3.162</twTotDel><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="229" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.458</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X86Y85.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>2.041</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>5.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.720</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y85.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>4.539</twRouteDel><twTotDel>5.458</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathFromToDelay"><twSlack>5.041</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>2.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y85.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.539</twRouteDel><twTotDel>2.458</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X86Y85.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathFromToDelay"><twSlack>2.822</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>4.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.720</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.027</twRouteDel><twTotDel>4.677</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathFromToDelay"><twSlack>5.822</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twTotPathDel>1.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.027</twRouteDel><twTotDel>1.677</twTotDel><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X86Y85.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="238"><twSlack>1.276</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y85.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.790</twRouteDel><twTotDel>1.276</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="239"><twSlack>3.304</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y85.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_835_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y85.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_8_LDC</twComp><twBEL>trig_offset_reg_8_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>3.304</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_8_LDC (SLICE_X86Y85.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="240"><twSlack>0.879</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y85.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>rbcp_reg/regXCDData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.525</twRouteDel><twTotDel>0.879</twTotDel><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="241"><twSlack>2.907</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_8_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_8_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.391</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_8_C_8</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[8]_AND_834_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.553</twRouteDel><twTotDel>2.907</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="242" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.887</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X85Y102.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>2.612</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>4.887</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.407</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>3.903</twRouteDel><twTotDel>4.887</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathFromToDelay"><twSlack>4.178</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>3.321</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y102.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>2.337</twRouteDel><twTotDel>3.321</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X85Y102.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathFromToDelay"><twSlack>2.949</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>4.550</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.407</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.900</twRouteDel><twTotDel>4.550</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathFromToDelay"><twSlack>4.515</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twTotPathDel>2.984</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.841</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.334</twRouteDel><twTotDel>2.984</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X85Y102.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="251"><twSlack>1.976</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.420</twRouteDel><twTotDel>1.976</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="252"><twSlack>3.004</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.174</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_831_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y102.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_10_LDC</twComp><twBEL>trig_offset_reg_10_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.448</twRouteDel><twTotDel>3.004</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_10_LDC (SLICE_X85Y102.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="253"><twSlack>1.769</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>rbcp_reg/regXCDData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.415</twRouteDel><twTotDel>1.769</twTotDel><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="254"><twSlack>2.797</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_10_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_10_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y102.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.174</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_10_C_10</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[10]_AND_830_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.443</twRouteDel><twTotDel>2.797</twTotDel><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="255" twConstType="PATHDELAY" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.328</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X89Y84.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>2.171</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>5.328</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y84.C2</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.805</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y84.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>4.406</twRouteDel><twTotDel>5.328</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathFromToDelay"><twSlack>4.980</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>2.519</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y84.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.597</twRouteDel><twTotDel>2.519</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X89Y84.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathFromToDelay"><twSlack>2.624</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>4.875</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y84.C2</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.805</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.279</twRouteDel><twTotDel>4.875</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathFromToDelay"><twSlack>5.433</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twTotPathDel>2.066</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.470</twRouteDel><twTotDel>2.066</twTotDel><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X89Y84.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="264"><twSlack>1.346</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y84.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.810</twRouteDel><twTotDel>1.346</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="265"><twSlack>3.281</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y84.C2</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y84.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y84.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_833_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y84.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_9_LDC</twComp><twBEL>trig_offset_reg_9_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.745</twRouteDel><twTotDel>3.281</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_9_LDC (SLICE_X89Y84.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="266"><twSlack>1.145</twSlack><twSrc BELType="FF">rbcp_reg/regXCDData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCDData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y89.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCDData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCDData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y84.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>rbcp_reg/regXCDData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.805</twRouteDel><twTotDel>1.145</twTotDel><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="267"><twSlack>3.080</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_9_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_9_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y84.C2</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.449</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_9_C_9</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[9]_AND_832_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.740</twRouteDel><twTotDel>3.080</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="268" twConstType="PATHDELAY" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.319</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y98.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>2.180</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>5.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.861</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.335</twRouteDel><twTotDel>5.319</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>4.692</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>2.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.823</twRouteDel><twTotDel>2.807</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y98.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathFromToDelay"><twSlack>2.702</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>4.797</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.861</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.147</twRouteDel><twTotDel>4.797</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathFromToDelay"><twSlack>5.214</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twTotPathDel>2.285</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.635</twRouteDel><twTotDel>2.285</twTotDel><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y98.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="277"><twSlack>1.608</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>1.052</twRouteDel><twTotDel>1.608</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="278"><twSlack>3.254</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y97.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_841_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X83Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_5_LDC</twComp><twBEL>trig_offset_reg_5_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.698</twRouteDel><twTotDel>3.254</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_5_LDC (SLICE_X83Y98.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="279"><twSlack>1.253</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_5</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_5</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y97.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>rbcp_reg/regXCEData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.899</twRouteDel><twTotDel>1.253</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="280"><twSlack>2.899</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y97.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_5_C_5</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[5]_AND_840_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.545</twRouteDel><twTotDel>2.899</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="281" twConstType="PATHDELAY" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.521</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X87Y88.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>1.978</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>5.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.550</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.589</twRouteDel><twTotDel>5.521</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathFromToDelay"><twSlack>4.606</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>2.893</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.961</twRouteDel><twTotDel>2.893</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X87Y88.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathFromToDelay"><twSlack>2.880</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>4.619</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.550</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>4.024</twRouteDel><twTotDel>4.619</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="288"><twConstPath anchorID="289" twDataPathType="twDataPathFromToDelay"><twSlack>5.508</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twTotPathDel>1.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.396</twRouteDel><twTotDel>1.991</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X87Y88.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="290"><twSlack>1.662</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.118</twRouteDel><twTotDel>1.662</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="291"><twSlack>3.376</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_837_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_7_LDC</twComp><twBEL>trig_offset_reg_7_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.832</twRouteDel><twTotDel>3.376</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_7_LDC (SLICE_X87Y88.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="292"><twSlack>1.186</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_7</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_7</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.832</twRouteDel><twTotDel>1.186</twTotDel><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="293"><twSlack>2.900</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.255</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_7_C_7</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[7]_AND_836_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.546</twRouteDel><twTotDel>2.900</twTotDel><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="294" twConstType="PATHDELAY" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.584</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y87.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathFromToDelay"><twSlack>1.915</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>5.584</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.846</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y87.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>4.665</twRouteDel><twTotDel>5.584</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathFromToDelay"><twSlack>4.766</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>2.733</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y87.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.814</twRouteDel><twTotDel>2.733</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y87.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathFromToDelay"><twSlack>2.696</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>4.803</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.846</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.153</twRouteDel><twTotDel>4.803</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathFromToDelay"><twSlack>5.547</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twTotPathDel>1.952</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.302</twRouteDel><twTotDel>1.952</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y87.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="303"><twSlack>1.509</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y87.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y87.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>1.023</twRouteDel><twTotDel>1.509</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="304"><twSlack>3.418</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y87.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_839_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y87.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>trig_offset_reg_6_LDC</twComp><twBEL>trig_offset_reg_6_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>2.932</twRouteDel><twTotDel>3.418</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_6_LDC (SLICE_X86Y87.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="305"><twSlack>1.112</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_6</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_6</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y87.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>rbcp_reg/regXCEData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.758</twRouteDel><twTotDel>1.112</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="306"><twSlack>3.021</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y87.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.505</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_6_C_6</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y87.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[6]_AND_838_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.667</twRouteDel><twTotDel>3.021</twTotDel><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="307" twConstType="PATHDELAY" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.550</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y100.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="308"><twConstPath anchorID="309" twDataPathType="twDataPathFromToDelay"><twSlack>1.949</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>5.550</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.070</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.566</twRouteDel><twTotDel>5.550</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="310"><twConstPath anchorID="311" twDataPathType="twDataPathFromToDelay"><twSlack>4.916</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>2.583</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y100.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.599</twRouteDel><twTotDel>2.583</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y100.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="312"><twConstPath anchorID="313" twDataPathType="twDataPathFromToDelay"><twSlack>2.469</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>5.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.070</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>4.380</twRouteDel><twTotDel>5.030</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="314"><twConstPath anchorID="315" twDataPathType="twDataPathFromToDelay"><twSlack>5.436</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twTotPathDel>2.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.413</twRouteDel><twTotDel>2.063</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y100.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="316"><twSlack>1.522</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.966</twRouteDel><twTotDel>1.522</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="317"><twSlack>3.405</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.575</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y100.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y100.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_843_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y100.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_4_LDC</twComp><twBEL>trig_offset_reg_4_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.849</twRouteDel><twTotDel>3.405</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_4_LDC (SLICE_X87Y100.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="318"><twSlack>1.169</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_4</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_4</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X89Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;7&gt;</twComp><twBEL>rbcp_reg/regXCEData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>rbcp_reg/regXCEData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.815</twRouteDel><twTotDel>1.169</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="319"><twSlack>3.052</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y100.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.575</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y100.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_4_C_4</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y100.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[4]_AND_842_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.698</twRouteDel><twTotDel>3.052</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="320" twConstType="PATHDELAY" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.891</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X88Y98.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathFromToDelay"><twSlack>1.608</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>5.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y98.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.330</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>5.241</twRouteDel><twTotDel>5.891</twTotDel><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathFromToDelay"><twSlack>5.222</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>2.277</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.627</twRouteDel><twTotDel>2.277</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X88Y98.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathFromToDelay"><twSlack>1.776</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>5.723</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y98.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.330</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y98.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.897</twLogDel><twRouteDel>4.826</twRouteDel><twTotDel>5.723</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathFromToDelay"><twSlack>5.390</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twTotPathDel>2.109</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y98.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.897</twLogDel><twRouteDel>1.212</twRouteDel><twTotDel>2.109</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X88Y98.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="329"><twSlack>1.156</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y98.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.484</twLogDel><twRouteDel>0.672</twRouteDel><twTotDel>1.156</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="330"><twSlack>3.575</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y98.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y98.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_845_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X88Y98.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>trig_offset_reg_3_LDC</twComp><twBEL>trig_offset_reg_3_LDC</twBEL></twPathDel><twLogDel>0.484</twLogDel><twRouteDel>3.091</twRouteDel><twTotDel>3.575</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_3_LDC (SLICE_X88Y98.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="331"><twSlack>1.224</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_3</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_3</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y98.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.398</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.472</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.870</twRouteDel><twTotDel>1.224</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="332"><twSlack>3.643</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y98.C1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.817</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y98.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_3_C_3</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.472</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[3]_AND_844_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.289</twRouteDel><twTotDel>3.643</twTotDel><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="333" twConstType="PATHDELAY" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.637</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X85Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathFromToDelay"><twSlack>1.862</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>5.637</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.993</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_2_P_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.705</twRouteDel><twTotDel>5.637</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathFromToDelay"><twSlack>4.576</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>2.923</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_2_P_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.991</twRouteDel><twTotDel>2.923</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X85Y95.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathFromToDelay"><twSlack>2.411</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>5.088</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.993</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_2_P_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.494</twRouteDel><twTotDel>5.088</twTotDel><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathFromToDelay"><twSlack>5.125</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twTotPathDel>2.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>trig_offset_reg_2_P_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.501</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>2.374</twTotDel><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X85Y95.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="342"><twSlack>1.768</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_2_P_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.224</twRouteDel><twTotDel>1.768</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="343"><twSlack>3.460</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.510</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y96.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_2_P_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_847_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y95.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_2_LDC</twComp><twBEL>trig_offset_reg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.916</twRouteDel><twTotDel>3.460</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_2_LDC (SLICE_X85Y95.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="344"><twSlack>1.422</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_2</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_2</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.818</twDelInfo><twComp>rbcp_reg/regXCEData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_P_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.250</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.068</twRouteDel><twTotDel>1.422</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="345"><twSlack>3.114</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.510</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_2_P_2</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y95.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.250</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[2]_AND_846_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.760</twRouteDel><twTotDel>3.114</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="346" twConstType="PATHDELAY" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.633</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X87Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathFromToDelay"><twSlack>0.866</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>6.633</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.526</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>5.701</twRouteDel><twTotDel>6.633</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathFromToDelay"><twSlack>4.894</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>2.605</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.673</twRouteDel><twTotDel>2.605</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X87Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathFromToDelay"><twSlack>1.904</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>5.595</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.526</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>5.000</twRouteDel><twTotDel>5.595</twTotDel><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathFromToDelay"><twSlack>5.932</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twTotPathDel>1.567</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>0.972</twRouteDel><twTotDel>1.567</twTotDel><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X87Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="355"><twSlack>1.599</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.055</twRouteDel><twTotDel>1.599</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="356"><twSlack>4.242</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.935</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_849_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_1_LDC</twComp><twBEL>trig_offset_reg_1_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>3.698</twRouteDel><twTotDel>4.242</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_1_LDC (SLICE_X87Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="357"><twSlack>0.937</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_1</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_1</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>rbcp_reg/regXCEData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.583</twRouteDel><twTotDel>0.937</twTotDel><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="358"><twSlack>3.580</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.935</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>trig_offset_reg_1_C_1</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[1]_AND_848_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>3.226</twRouteDel><twTotDel>3.580</twTotDel><twPctLog>9.9</twPctLog><twPctRoute>90.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="359" twConstType="PATHDELAY" ><twConstHead uID="29"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.886</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X47Y118.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="360"><twConstPath anchorID="361" twDataPathType="twDataPathFromToDelay"><twSlack>10.114</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>4.886</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.617</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_7_C_7</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_789_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>3.947</twRouteDel><twTotDel>4.886</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_788_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="362"><twConstPath anchorID="363" twDataPathType="twDataPathFromToDelay"><twSlack>12.666</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>2.334</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_7_C_7</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_789_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y118.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.412</twRouteDel><twTotDel>2.334</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_788_o</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X47Y118.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="364"><twConstPath anchorID="365" twDataPathType="twDataPathFromToDelay"><twSlack>10.296</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>4.704</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.617</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_7_C_7</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_788_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>4.091</twRouteDel><twTotDel>4.704</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="366"><twConstPath anchorID="367" twDataPathType="twDataPathFromToDelay"><twSlack>12.848</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twTotPathDel>2.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_7_C_7</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_788_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.556</twRouteDel><twTotDel>2.152</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X47Y118.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="368"><twSlack>1.315</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_7_C_7</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_789_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.779</twRouteDel><twTotDel>1.315</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_788_o</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="369"><twSlack>3.017</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y118.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_7_C_7</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_789_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_789_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y118.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_7_LDC</twComp><twBEL>drs_sampfreq_reg_7_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>3.017</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[7]_AND_788_o</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X47Y118.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="370"><twSlack>1.243</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y118.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_7_C_7</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_788_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.903</twRouteDel><twTotDel>1.243</twTotDel><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="371"><twSlack>2.945</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y118.B5</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.312</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y118.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_7_C_7</twComp><twBEL>rst_DRS_SAMP_FREQ[7]_AND_788_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y118.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_DRS_SAMP_FREQ[7]_AND_788_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.603</twRouteDel><twTotDel>2.945</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="372" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.519</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X46Y113.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathFromToDelay"><twSlack>10.481</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>4.519</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.D3</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.126</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_790_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.852</twRouteDel><twTotDel>4.519</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathFromToDelay"><twSlack>12.735</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.265</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_790_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.615</twRouteDel><twTotDel>2.265</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X46Y113.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathFromToDelay"><twSlack>10.658</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>4.342</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.D3</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.126</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_791_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.914</twLogDel><twRouteDel>3.428</twRouteDel><twTotDel>4.342</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_790_o</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathFromToDelay"><twSlack>12.912</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twTotPathDel>2.088</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_791_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.897</twLogDel><twRouteDel>1.191</twRouteDel><twTotDel>2.088</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_790_o</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X46Y113.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="381"><twSlack>1.173</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_791_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.484</twLogDel><twRouteDel>0.689</twRouteDel><twTotDel>1.173</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_790_o</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="382"><twSlack>2.693</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.D3</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_791_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_791_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>drs_sampfreq_reg_6_LDC</twComp><twBEL>drs_sampfreq_reg_6_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>2.207</twRouteDel><twTotDel>2.693</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[6]_AND_790_o</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X46Y113.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="383"><twSlack>1.217</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_790_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.863</twRouteDel><twTotDel>1.217</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="384"><twSlack>2.737</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y113.D3</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.048</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y113.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_6_C_6</twComp><twBEL>rst_DRS_SAMP_FREQ[6]_AND_790_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>rst_DRS_SAMP_FREQ[6]_AND_790_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.381</twRouteDel><twTotDel>2.737</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="385" twConstType="PATHDELAY" ><twConstHead uID="31"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.159</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X50Y111.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="386"><twConstPath anchorID="387" twDataPathType="twDataPathFromToDelay"><twSlack>10.841</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>4.159</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.712</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y111.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_5_C_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_793_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.951</twLogDel><twRouteDel>3.208</twRouteDel><twTotDel>4.159</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_792_o</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="388"><twConstPath anchorID="389" twDataPathType="twDataPathFromToDelay"><twSlack>13.212</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>1.788</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y111.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_5_C_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_793_o</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>0.854</twRouteDel><twTotDel>1.788</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_792_o</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X50Y111.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="390"><twConstPath anchorID="391" twDataPathType="twDataPathFromToDelay"><twSlack>11.307</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>3.693</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.712</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_5_C_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_792_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>3.693</twTotDel><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="392"><twConstPath anchorID="393" twDataPathType="twDataPathFromToDelay"><twSlack>13.678</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twTotPathDel>1.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_5_C_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_792_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>0.672</twRouteDel><twTotDel>1.322</twTotDel><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X50Y111.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="394"><twSlack>0.960</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y111.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_5_C_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_793_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>0.452</twRouteDel><twTotDel>0.960</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_792_o</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="395"><twSlack>2.535</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">1.751</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y111.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_5_C_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_793_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_793_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_reg_5_LDC</twComp><twBEL>drs_sampfreq_reg_5_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.025</twRouteDel><twTotDel>2.535</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[5]_AND_792_o</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X50Y111.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="396"><twSlack>0.659</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y111.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_5_C_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_792_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.659</twTotDel><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="397"><twSlack>2.234</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y111.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">1.751</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_5_C_5</twComp><twBEL>rst_DRS_SAMP_FREQ[5]_AND_792_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>rst_DRS_SAMP_FREQ[5]_AND_792_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.878</twRouteDel><twTotDel>2.234</twTotDel><twPctLog>15.9</twPctLog><twPctRoute>84.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="398" twConstType="PATHDELAY" ><twConstHead uID="32"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.618</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X47Y117.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathFromToDelay"><twSlack>10.382</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>4.618</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.329</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_795_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.617</twRouteDel><twTotDel>4.618</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_794_o</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathFromToDelay"><twSlack>12.805</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>2.195</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_795_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>1.211</twRouteDel><twTotDel>2.195</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_794_o</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X47Y117.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathFromToDelay"><twSlack>10.534</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>4.466</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.329</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.799</twRouteDel><twTotDel>4.466</twTotDel><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathFromToDelay"><twSlack>12.957</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twTotPathDel>2.043</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.393</twRouteDel><twTotDel>2.043</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X47Y117.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="407"><twSlack>1.218</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_795_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>0.662</twRouteDel><twTotDel>1.218</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_794_o</twDestClk><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="408"><twSlack>2.816</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_795_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_795_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y117.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_4_LDC</twComp><twBEL>drs_sampfreq_reg_4_LDC</twBEL></twPathDel><twLogDel>0.558</twLogDel><twRouteDel>2.258</twRouteDel><twTotDel>2.816</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[4]_AND_794_o</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X47Y117.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="409"><twSlack>1.159</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y116.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.805</twRouteDel><twTotDel>1.159</twTotDel><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="410"><twSlack>2.757</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.140</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp><twBEL>rst_DRS_SAMP_FREQ[4]_AND_794_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>rst_DRS_SAMP_FREQ[4]_AND_794_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.401</twRouteDel><twTotDel>2.757</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="411" twConstType="PATHDELAY" ><twConstHead uID="33"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.890</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X48Y116.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="412"><twConstPath anchorID="413" twDataPathType="twDataPathFromToDelay"><twSlack>10.110</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>4.890</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.510</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_797_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.884</twLogDel><twRouteDel>4.006</twRouteDel><twTotDel>4.890</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_796_o</twDestClk><twPctLog>18.1</twPctLog><twPctRoute>81.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="414"><twConstPath anchorID="415" twDataPathType="twDataPathFromToDelay"><twSlack>12.403</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>2.597</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_797_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.730</twRouteDel><twTotDel>2.597</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_796_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X48Y116.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="416"><twConstPath anchorID="417" twDataPathType="twDataPathFromToDelay"><twSlack>10.594</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>4.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.510</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_796_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>3.795</twRouteDel><twTotDel>4.406</twTotDel><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="418"><twConstPath anchorID="419" twDataPathType="twDataPathFromToDelay"><twSlack>12.887</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twTotPathDel>2.113</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_796_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.519</twRouteDel><twTotDel>2.113</twTotDel><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X48Y116.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="420"><twSlack>1.459</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_797_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.985</twRouteDel><twTotDel>1.459</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_796_o</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="421"><twSlack>3.024</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.279</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_797_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_797_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_3_LDC</twComp><twBEL>drs_sampfreq_reg_3_LDC</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>2.548</twRouteDel><twTotDel>3.024</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[3]_AND_796_o</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X48Y116.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="422"><twSlack>1.183</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_796_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.829</twRouteDel><twTotDel>1.183</twTotDel><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="423"><twSlack>2.748</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.279</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_3_C_3</twComp><twBEL>rst_DRS_SAMP_FREQ[3]_AND_796_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>rst_DRS_SAMP_FREQ[3]_AND_796_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.392</twRouteDel><twTotDel>2.748</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="424" twConstType="PATHDELAY" ><twConstHead uID="34"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.772</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X52Y116.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathFromToDelay"><twSlack>10.228</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>4.772</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.340</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_803_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.836</twRouteDel><twTotDel>4.772</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_802_o</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathFromToDelay"><twSlack>12.808</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>2.192</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_803_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.273</twRouteDel><twTotDel>2.192</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_802_o</twDestClk><twPctLog>41.9</twPctLog><twPctRoute>58.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X52Y116.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathFromToDelay"><twSlack>10.683</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>4.317</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.340</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_802_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.650</twRouteDel><twTotDel>4.317</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathFromToDelay"><twSlack>13.263</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twTotPathDel>1.737</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_802_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.087</twRouteDel><twTotDel>1.737</twTotDel><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X52Y116.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="433"><twSlack>1.176</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_803_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.690</twRouteDel><twTotDel>1.176</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_802_o</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="434"><twSlack>2.913</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.151</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_803_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_803_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_0_LDC</twComp><twBEL>drs_sampfreq_reg_0_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.425</twRouteDel><twTotDel>2.913</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[0]_AND_802_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X52Y116.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="435"><twSlack>0.893</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_802_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.539</twRouteDel><twTotDel>0.893</twTotDel><twPctLog>39.6</twPctLog><twPctRoute>60.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="436"><twSlack>2.630</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.151</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_0_C_0</twComp><twBEL>rst_DRS_SAMP_FREQ[0]_AND_802_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>rst_DRS_SAMP_FREQ[0]_AND_802_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.274</twRouteDel><twTotDel>2.630</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="437" twConstType="PATHDELAY" ><twConstHead uID="35"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.747</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X48Y113.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="438"><twConstPath anchorID="439" twDataPathType="twDataPathFromToDelay"><twSlack>10.253</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>4.747</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.275</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_799_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>3.811</twRouteDel><twTotDel>4.747</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_798_o</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="440"><twConstPath anchorID="441" twDataPathType="twDataPathFromToDelay"><twSlack>12.898</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>2.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_799_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.183</twRouteDel><twTotDel>2.102</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_798_o</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X48Y113.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="442"><twConstPath anchorID="443" twDataPathType="twDataPathFromToDelay"><twSlack>10.562</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>4.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.275</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_798_o</twComp></twPathDel><twLogDel>0.667</twLogDel><twRouteDel>3.771</twRouteDel><twTotDel>4.438</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="444"><twConstPath anchorID="445" twDataPathType="twDataPathFromToDelay"><twSlack>13.207</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twTotPathDel>1.793</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_798_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.143</twRouteDel><twTotDel>1.793</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X48Y113.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="446"><twSlack>1.189</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_799_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.486</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>1.189</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_798_o</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="447"><twSlack>2.906</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_799_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_799_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_reg_2_LDC</twComp><twBEL>drs_sampfreq_reg_2_LDC</twBEL></twPathDel><twLogDel>0.488</twLogDel><twRouteDel>2.418</twRouteDel><twTotDel>2.906</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[2]_AND_798_o</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X48Y113.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="448"><twSlack>0.979</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_798_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.625</twRouteDel><twTotDel>0.979</twTotDel><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="449"><twSlack>2.696</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y113.A4</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_reg_2_C_2</twComp><twBEL>rst_DRS_SAMP_FREQ[2]_AND_798_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>rst_DRS_SAMP_FREQ[2]_AND_798_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>2.340</twRouteDel><twTotDel>2.696</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="450" twConstType="PATHDELAY" ><twConstHead uID="36"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.499</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X51Y113.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="451"><twConstPath anchorID="452" twDataPathType="twDataPathFromToDelay"><twSlack>10.501</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>4.499</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.246</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_801_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>3.560</twRouteDel><twTotDel>4.499</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_800_o</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="453"><twConstPath anchorID="454" twDataPathType="twDataPathFromToDelay"><twSlack>13.122</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>1.878</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_801_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y113.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>0.956</twRouteDel><twTotDel>1.878</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_800_o</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X51Y113.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="455"><twConstPath anchorID="456" twDataPathType="twDataPathFromToDelay"><twSlack>10.673</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>4.327</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">3.246</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_800_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>3.714</twRouteDel><twTotDel>4.327</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="457"><twConstPath anchorID="458" twDataPathType="twDataPathFromToDelay"><twSlack>13.294</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twTotPathDel>1.706</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_800_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.110</twRouteDel><twTotDel>1.706</twTotDel><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;
        TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X51Y113.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="459"><twSlack>1.064</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_801_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.528</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_800_o</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="460"><twSlack>2.785</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.123</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_801_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_801_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y113.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_reg_1_LDC</twComp><twBEL>drs_sampfreq_reg_1_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>2.247</twRouteDel><twTotDel>2.785</twTotDel><twDestClk twEdge ="twFalling">rst_DRS_SAMP_FREQ[1]_AND_800_o</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X51Y113.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="461"><twSlack>1.003</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_800_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.663</twRouteDel><twTotDel>1.003</twTotDel><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="462"><twSlack>2.724</twSlack><twSrc BELType="FF">rst_sync</twSrc><twDest BELType="LATCH">drs_sampfreq_reg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_sync</twSrc><twDest BELType='LATCH'>drs_sampfreq_reg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>rst_sync</twComp><twBEL>rst_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>940</twFanCnt><twDelInfo twEdge="twRising">2.123</twDelInfo><twComp>rst_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_reg_1_C_1</twComp><twBEL>rst_DRS_SAMP_FREQ[1]_AND_800_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y113.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>rst_DRS_SAMP_FREQ[1]_AND_800_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>2.382</twRouteDel><twTotDel>2.724</twTotDel><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="463" twConstType="PATHDELAY" ><twConstHead uID="37"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.062</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y108.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="464"><twConstPath anchorID="465" twDataPathType="twDataPathFromToDelay"><twSlack>97.938</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>2.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.882</twLogDel><twRouteDel>1.180</twRouteDel><twTotDel>2.062</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="466"><twConstPath anchorID="467" twDataPathType="twDataPathFromToDelay"><twSlack>98.064</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>1.936</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>0.998</twRouteDel><twTotDel>1.936</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y108.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="468"><twConstPath anchorID="469" twDataPathType="twDataPathFromToDelay"><twSlack>98.163</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>1.837</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twComp></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.242</twRouteDel><twTotDel>1.837</twTotDel><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="470"><twConstPath anchorID="471" twDataPathType="twDataPathFromToDelay"><twSlack>98.289</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twTotPathDel>1.711</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twComp></twPathDel><twLogDel>0.651</twLogDel><twRouteDel>1.060</twRouteDel><twTotDel>1.711</twTotDel><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y108.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="472"><twSlack>1.058</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.532</twLogDel><twRouteDel>0.526</twRouteDel><twTotDel>1.058</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="473"><twSlack>1.128</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_809_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y108.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_sampfreq_TenMreg_5_LDC</twComp><twBEL>drs_sampfreq_TenMreg_5_LDC</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>0.632</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X54Y108.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="474"><twSlack>0.993</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.C3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>0.993</twTotDel><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="475"><twSlack>1.063</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_5</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_5</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>rbcp_reg/regX94Data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[5]_AND_808_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.709</twRouteDel><twTotDel>1.063</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="476" twConstType="PATHDELAY" ><twConstHead uID="38"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.493</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X47Y120.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="477"><twConstPath anchorID="478" twDataPathType="twDataPathFromToDelay"><twSlack>96.507</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>3.493</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>1.042</twLogDel><twRouteDel>2.451</twRouteDel><twTotDel>3.493</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="479"><twConstPath anchorID="480" twDataPathType="twDataPathFromToDelay"><twSlack>97.452</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.548</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.562</twRouteDel><twTotDel>2.548</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X47Y120.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="481"><twConstPath anchorID="482" twDataPathType="twDataPathFromToDelay"><twSlack>96.846</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>3.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.448</twRouteDel><twTotDel>3.154</twTotDel><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="483"><twConstPath anchorID="484" twDataPathType="twDataPathFromToDelay"><twSlack>97.791</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twTotPathDel>2.209</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.252</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.559</twRouteDel><twTotDel>2.209</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X47Y120.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="485"><twSlack>1.433</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y120.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.559</twLogDel><twRouteDel>0.874</twRouteDel><twTotDel>1.433</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="486"><twSlack>2.036</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_805_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y120.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>drs_sampfreq_TenMreg_7_LDC</twBEL></twPathDel><twLogDel>0.595</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>2.036</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X47Y120.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="487"><twSlack>1.223</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_7</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_7</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.869</twRouteDel><twTotDel>1.223</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="488"><twSlack>1.826</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.274</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_7_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y120.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.162</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[7]_AND_804_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.436</twRouteDel><twTotDel>1.826</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="489" twConstType="PATHDELAY" ><twConstHead uID="39"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.716</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X48Y112.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="490"><twConstPath anchorID="491" twDataPathType="twDataPathFromToDelay"><twSlack>97.284</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>2.716</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.793</twRouteDel><twTotDel>2.716</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="492"><twConstPath anchorID="493" twDataPathType="twDataPathFromToDelay"><twSlack>97.944</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>2.056</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>2.056</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X48Y112.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="494"><twConstPath anchorID="495" twDataPathType="twDataPathFromToDelay"><twSlack>97.378</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>2.622</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.291</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.622</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="496"><twConstPath anchorID="497" twDataPathType="twDataPathFromToDelay"><twSlack>98.038</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twTotPathDel>1.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.368</twRouteDel><twTotDel>1.962</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X48Y112.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="498"><twSlack>1.176</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.176</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="499"><twSlack>1.528</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_807_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y112.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>drs_sampfreq_TenMreg_6_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.018</twRouteDel><twTotDel>1.528</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X48Y112.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="500"><twSlack>1.109</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_6</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_6</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>rbcp_reg/regX94Data&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.755</twRouteDel><twTotDel>1.109</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="501"><twSlack>1.461</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y112.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_6_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y112.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[6]_AND_806_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.071</twRouteDel><twTotDel>1.461</twTotDel><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="502" twConstType="PATHDELAY" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.101</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X55Y110.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="503"><twConstPath anchorID="504" twDataPathType="twDataPathFromToDelay"><twSlack>97.899</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>2.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.169</twRouteDel><twTotDel>2.101</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="505"><twConstPath anchorID="506" twDataPathType="twDataPathFromToDelay"><twSlack>98.009</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>1.991</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>1.003</twRouteDel><twTotDel>1.991</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X55Y110.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="507"><twConstPath anchorID="508" twDataPathType="twDataPathFromToDelay"><twSlack>98.038</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>1.962</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.368</twRouteDel><twTotDel>1.962</twTotDel><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="509"><twConstPath anchorID="510" twDataPathType="twDataPathFromToDelay"><twSlack>98.148</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twTotPathDel>1.852</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.202</twRouteDel><twTotDel>1.852</twTotDel><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X55Y110.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="511"><twSlack>1.113</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y110.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.533</twRouteDel><twTotDel>1.113</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="512"><twSlack>1.190</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_815_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y110.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_2_LDC</twComp><twBEL>drs_sampfreq_TenMreg_2_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.646</twRouteDel><twTotDel>1.190</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X55Y110.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="513"><twSlack>1.046</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.402</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.656</twRouteDel><twTotDel>1.046</twTotDel><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="514"><twSlack>1.123</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_2</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_2</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>rbcp_reg/regX94Data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y110.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.402</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[2]_AND_814_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.123</twTotDel><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="515" twConstType="PATHDELAY" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.362</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X44Y116.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="516"><twConstPath anchorID="517" twDataPathType="twDataPathFromToDelay"><twSlack>96.638</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>3.362</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.362</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="518"><twConstPath anchorID="519" twDataPathType="twDataPathFromToDelay"><twSlack>97.375</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.625</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>1.758</twRouteDel><twTotDel>2.625</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X44Y116.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="520"><twConstPath anchorID="521" twDataPathType="twDataPathFromToDelay"><twSlack>96.732</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>3.268</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.937</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.618</twRouteDel><twTotDel>3.268</twTotDel><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="522"><twConstPath anchorID="523" twDataPathType="twDataPathFromToDelay"><twSlack>97.469</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twTotPathDel>2.531</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.256</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.937</twRouteDel><twTotDel>2.531</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X44Y116.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="524"><twSlack>1.557</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>1.083</twRouteDel><twTotDel>1.557</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="525"><twSlack>1.920</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_811_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y116.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>drs_sampfreq_TenMreg_4_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>1.410</twRouteDel><twTotDel>1.920</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X44Y116.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="526"><twSlack>1.490</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_4</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_4</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X49Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;7&gt;</twComp><twBEL>rbcp_reg/regX94Data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.782</twDelInfo><twComp>rbcp_reg/regX94Data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.136</twRouteDel><twTotDel>1.490</twTotDel><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="527"><twSlack>1.853</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y116.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_sampfreq_TenMreg_4_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y116.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.354</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[4]_AND_810_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.463</twRouteDel><twTotDel>1.853</twTotDel><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="528" twConstType="PATHDELAY" ><twConstHead uID="42"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.747</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X55Y111.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="529"><twConstPath anchorID="530" twDataPathType="twDataPathFromToDelay"><twSlack>97.253</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>2.747</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>1.759</twRouteDel><twTotDel>2.747</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="531"><twConstPath anchorID="532" twDataPathType="twDataPathFromToDelay"><twSlack>98.066</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>1.934</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y111.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>1.002</twRouteDel><twTotDel>1.934</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X55Y111.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="533"><twConstPath anchorID="534" twDataPathType="twDataPathFromToDelay"><twSlack>97.411</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>2.589</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.939</twRouteDel><twTotDel>2.589</twTotDel><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="535"><twConstPath anchorID="536" twDataPathType="twDataPathFromToDelay"><twSlack>98.224</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twTotPathDel>1.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>1.182</twRouteDel><twTotDel>1.776</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X55Y111.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="537"><twSlack>1.061</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.517</twRouteDel><twTotDel>1.061</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="538"><twSlack>1.523</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_813_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y111.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_sampfreq_TenMreg_3_LDC</twComp><twBEL>drs_sampfreq_TenMreg_3_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.943</twRouteDel><twTotDel>1.523</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X55Y111.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="539"><twSlack>1.061</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_3</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_3</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.707</twRouteDel><twTotDel>1.061</twTotDel><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="540"><twSlack>1.523</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y111.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.420</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[3]_AND_812_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.133</twRouteDel><twTotDel>1.523</twTotDel><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="541" twConstType="PATHDELAY" ><twConstHead uID="43"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.294</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X52Y109.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="542"><twConstPath anchorID="543" twDataPathType="twDataPathFromToDelay"><twSlack>97.706</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>2.294</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.923</twLogDel><twRouteDel>1.371</twRouteDel><twTotDel>2.294</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="544"><twConstPath anchorID="545" twDataPathType="twDataPathFromToDelay"><twSlack>98.172</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>1.828</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.961</twRouteDel><twTotDel>1.828</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X52Y109.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="546"><twConstPath anchorID="547" twDataPathType="twDataPathFromToDelay"><twSlack>98.184</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>1.816</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>1.166</twRouteDel><twTotDel>1.816</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="548"><twConstPath anchorID="549" twDataPathType="twDataPathFromToDelay"><twSlack>98.650</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twTotPathDel>1.350</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>0.756</twRouteDel><twTotDel>1.350</twTotDel><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X52Y109.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="550"><twSlack>0.974</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y109.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.474</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.974</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="551"><twSlack>1.275</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_817_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y109.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_sampfreq_TenMreg_1_LDC</twComp><twBEL>drs_sampfreq_TenMreg_1_LDC</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>0.765</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X52Y109.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="552"><twSlack>0.704</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_1</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_1</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>rbcp_reg/regX94Data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.704</twTotDel><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="553"><twSlack>1.005</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y110.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[1]_AND_816_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.615</twRouteDel><twTotDel>1.005</twTotDel><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="554" twConstType="PATHDELAY" ><twConstHead uID="44"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.322</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X56Y109.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="555"><twConstPath anchorID="556" twDataPathType="twDataPathFromToDelay"><twSlack>97.678</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>1.431</twRouteDel><twTotDel>2.322</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="557"><twConstPath anchorID="558" twDataPathType="twDataPathFromToDelay"><twSlack>97.830</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.170</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.835</twLogDel><twRouteDel>1.335</twRouteDel><twTotDel>2.170</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X56Y109.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="559"><twConstPath anchorID="560" twDataPathType="twDataPathFromToDelay"><twSlack>97.786</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.214</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.562</twRouteDel><twTotDel>2.214</twTotDel><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="561"><twConstPath anchorID="562" twDataPathType="twDataPathFromToDelay"><twSlack>97.938</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twTotPathDel>2.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.466</twRouteDel><twTotDel>2.062</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X56Y109.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="563"><twSlack>1.238</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y109.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>0.774</twRouteDel><twTotDel>1.238</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="564"><twSlack>1.362</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_819_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y109.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>drs_sampfreq_TenMreg_0_LDC</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.862</twRouteDel><twTotDel>1.362</twTotDel><twDestClk twEdge ="twFalling">rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X56Y109.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="565"><twSlack>1.225</twSlack><twSrc BELType="FF">rbcp_reg/regX94Data_0</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regX94Data_0</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X53Y111.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regX94Data&lt;3&gt;</twComp><twBEL>rbcp_reg/regX94Data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>rbcp_reg/regX94Data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.885</twRouteDel><twTotDel>1.225</twTotDel><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="566"><twSlack>1.349</twSlack><twSrc BELType="FF">rst_refclk</twSrc><twDest BELType="LATCH">drs_sampfreq_TenMreg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_refclk</twSrc><twDest BELType='LATCH'>drs_sampfreq_TenMreg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising">pps</twSrcClk><twPathDel><twSite>SLICE_X52Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>rst_refclk</twComp><twBEL>rst_refclk</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>rst_refclk</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_sampfreq_TenMreg_0_LDC</twComp><twBEL>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>rst_refclk_DRS_SAMP_FREQ[0]_AND_818_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>0.973</twRouteDel><twTotDel>1.349</twTotDel><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="567" twConstType="PATHDELAY" ><twConstHead uID="45"><twConstName UCFConstName="" ScopeName="">TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>6.106</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X89Y96.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="568"><twConstPath anchorID="569" twDataPathType="twDataPathFromToDelay"><twSlack>1.393</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>6.106</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.658</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>5.184</twRouteDel><twTotDel>6.106</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="570"><twConstPath anchorID="571" twDataPathType="twDataPathFromToDelay"><twSlack>5.368</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>2.131</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y96.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>1.209</twRouteDel><twTotDel>2.131</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X89Y96.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="572"><twConstPath anchorID="573" twDataPathType="twDataPathFromToDelay"><twSlack>1.705</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>5.794</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">4.658</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>5.198</twRouteDel><twTotDel>5.794</twTotDel><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="574"><twConstPath anchorID="575" twDataPathType="twDataPathFromToDelay"><twSlack>5.680</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twTotPathDel>1.819</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>7.499</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>1.223</twRouteDel><twTotDel>1.819</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;
        TS_dcm_v5_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X89Y96.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="576"><twSlack>1.229</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>0.693</twRouteDel><twTotDel>1.229</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="577"><twSlack>3.839</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.004</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y96.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_851_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y96.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>trig_offset_reg_0_LDC</twComp><twBEL>trig_offset_reg_0_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>3.303</twRouteDel><twTotDel>3.839</twTotDel><twDestClk twEdge ="twFalling">rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point trig_offset_reg_0_LDC (SLICE_X89Y96.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="578"><twSlack>1.011</twSlack><twSrc BELType="FF">rbcp_reg/regXCEData_0</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rbcp_reg/regXCEData_0</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_133m</twSrcClk><twPathDel><twSite>SLICE_X87Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rbcp_reg/regXCEData&lt;3&gt;</twComp><twBEL>rbcp_reg/regXCEData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y95.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>rbcp_reg/regXCEData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>0.671</twRouteDel><twTotDel>1.011</twTotDel><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="579"><twSlack>3.621</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">trig_offset_reg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>trig_offset_reg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.004</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>trig_offset_reg_0_C_0</twComp><twBEL>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>rst_read_TRIGGER_FREQ_OFFSET[0]_AND_850_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>3.281</twRouteDel><twTotDel>3.621</twTotDel><twPctLog>9.4</twPctLog><twPctRoute>90.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="580" twConstType="PATHDELAY" ><twConstHead uID="46"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.994</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X39Y119.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="581"><twConstPath anchorID="582" twDataPathType="twDataPathFromToDelay"><twSlack>11.006</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>3.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.723</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_857_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>3.062</twRouteDel><twTotDel>3.994</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_856_o</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="583"><twConstPath anchorID="584" twDataPathType="twDataPathFromToDelay"><twSlack>11.193</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>3.807</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X8Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_857_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>2.819</twRouteDel><twTotDel>3.807</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_856_o</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X39Y119.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="585"><twConstPath anchorID="586" twDataPathType="twDataPathFromToDelay"><twSlack>11.190</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>3.810</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.723</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_856_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.216</twRouteDel><twTotDel>3.810</twTotDel><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="587"><twConstPath anchorID="588" twDataPathType="twDataPathFromToDelay"><twSlack>11.377</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twTotPathDel>3.623</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X8Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.480</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_856_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>2.973</twRouteDel><twTotDel>3.623</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X39Y119.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="589"><twSlack>2.283</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X8Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_857_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.703</twRouteDel><twTotDel>2.283</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_856_o</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="590"><twSlack>2.409</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_857_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_857_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y119.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_cfifo_progfull_ir_LDC</twComp><twBEL>drs_cfifo_progfull_ir_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.865</twRouteDel><twTotDel>2.409</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_cfifo_progfull_AND_856_o</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X39Y119.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="591"><twSlack>2.228</twSlack><twSrc BELType="FF">counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X8Y118.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>cfifo_progfull</twComp><twBEL>counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.569</twDelInfo><twComp>cfifo_progfull</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_856_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.838</twRouteDel><twTotDel>2.228</twTotDel><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="592"><twSlack>2.354</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_cfifo_progfull_ir_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_cfifo_progfull_ir_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y119.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.731</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y119.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_cfifo_progfull_ir_C</twComp><twBEL>rst_read_drs_cfifo_progfull_AND_856_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y119.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_drs_cfifo_progfull_AND_856_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.000</twRouteDel><twTotDel>2.354</twTotDel><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="593" twConstType="PATHDELAY" ><twConstHead uID="47"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.015</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X45Y121.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="594"><twConstPath anchorID="595" twDataPathType="twDataPathFromToDelay"><twSlack>10.985</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>4.015</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.553</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_868_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.419</twRouteDel><twTotDel>4.015</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="596"><twConstPath anchorID="597" twDataPathType="twDataPathFromToDelay"><twSlack>12.647</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>2.353</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y121.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_868_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.701</twRouteDel><twTotDel>2.353</twTotDel><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X45Y121.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="598"><twConstPath anchorID="599" twDataPathType="twDataPathFromToDelay"><twSlack>11.186</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>3.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.553</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y121.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_869_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y121.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.892</twRouteDel><twTotDel>3.814</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_868_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="600"><twConstPath anchorID="601" twDataPathType="twDataPathFromToDelay"><twSlack>12.848</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twTotPathDel>2.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y121.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y121.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_869_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y121.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.174</twRouteDel><twTotDel>2.152</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_868_o</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X45Y121.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="602"><twSlack>1.232</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y121.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y121.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_869_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y121.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>0.660</twRouteDel><twTotDel>1.232</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_868_o</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="603"><twSlack>2.215</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y121.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_869_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_869_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y121.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_2_LDC</twComp><twBEL>drs_dfifo_progfull_ir_2_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>1.679</twRouteDel><twTotDel>2.215</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[2]_AND_868_o</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X45Y121.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="604"><twSlack>1.362</twSlack><twSrc BELType="FF">DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp><twBEL>DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y121.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>dfifo_progfull&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.460</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_868_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>0.986</twRouteDel><twTotDel>1.362</twTotDel><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="605"><twSlack>2.345</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y121.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_2_C_2</twComp><twBEL>rst_read_drs_dfifo_progfull[2]_AND_868_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.460</twDelInfo><twComp>rst_read_drs_dfifo_progfull[2]_AND_868_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.005</twRouteDel><twTotDel>2.345</twTotDel><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="606" twConstType="PATHDELAY" ><twConstHead uID="48"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.638</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X41Y121.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="607"><twConstPath anchorID="608" twDataPathType="twDataPathFromToDelay"><twSlack>10.362</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>4.638</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_873_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_873_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y121.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>3.654</twRouteDel><twTotDel>4.638</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_872_o</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="609"><twConstPath anchorID="610" twDataPathType="twDataPathFromToDelay"><twSlack>11.613</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>3.387</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_873_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.496</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_873_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y121.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>3.387</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_872_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X41Y121.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="611"><twConstPath anchorID="612" twDataPathType="twDataPathFromToDelay"><twSlack>10.881</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>4.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.158</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_872_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.469</twRouteDel><twTotDel>4.119</twTotDel><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="613"><twConstPath anchorID="614" twDataPathType="twDataPathFromToDelay"><twSlack>12.132</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twTotPathDel>2.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.851</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_872_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.162</twRouteDel><twTotDel>2.868</twTotDel><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X41Y121.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="615"><twSlack>2.060</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_873_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_873_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y121.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.592</twLogDel><twRouteDel>1.468</twRouteDel><twTotDel>2.060</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_872_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="616"><twSlack>2.871</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.041</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y121.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_873_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y121.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_873_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y121.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_0_LDC</twComp><twBEL>drs_dfifo_progfull_ir_0_LDC</twBEL></twPathDel><twLogDel>0.556</twLogDel><twRouteDel>2.315</twRouteDel><twTotDel>2.871</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[0]_AND_872_o</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X41Y121.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="617"><twSlack>1.708</twSlack><twSrc BELType="FF">DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp><twBEL>DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y121.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>dfifo_progfull&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_872_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.318</twRouteDel><twTotDel>1.708</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="618"><twSlack>2.519</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y121.B1</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.041</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_0_C_0</twComp><twBEL>rst_read_drs_dfifo_progfull[0]_AND_872_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y121.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>rst_read_drs_dfifo_progfull[0]_AND_872_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.165</twRouteDel><twTotDel>2.519</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="619" twConstType="PATHDELAY" ><twConstHead uID="49"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.816</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X39Y126.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="620"><twConstPath anchorID="621" twDataPathType="twDataPathFromToDelay"><twSlack>10.184</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>4.816</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y126.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.564</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_871_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y126.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.894</twRouteDel><twTotDel>4.816</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_870_o</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="622"><twConstPath anchorID="623" twDataPathType="twDataPathFromToDelay"><twSlack>12.591</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_871_o</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y126.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.431</twRouteDel><twTotDel>2.409</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_870_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X39Y126.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="624"><twConstPath anchorID="625" twDataPathType="twDataPathFromToDelay"><twSlack>10.366</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>4.634</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y126.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.564</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y126.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_870_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>4.038</twRouteDel><twTotDel>4.634</twTotDel><twPctLog>12.9</twPctLog><twPctRoute>87.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="626"><twConstPath anchorID="627" twDataPathType="twDataPathFromToDelay"><twSlack>12.773</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twTotPathDel>2.227</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.101</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y126.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_870_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>1.575</twRouteDel><twTotDel>2.227</twTotDel><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X39Y126.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="628"><twSlack>1.380</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_871_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y126.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>0.808</twRouteDel><twTotDel>1.380</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_870_o</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="629"><twSlack>2.944</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y126.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.241</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_871_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_871_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y126.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_1_LDC</twComp><twBEL>drs_dfifo_progfull_ir_1_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.408</twRouteDel><twTotDel>2.944</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[1]_AND_870_o</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X39Y126.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="630"><twSlack>1.308</twSlack><twSrc BELType="FF">DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp><twBEL>DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>dfifo_progfull&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y126.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_870_o</twComp></twPathDel><twLogDel>0.376</twLogDel><twRouteDel>0.932</twRouteDel><twTotDel>1.308</twTotDel><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="631"><twSlack>2.872</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y126.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.241</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_1_C_1</twComp><twBEL>rst_read_drs_dfifo_progfull[1]_AND_870_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y126.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[1]_AND_870_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.532</twRouteDel><twTotDel>2.872</twTotDel><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="632" twConstType="PATHDELAY" ><twConstHead uID="50"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.112</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X53Y130.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="633"><twConstPath anchorID="634" twDataPathType="twDataPathFromToDelay"><twSlack>9.888</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>5.112</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y130.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.850</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y130.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_867_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y130.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>4.180</twRouteDel><twTotDel>5.112</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_866_o</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="635"><twConstPath anchorID="636" twDataPathType="twDataPathFromToDelay"><twSlack>11.892</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>3.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X72Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y130.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_867_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y130.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>2.159</twRouteDel><twTotDel>3.108</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_866_o</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X53Y130.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="637"><twConstPath anchorID="638" twDataPathType="twDataPathFromToDelay"><twSlack>10.082</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>4.918</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y130.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.850</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_866_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>4.324</twRouteDel><twTotDel>4.918</twTotDel><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="639"><twConstPath anchorID="640" twDataPathType="twDataPathFromToDelay"><twSlack>12.086</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twTotPathDel>2.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X72Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.829</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_866_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.303</twRouteDel><twTotDel>2.914</twTotDel><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X53Y130.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="641"><twSlack>1.821</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X72Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y130.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_867_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y130.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>1.275</twRouteDel><twTotDel>1.821</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_866_o</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="642"><twSlack>3.033</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y130.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y130.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_867_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_867_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y130.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_3_LDC</twComp><twBEL>drs_dfifo_progfull_ir_3_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.489</twRouteDel><twTotDel>3.033</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[3]_AND_866_o</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X53Y130.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="643"><twSlack>1.755</twSlack><twSrc BELType="FF">DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X72Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X72Y139.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp><twBEL>DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y130.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>dfifo_progfull&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_866_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>1.399</twRouteDel><twTotDel>1.755</twTotDel><twPctLog>20.3</twPctLog><twPctRoute>79.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="644"><twSlack>2.967</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y130.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_3_C_3</twComp><twBEL>rst_read_drs_dfifo_progfull[3]_AND_866_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y130.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[3]_AND_866_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.613</twRouteDel><twTotDel>2.967</twTotDel><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="645" twConstType="PATHDELAY" ><twConstHead uID="51"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.668</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X53Y127.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="646"><twConstPath anchorID="647" twDataPathType="twDataPathFromToDelay"><twSlack>10.332</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>4.668</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y127.B5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.406</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_865_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y127.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.932</twLogDel><twRouteDel>3.736</twRouteDel><twTotDel>4.668</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_864_o</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="648"><twConstPath anchorID="649" twDataPathType="twDataPathFromToDelay"><twSlack>12.662</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.338</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_865_o</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y127.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.949</twLogDel><twRouteDel>1.389</twRouteDel><twTotDel>2.338</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_864_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X53Y127.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="650"><twConstPath anchorID="651" twDataPathType="twDataPathFromToDelay"><twSlack>10.526</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>4.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y127.B5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.406</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y127.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_864_o</twComp></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.880</twRouteDel><twTotDel>4.474</twTotDel><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="652"><twConstPath anchorID="653" twDataPathType="twDataPathFromToDelay"><twSlack>12.856</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twTotPathDel>2.144</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.059</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y127.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_864_o</twComp></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>1.533</twRouteDel><twTotDel>2.144</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X53Y127.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="654"><twSlack>1.316</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_865_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y127.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.770</twRouteDel><twTotDel>1.316</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_864_o</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="655"><twSlack>2.743</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y127.B5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_865_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_865_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y127.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_4_LDC</twComp><twBEL>drs_dfifo_progfull_ir_4_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>2.199</twRouteDel><twTotDel>2.743</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[4]_AND_864_o</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X53Y127.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="656"><twSlack>1.250</twSlack><twSrc BELType="FF">DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X54Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp><twBEL>DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>dfifo_progfull&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y127.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_864_o</twComp></twPathDel><twLogDel>0.356</twLogDel><twRouteDel>0.894</twRouteDel><twTotDel>1.250</twTotDel><twPctLog>28.5</twPctLog><twPctRoute>71.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="657"><twSlack>2.677</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y127.B5</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.032</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_4_C_4</twComp><twBEL>rst_read_drs_dfifo_progfull[4]_AND_864_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y127.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[4]_AND_864_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>2.677</twTotDel><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="658" twConstType="PATHDELAY" ><twConstHead uID="52"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.532</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X48Y126.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="659"><twConstPath anchorID="660" twDataPathType="twDataPathFromToDelay"><twSlack>10.468</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>4.532</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y126.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.154</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_863_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y126.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>3.675</twRouteDel><twTotDel>4.532</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_862_o</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="661"><twConstPath anchorID="662" twDataPathType="twDataPathFromToDelay"><twSlack>12.251</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>2.749</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_863_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y126.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>1.875</twRouteDel><twTotDel>2.749</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_862_o</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X48Y126.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="663"><twConstPath anchorID="664" twDataPathType="twDataPathFromToDelay"><twSlack>10.757</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>4.243</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y126.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.154</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y126.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_862_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.647</twRouteDel><twTotDel>4.243</twTotDel><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="665"><twConstPath anchorID="666" twDataPathType="twDataPathFromToDelay"><twSlack>12.540</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twTotPathDel>2.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.354</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y126.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_862_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.847</twRouteDel><twTotDel>2.460</twTotDel><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X48Y126.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="667"><twSlack>1.633</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_863_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y126.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.468</twLogDel><twRouteDel>1.165</twRouteDel><twTotDel>1.633</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_862_o</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="668"><twSlack>2.646</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y126.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y126.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_863_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y126.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_863_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y126.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>drs_dfifo_progfull_ir_5_LDC</twComp><twBEL>drs_dfifo_progfull_ir_5_LDC</twBEL></twPathDel><twLogDel>0.466</twLogDel><twRouteDel>2.180</twRouteDel><twTotDel>2.646</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[5]_AND_862_o</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X48Y126.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="669"><twSlack>1.497</twSlack><twSrc BELType="FF">DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp><twBEL>DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y126.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>dfifo_progfull&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y126.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_862_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>1.155</twRouteDel><twTotDel>1.497</twTotDel><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="670"><twSlack>2.510</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y126.B3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y126.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_5_C_5</twComp><twBEL>rst_read_drs_dfifo_progfull[5]_AND_862_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y126.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>rst_read_drs_dfifo_progfull[5]_AND_862_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.170</twRouteDel><twTotDel>2.510</twTotDel><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="671" twConstType="PATHDELAY" ><twConstHead uID="53"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.442</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X46Y123.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="672"><twConstPath anchorID="673" twDataPathType="twDataPathFromToDelay"><twSlack>10.558</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>4.442</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_861_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y123.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>3.508</twRouteDel><twTotDel>4.442</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_860_o</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="674"><twConstPath anchorID="675" twDataPathType="twDataPathFromToDelay"><twSlack>11.406</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>3.594</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_861_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y123.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.990</twLogDel><twRouteDel>2.604</twRouteDel><twTotDel>3.594</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_860_o</twDestClk><twPctLog>27.5</twPctLog><twPctRoute>72.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X46Y123.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="676"><twConstPath anchorID="677" twDataPathType="twDataPathFromToDelay"><twSlack>11.102</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>3.898</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">2.779</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_860_o</twComp></twPathDel><twLogDel>0.650</twLogDel><twRouteDel>3.248</twRouteDel><twTotDel>3.898</twTotDel><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="678"><twConstPath anchorID="679" twDataPathType="twDataPathFromToDelay"><twSlack>11.950</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twTotPathDel>3.050</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_860_o</twComp></twPathDel><twLogDel>0.706</twLogDel><twRouteDel>2.344</twRouteDel><twTotDel>3.050</twTotDel><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X46Y123.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="680"><twSlack>2.065</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_861_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y123.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>1.521</twRouteDel><twTotDel>2.065</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_860_o</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="681"><twSlack>2.569</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_861_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y123.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_861_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y123.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>drs_dfifo_progfull_ir_6_LDC</twComp><twBEL>drs_dfifo_progfull_ir_6_LDC</twBEL></twPathDel><twLogDel>0.508</twLogDel><twRouteDel>2.061</twRouteDel><twTotDel>2.569</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[6]_AND_860_o</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X46Y123.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="682"><twSlack>1.826</twSlack><twSrc BELType="FF">DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X66Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X66Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp><twBEL>DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>dfifo_progfull&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_860_o</twComp></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>1.436</twRouteDel><twTotDel>1.826</twTotDel><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="683"><twSlack>2.330</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y123.D3</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.690</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>drs_dfifo_progfull_ir_6_P_6</twComp><twBEL>rst_read_drs_dfifo_progfull[6]_AND_860_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>rst_read_drs_dfifo_progfull[6]_AND_860_o</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>1.976</twRouteDel><twTotDel>2.330</twTotDel><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="684" twConstType="PATHDELAY" ><twConstHead uID="54"><twConstName UCFConstName="" ScopeName="">TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.564</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X51Y127.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="685"><twConstPath anchorID="686" twDataPathType="twDataPathFromToDelay"><twSlack>10.436</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>4.564</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y127.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_859_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y127.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>3.642</twRouteDel><twTotDel>4.564</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_858_o</twDestClk><twPctLog>20.2</twPctLog><twPctRoute>79.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="687"><twConstPath anchorID="688" twDataPathType="twDataPathFromToDelay"><twSlack>12.915</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>2.085</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_859_o</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y127.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>1.146</twRouteDel><twTotDel>2.085</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_858_o</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X51Y127.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="689"><twConstPath anchorID="690" twDataPathType="twDataPathFromToDelay"><twSlack>10.618</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>4.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y127.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">3.312</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y127.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_858_o</twComp></twPathDel><twLogDel>0.596</twLogDel><twRouteDel>3.786</twRouteDel><twTotDel>4.382</twTotDel><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="691"><twConstPath anchorID="692" twDataPathType="twDataPathFromToDelay"><twSlack>13.097</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twTotPathDel>1.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y127.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_858_o</twComp></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>1.290</twRouteDel><twTotDel>1.903</twTotDel><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X51Y127.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="693"><twSlack>1.168</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_859_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y127.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>0.630</twRouteDel><twTotDel>1.168</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_858_o</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="694"><twSlack>2.690</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y127.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.987</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y127.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.183</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_859_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y127.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.167</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_859_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y127.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>drs_dfifo_progfull_ir_7_LDC</twComp><twBEL>drs_dfifo_progfull_ir_7_LDC</twBEL></twPathDel><twLogDel>0.536</twLogDel><twRouteDel>2.154</twRouteDel><twTotDel>2.690</twTotDel><twDestClk twEdge ="twFalling">rst_read_drs_dfifo_progfull[7]_AND_858_o</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X51Y127.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="695"><twSlack>1.096</twSlack><twSrc BELType="FF">DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp><twBEL>DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y127.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>dfifo_progfull&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y127.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_858_o</twComp></twPathDel><twLogDel>0.342</twLogDel><twRouteDel>0.754</twRouteDel><twTotDel>1.096</twTotDel><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="696"><twSlack>2.618</twSlack><twSrc BELType="FF">rst_read_sync</twSrc><twDest BELType="LATCH">drs_dfifo_progfull_ir_7_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rst_read_sync</twSrc><twDest BELType='LATCH'>drs_dfifo_progfull_ir_7_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>rst_read_sync</twComp><twBEL>rst_read_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y127.B4</twSite><twDelType>net</twDelType><twFanCnt>601</twFanCnt><twDelInfo twEdge="twRising">1.987</twDelInfo><twComp>rst_read_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y127.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>drs_dfifo_progfull_ir_7_C_7</twComp><twBEL>rst_read_drs_dfifo_progfull[7]_AND_858_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y127.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>rst_read_drs_dfifo_progfull[7]_AND_858_o</twComp></twPathDel><twLogDel>0.340</twLogDel><twRouteDel>2.278</twRouteDel><twTotDel>2.618</twTotDel><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="697"><twConstRollup name="TS_OSC" fullName="TS_OSC = PERIOD TIMEGRP &quot;OSC&quot; 8 ns HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="5.340" actualRollup="7.922" errors="0" errorRollup="0" items="0" itemsRollup="270045"/><twConstRollup name="TS_dcm_gmii_clk0" fullName="TS_dcm_gmii_clk0 = PERIOD TIMEGRP &quot;dcm_gmii_clk0&quot; TS_OSC HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.268" actualRollup="N/A" errors="0" errorRollup="0" items="2236" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout1" fullName="TS_dcm_v5_clkout1 = PERIOD TIMEGRP &quot;dcm_v5_clkout1&quot; TS_OSC / 0.533333333 HIGH         50%;" type="child" depth="1" requirement="15.000" prefType="period" actual="14.854" actualRollup="5.112" errors="0" errorRollup="0" items="127638" itemsRollup="68"/><twConstRollup name="TS_TO_drs_sampfreq_reg_7_LDC" fullName="TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_7_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.886" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_6_LDC" fullName="TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_6_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.519" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_5_LDC" fullName="TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_5_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.159" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_4_LDC" fullName="TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_4_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.618" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_3_LDC" fullName="TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_3_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.890" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_0_LDC" fullName="TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_0_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.772" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_2_LDC" fullName="TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_2_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.747" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_reg_1_LDC" fullName="TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_drs_sampfreq_reg_1_LDC&quot;         TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.499" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_cfifo_progfull_ir_LDC" fullName="TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_cfifo_progfull_ir_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="3.994" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_2_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_2_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.015" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_0_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_0_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.638" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_1_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_1_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.816" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_3_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_3_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="5.112" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_4_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_4_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.668" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_5_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_5_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.532" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_6_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_6_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.442" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_dfifo_progfull_ir_7_LDC" fullName="TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_dfifo_progfull_ir_7_LDC&quot; TS_dcm_v5_clkout1 DATAPATHONLY;" type="child" depth="2" requirement="15.000" prefType="maxdelay" actual="4.564" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout0" fullName="TS_dcm_v5_clkout0 = PERIOD TIMEGRP &quot;dcm_v5_clkout0&quot; TS_OSC / 1.06666667 HIGH         50%;" type="child" depth="1" requirement="7.500" prefType="period" actual="7.350" actualRollup="6.633" errors="0" errorRollup="0" items="140041" itemsRollup="60"/><twConstRollup name="TS_TO_trig_offset_reg_14_LDC" fullName="TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_14_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.484" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_11_LDC" fullName="TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_11_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.770" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_13_LDC" fullName="TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_13_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.580" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_12_LDC" fullName="TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_12_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.692" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_8_LDC" fullName="TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_8_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.458" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_10_LDC" fullName="TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_10_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="4.887" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_9_LDC" fullName="TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_9_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.328" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_5_LDC" fullName="TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_5_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.319" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_7_LDC" fullName="TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_7_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.521" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_6_LDC" fullName="TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_6_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.584" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_4_LDC" fullName="TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_4_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.550" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_3_LDC" fullName="TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_3_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.891" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_2_LDC" fullName="TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_2_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="5.637" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_1_LDC" fullName="TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_1_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.633" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_trig_offset_reg_0_LDC" fullName="TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP &quot;TO_trig_offset_reg_0_LDC&quot;         TS_dcm_v5_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="7.500" prefType="maxdelay" actual="6.106" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_dcm_v5_clkout2" fullName="TS_dcm_v5_clkout2 = PERIOD TIMEGRP &quot;dcm_v5_clkout2&quot; TS_OSC / 0.266666667 PHASE         7.5 ns HIGH 50%;" type="child" depth="1" requirement="30.000" prefType="period" actual="25.750" actualRollup="N/A" errors="0" errorRollup="0" items="2" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="698"><twConstRollup name="TS_AD9222_DCO" fullName="TS_AD9222_DCO = PERIOD TIMEGRP &quot;AD9222_DCO&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="0.925" actualRollup="4.983" errors="0" errorRollup="0" items="0" itemsRollup="1808"/><twConstRollup name="TS_adc_divclk" fullName="TS_adc_divclk = PERIOD TIMEGRP &quot;adc_divclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.983" actualRollup="N/A" errors="0" errorRollup="0" items="1808" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk" fullName="TS_adc_ioclk = PERIOD TIMEGRP &quot;adc_ioclk&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk_inv" fullName="TS_adc_ioclk_inv = PERIOD TIMEGRP &quot;adc_ioclk_inv&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk2" fullName="TS_adc_ioclk2 = PERIOD TIMEGRP &quot;adc_ioclk2&quot; TS_AD9222_DCO HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.818" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_adc_ioclk_inv2" fullName="TS_adc_ioclk_inv2 = PERIOD TIMEGRP &quot;adc_ioclk_inv2&quot; TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="0.814" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="699"><twConstRollup name="TS_BP_EXTCLK" fullName="TS_BP_EXTCLK = PERIOD TIMEGRP &quot;BP_EXTCLK&quot; 100 ns HIGH 50%;" type="origin" depth="0" requirement="100.000" prefType="period" actual="32.000" actualRollup="7.528" errors="0" errorRollup="0" items="0" itemsRollup="41298"/><twConstRollup name="TS_dcm_extclk_clk180" fullName="TS_dcm_extclk_clk180 = PERIOD TIMEGRP &quot;dcm_extclk_clk180&quot; TS_BP_EXTCLK PHASE         50 ns HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="7.528" actualRollup="3.493" errors="0" errorRollup="0" items="41266" itemsRollup="32"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_5_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_5_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.062" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_7_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_7_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.493" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_6_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_6_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.716" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_2_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_2_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.101" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_4_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_4_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="3.362" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_3_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_3_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.747" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_1_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_1_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.294" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_drs_sampfreq_TenMreg_0_LDC" fullName="TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_drs_sampfreq_TenMreg_0_LDC&quot; TS_dcm_extclk_clk180 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="2.322" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_dcm_extclk_clkfx" fullName="TS_dcm_extclk_clkfx = PERIOD TIMEGRP &quot;dcm_extclk_clkfx&quot; TS_BP_EXTCLK / 4 HIGH         50%;" type="child" depth="1" requirement="25.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="700">0</twUnmetConstCnt><twDataSheet anchorID="701" twNameLen="15"><twClk2SUList anchorID="702" twDestWidth="12"><twDest>AD9222_DCO_N</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>4.983</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>4.983</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="703" twDestWidth="12"><twDest>AD9222_DCO_P</twDest><twClk2SU><twSrc>AD9222_DCO_N</twSrc><twRiseRise>4.983</twRiseRise></twClk2SU><twClk2SU><twSrc>AD9222_DCO_P</twSrc><twRiseRise>4.983</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="704" twDestWidth="11"><twDest>BP_EXTCLK_N</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.528</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.528</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="705" twDestWidth="11"><twDest>BP_EXTCLK_P</twDest><twClk2SU><twSrc>BP_EXTCLK_N</twSrc><twRiseRise>7.528</twRiseRise></twClk2SU><twClk2SU><twSrc>BP_EXTCLK_P</twSrc><twRiseRise>7.528</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="706" twDestWidth="10"><twDest>ETH_TX_CLK</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>6.268</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>6.268</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="707" twDestWidth="10"><twDest>OSC</twDest><twClk2SU><twSrc>ETH_TX_CLK</twSrc><twRiseRise>6.268</twRiseRise></twClk2SU><twClk2SU><twSrc>OSC</twSrc><twRiseRise>12.224</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="708"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>313151</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>52314</twConnCnt></twConstCov><twStats anchorID="709"><twMinPer>32.000</twMinPer><twFootnote number="1" /><twMaxFreq>31.250</twMaxFreq><twMaxFromToDel>6.633</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>MON 8 JAN 21:40:13 2018 </twTimestamp></twFoot><twClientInfo anchorID="710"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 649 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
