{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698068888506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698068888506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 21:48:08 2023 " "Processing started: Mon Oct 23 21:48:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698068888506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068888506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder_3to8 -c decoder_3to8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder_3to8 -c decoder_3to8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068888506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698068888684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698068888684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698068893507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698068893508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder_3to8 " "Elaborating entity \"decoder_3to8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698068893537 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sem decoder_3to8.v(29) " "Verilog HDL Always Construct warning at decoder_3to8.v(29): inferring latch(es) for variable \"sem\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698068893543 "|decoder_3to8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sem\[0\] decoder_3to8.v(31) " "Inferred latch for \"sem\[0\]\" at decoder_3to8.v(31)" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893544 "|decoder_3to8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sem\[1\] decoder_3to8.v(31) " "Inferred latch for \"sem\[1\]\" at decoder_3to8.v(31)" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893544 "|decoder_3to8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sem\[2\] decoder_3to8.v(31) " "Inferred latch for \"sem\[2\]\" at decoder_3to8.v(31)" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893544 "|decoder_3to8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sem\[3\] decoder_3to8.v(31) " "Inferred latch for \"sem\[3\]\" at decoder_3to8.v(31)" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893544 "|decoder_3to8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sem\[4\] decoder_3to8.v(31) " "Inferred latch for \"sem\[4\]\" at decoder_3to8.v(31)" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893544 "|decoder_3to8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sem\[5\] decoder_3to8.v(31) " "Inferred latch for \"sem\[5\]\" at decoder_3to8.v(31)" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893544 "|decoder_3to8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sem\[6\] decoder_3to8.v(31) " "Inferred latch for \"sem\[6\]\" at decoder_3to8.v(31)" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893544 "|decoder_3to8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sem\[7\] decoder_3to8.v(31) " "Inferred latch for \"sem\[7\]\" at decoder_3to8.v(31)" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893544 "|decoder_3to8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sem\[8\] decoder_3to8.v(31) " "Inferred latch for \"sem\[8\]\" at decoder_3to8.v(31)" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068893544 "|decoder_3to8"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sem\[7\] GND " "Pin \"sem\[7\]\" is stuck at GND" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698068893825 "|decoder_3to8|sem[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sem\[8\] GND " "Pin \"sem\[8\]\" is stuck at GND" {  } { { "decoder_3to8.v" "" { Text "D:/ShuDianShiYan/decoder_3to8/decoder_3to8.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698068893825 "|decoder_3to8|sem[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698068893825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698068893864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698068894236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698068894236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698068894293 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698068894293 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698068894293 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698068894293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698068894300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 21:48:14 2023 " "Processing ended: Mon Oct 23 21:48:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698068894300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698068894300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698068894300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698068894300 ""}
