{
    "block_comment": "The provided Verilog block performs the task of updating the `ir_out` register. This action is controlled by the rising edge of the `tck` signal or the falling edge of the `jrst_n` signal. Upon the negative edge of `jrst_n`, it resets `ir_out` to zero. Otherwise, on the positive edge of `tck`, it assigns `ir_out` with the values of `debugack_sync` and `monitor_ready_sync` in chronological order."
}