Running Yosys synthesis...

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog toplevel.v ./verilog/*.v; hierarchy -top top; proc; flatten; opt; synth_ice40 -abc9 -top top' --

1. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./verilog/CSR.v
Parsing Verilog input from `./verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./verilog/adder.v
Parsing Verilog input from `./verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./verilog/alu.v
Parsing Verilog input from `./verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Note: Assuming pure combinatorial block at ./verilog/alu.v:78.2-145.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ./verilog/alu.v:147.2-158.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ./verilog/alu_control.v
Parsing Verilog input from `./verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ./verilog/branch_decide.v
Parsing Verilog input from `./verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ./verilog/branch_predictor.v
Parsing Verilog input from `./verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ./verilog/control_unit.v
Parsing Verilog input from `./verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ./verilog/cpu.v
Parsing Verilog input from `./verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ./verilog/dataMem_mask_gen.v
Parsing Verilog input from `./verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ./verilog/data_mem.v
Parsing Verilog input from `./verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ./verilog/forwarding_unit.v
Parsing Verilog input from `./verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ./verilog/imm_gen.v
Parsing Verilog input from `./verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at ./verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ./verilog/instruction_mem.v
Parsing Verilog input from `./verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ./verilog/mux2to1.v
Parsing Verilog input from `./verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ./verilog/pipeline_registers.v
Parsing Verilog input from `./verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ./verilog/program_counter.v
Parsing Verilog input from `./verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ./verilog/register_file.v
Parsing Verilog input from `./verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

19. Executing HIERARCHY pass (managing design hierarchy).

19.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

19.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removed 0 unused modules.

20. Executing PROC pass (convert processes to netlists).

20.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$./verilog/register_file.v:0$283'.
Removing empty process `instruction_memory.$proc$./verilog/instruction_mem.v:0$248'.
Cleaned up 0 empty switches.

20.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./verilog/imm_gen.v:54$243 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$./verilog/data_mem.v:240$194 in module data_mem.
Marked 1 switch rules as full_case in process $proc$./verilog/dataMem_mask_gen.v:58$123 in module sign_mask_gen.
Removed 5 dead cases from process $proc$./verilog/alu_control.v:82$35 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$./verilog/alu_control.v:82$35 in module ALUControl.
Marked 1 switch rules as full_case in process $proc$./verilog/alu.v:147$26 in module alu.
Marked 1 switch rules as full_case in process $proc$./verilog/alu.v:78$12 in module alu.
Removed a total of 5 dead cases.

20.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 34 assignments to connections.

20.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\program_counter.$proc$./verilog/program_counter.v:0$259'.
  Set init value: \outAddr = 0
Found init rule in `\mem_wb.$proc$./verilog/pipeline_registers.v:0$257'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$./verilog/pipeline_registers.v:0$255'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$./verilog/pipeline_registers.v:0$253'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$./verilog/pipeline_registers.v:0$251'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\imm_gen.$proc$./verilog/imm_gen.v:0$244'.
  Set init value: \imm = 0
Found init rule in `\data_mem.$proc$./verilog/data_mem.v:0$208'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$./verilog/data_mem.v:60$207'.
  Set init value: \state = 0
Found init rule in `\branch_predictor.$proc$./verilog/branch_predictor.v:0$61'.
  Set init value: \s = 2'00
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\ALUControl.$proc$./verilog/alu_control.v:0$36'.
  Set init value: \ALUCtl = 7'0000000
Found init rule in `\alu.$proc$./verilog/alu.v:0$34'.
  Set init value: \ALUOut = 0
  Set init value: \Branch_Enable = 1'0

20.5. Executing PROC_ARST pass (detect async resets in processes).

20.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\regfile.$proc$./verilog/register_file.v:95$262'.
     1/3: $0$memwr$\regfile$./verilog/register_file.v:97$261_EN[31:0]$265
     2/3: $0$memwr$\regfile$./verilog/register_file.v:97$261_DATA[31:0]$264
     3/3: $0$memwr$\regfile$./verilog/register_file.v:97$261_ADDR[4:0]$263
Creating decoders for process `\program_counter.$proc$./verilog/program_counter.v:0$259'.
Creating decoders for process `\program_counter.$proc$./verilog/program_counter.v:65$258'.
Creating decoders for process `\mem_wb.$proc$./verilog/pipeline_registers.v:0$257'.
Creating decoders for process `\mem_wb.$proc$./verilog/pipeline_registers.v:145$256'.
Creating decoders for process `\ex_mem.$proc$./verilog/pipeline_registers.v:0$255'.
Creating decoders for process `\ex_mem.$proc$./verilog/pipeline_registers.v:118$254'.
Creating decoders for process `\id_ex.$proc$./verilog/pipeline_registers.v:0$253'.
Creating decoders for process `\id_ex.$proc$./verilog/pipeline_registers.v:91$252'.
Creating decoders for process `\if_id.$proc$./verilog/pipeline_registers.v:0$251'.
Creating decoders for process `\if_id.$proc$./verilog/pipeline_registers.v:64$250'.
Creating decoders for process `\imm_gen.$proc$./verilog/imm_gen.v:0$244'.
Creating decoders for process `\imm_gen.$proc$./verilog/imm_gen.v:54$243'.
     1/1: $1\imm[31:0]
Creating decoders for process `\data_mem.$proc$./verilog/data_mem.v:0$208'.
Creating decoders for process `\data_mem.$proc$./verilog/data_mem.v:60$207'.
Creating decoders for process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
     1/12: $0$memwr$\data_block$./verilog/data_mem.v:283$125_EN[31:0]$197
     2/12: $0$memwr$\data_block$./verilog/data_mem.v:283$125_DATA[31:0]$196
     3/12: $0$memwr$\data_block$./verilog/data_mem.v:283$125_ADDR[31:0]$195
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$./verilog/data_mem.v:231$190'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\sign_mask_gen.$proc$./verilog/dataMem_mask_gen.v:58$123'.
     1/1: $1\mask[2:0]
Creating decoders for process `\branch_predictor.$proc$./verilog/branch_predictor.v:0$61'.
Creating decoders for process `\branch_predictor.$proc$./verilog/branch_predictor.v:101$46'.
     1/2: $0\s[1:0] [1]
     2/2: $0\s[1:0] [0]
Creating decoders for process `\branch_predictor.$proc$./verilog/branch_predictor.v:92$45'.
Creating decoders for process `\ALUControl.$proc$./verilog/alu_control.v:0$36'.
Creating decoders for process `\ALUControl.$proc$./verilog/alu_control.v:82$35'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]
Creating decoders for process `\alu.$proc$./verilog/alu.v:0$34'.
Creating decoders for process `\alu.$proc$./verilog/alu.v:147$26'.
     1/1: $1\Branch_Enable[0:0]
Creating decoders for process `\alu.$proc$./verilog/alu.v:78$12'.
     1/1: $1\ALUOut[31:0]
Creating decoders for process `\csr_file.$proc$./verilog/CSR.v:57$5'.
     1/3: $0$memwr$\csr_file$./verilog/CSR.v:59$4_EN[31:0]$8
     2/3: $0$memwr$\csr_file$./verilog/CSR.v:59$4_DATA[31:0]$7
     3/3: $0$memwr$\csr_file$./verilog/CSR.v:59$4_ADDR[11:0]$6
Creating decoders for process `\top.$proc$toplevel.v:52$3'.
Creating decoders for process `\top.$proc$toplevel.v:51$2'.

20.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$./verilog/imm_gen.v:54$243'.
No latch inferred for signal `\sign_mask_gen.\mask' from process `\sign_mask_gen.$proc$./verilog/dataMem_mask_gen.v:58$123'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$./verilog/alu_control.v:82$35'.
No latch inferred for signal `\alu.\Branch_Enable' from process `\alu.$proc$./verilog/alu.v:147$26'.
No latch inferred for signal `\alu.\ALUOut' from process `\alu.$proc$./verilog/alu.v:78$12'.
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$3'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$2'.

20.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$516' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$517' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$518' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$519' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$520' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$521' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$522' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$./verilog/register_file.v:97$261_ADDR' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$523' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$./verilog/register_file.v:97$261_DATA' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$524' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$./verilog/register_file.v:97$261_EN' using process `\regfile.$proc$./verilog/register_file.v:95$262'.
  created $dff cell `$procdff$525' with positive edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$./verilog/program_counter.v:65$258'.
  created $dff cell `$procdff$526' with positive edge clock.
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$./verilog/pipeline_registers.v:145$256'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$./verilog/pipeline_registers.v:118$254'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$./verilog/pipeline_registers.v:91$252'.
  created $dff cell `$procdff$529' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$./verilog/pipeline_registers.v:64$250'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$./verilog/data_mem.v:283$125_ADDR' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$./verilog/data_mem.v:283$125_DATA' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$./verilog/data_mem.v:283$125_EN' using process `\data_mem.$proc$./verilog/data_mem.v:240$194'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$./verilog/data_mem.v:231$190'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\branch_predictor.\s' using process `\branch_predictor.$proc$./verilog/branch_predictor.v:101$46'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$./verilog/branch_predictor.v:92$45'.
  created $dff cell `$procdff$545' with negative edge clock.
Creating register for signal `\csr_file.\rdVal_CSR' using process `\csr_file.$proc$./verilog/CSR.v:57$5'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$./verilog/CSR.v:59$4_ADDR' using process `\csr_file.$proc$./verilog/CSR.v:57$5'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$./verilog/CSR.v:59$4_DATA' using process `\csr_file.$proc$./verilog/CSR.v:57$5'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$./verilog/CSR.v:59$4_EN' using process `\csr_file.$proc$./verilog/CSR.v:57$5'.
  created $dff cell `$procdff$549' with positive edge clock.

20.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\regfile.$proc$./verilog/register_file.v:95$262'.
Removing empty process `regfile.$proc$./verilog/register_file.v:95$262'.
Removing empty process `program_counter.$proc$./verilog/program_counter.v:0$259'.
Removing empty process `program_counter.$proc$./verilog/program_counter.v:65$258'.
Removing empty process `mem_wb.$proc$./verilog/pipeline_registers.v:0$257'.
Removing empty process `mem_wb.$proc$./verilog/pipeline_registers.v:145$256'.
Removing empty process `ex_mem.$proc$./verilog/pipeline_registers.v:0$255'.
Removing empty process `ex_mem.$proc$./verilog/pipeline_registers.v:118$254'.
Removing empty process `id_ex.$proc$./verilog/pipeline_registers.v:0$253'.
Removing empty process `id_ex.$proc$./verilog/pipeline_registers.v:91$252'.
Removing empty process `if_id.$proc$./verilog/pipeline_registers.v:0$251'.
Removing empty process `if_id.$proc$./verilog/pipeline_registers.v:64$250'.
Removing empty process `imm_gen.$proc$./verilog/imm_gen.v:0$244'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$./verilog/imm_gen.v:54$243'.
Removing empty process `imm_gen.$proc$./verilog/imm_gen.v:54$243'.
Removing empty process `data_mem.$proc$./verilog/data_mem.v:0$208'.
Removing empty process `data_mem.$proc$./verilog/data_mem.v:60$207'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$./verilog/data_mem.v:240$194'.
Removing empty process `data_mem.$proc$./verilog/data_mem.v:240$194'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$./verilog/data_mem.v:231$190'.
Removing empty process `data_mem.$proc$./verilog/data_mem.v:231$190'.
Found and cleaned up 1 empty switch in `\sign_mask_gen.$proc$./verilog/dataMem_mask_gen.v:58$123'.
Removing empty process `sign_mask_gen.$proc$./verilog/dataMem_mask_gen.v:58$123'.
Removing empty process `branch_predictor.$proc$./verilog/branch_predictor.v:0$61'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$./verilog/branch_predictor.v:101$46'.
Removing empty process `branch_predictor.$proc$./verilog/branch_predictor.v:101$46'.
Removing empty process `branch_predictor.$proc$./verilog/branch_predictor.v:92$45'.
Removing empty process `ALUControl.$proc$./verilog/alu_control.v:0$36'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$./verilog/alu_control.v:82$35'.
Removing empty process `ALUControl.$proc$./verilog/alu_control.v:82$35'.
Removing empty process `alu.$proc$./verilog/alu.v:0$34'.
Found and cleaned up 1 empty switch in `\alu.$proc$./verilog/alu.v:147$26'.
Removing empty process `alu.$proc$./verilog/alu.v:147$26'.
Found and cleaned up 1 empty switch in `\alu.$proc$./verilog/alu.v:78$12'.
Removing empty process `alu.$proc$./verilog/alu.v:78$12'.
Found and cleaned up 1 empty switch in `\csr_file.$proc$./verilog/CSR.v:57$5'.
Removing empty process `csr_file.$proc$./verilog/CSR.v:57$5'.
Removing empty process `top.$proc$toplevel.v:52$3'.
Removing empty process `top.$proc$toplevel.v:51$2'.
Cleaned up 22 empty switches.

21. Executing FLATTEN pass (flatten design).
Using template instruction_memory for cells of type instruction_memory.
Using template data_mem for cells of type data_mem.
Using template cpu for cells of type cpu.
Using template mux2to1 for cells of type mux2to1.
Using template mem_wb for cells of type mem_wb.
Using template branch_decision for cells of type branch_decision.
Using template control for cells of type control.
Using template adder for cells of type adder.
Using template program_counter for cells of type program_counter.
Using template if_id for cells of type if_id.
Using template imm_gen for cells of type imm_gen.
Using template branch_predictor for cells of type branch_predictor.
Using template csr_file for cells of type csr_file.
Using template regfile for cells of type regfile.
Using template sign_mask_gen for cells of type sign_mask_gen.
Using template ALUControl for cells of type ALUControl.
Using template id_ex for cells of type id_ex.
Using template ForwardingUnit for cells of type ForwardingUnit.
Using template alu for cells of type alu.
Using template ex_mem for cells of type ex_mem.
<suppressed ~44 debug messages>
No more expansions possible.
Deleting now unused module regfile.
Deleting now unused module program_counter.
Deleting now unused module mem_wb.
Deleting now unused module ex_mem.
Deleting now unused module id_ex.
Deleting now unused module if_id.
Deleting now unused module mux2to1.
Deleting now unused module instruction_memory.
Deleting now unused module imm_gen.
Deleting now unused module ForwardingUnit.
Deleting now unused module data_mem.
Deleting now unused module sign_mask_gen.
Deleting now unused module cpu.
Deleting now unused module control.
Deleting now unused module branch_predictor.
Deleting now unused module branch_decision.
Deleting now unused module ALUControl.
Deleting now unused module alu.
Deleting now unused module adder.
Deleting now unused module csr_file.

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~50 debug messages>

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~282 debug messages>
Removed a total of 94 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$446.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$460.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$476.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$435.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$371.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$380.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$382.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$396.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$398.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$411.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$419.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$421.
Removed 12 multiplexer ports.
<suppressed ~48 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$442: $auto$opt_reduce.cc:134:opt_mux$551
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$479: { $auto$opt_reduce.cc:134:opt_mux$553 $techmap\processor.alu_control.$procmux$477_CMP $techmap\processor.alu_control.$procmux$461_CMP $techmap\processor.alu_control.$procmux$447_CMP $techmap\processor.alu_control.$procmux$422_CMP $techmap\processor.alu_control.$procmux$383_CMP $techmap\processor.alu_control.$procmux$372_CMP }
    Consolidated identical input bits for $mux cell $techmap\processor.register_files.$procmux$284:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\processor.register_files.$procmux$284_Y
      New ports: A=1'0, B=1'1, Y=$techmap\processor.register_files.$procmux$284_Y [0]
      New connections: $techmap\processor.register_files.$procmux$284_Y [31:1] = { $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] $techmap\processor.register_files.$procmux$284_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\processor.ControlAndStatus_registers.$procmux$510:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\processor.ControlAndStatus_registers.$procmux$510_Y
      New ports: A=1'0, B=1'1, Y=$techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0]
      New connections: $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [31:1] = { $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$510_Y [0] }
    New ctrl vector for $pmux cell $techmap\processor.immediate_generator.$procmux$291: { $techmap\processor.immediate_generator.$procmux$297_CMP $techmap\processor.immediate_generator.$procmux$296_CMP $auto$opt_reduce.cc:134:opt_mux$555 $techmap\processor.immediate_generator.$procmux$293_CMP $techmap\processor.immediate_generator.$procmux$292_CMP }
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$454: $auto$opt_reduce.cc:134:opt_mux$557
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$402: { $techmap\processor.alu_control.$procmux$397_CMP $techmap\processor.alu_control.$procmux$409_CMP $auto$opt_reduce.cc:134:opt_mux$559 $techmap\processor.alu_control.$procmux$406_CMP $techmap\processor.alu_control.$procmux$381_CMP $techmap\processor.alu_control.$procmux$404_CMP $techmap\processor.alu_control.$procmux$403_CMP }
    New ctrl vector for $pmux cell $techmap\processor.alu_main.$procmux$497: { $techmap\processor.alu_main.$procmux$509_CMP $techmap\processor.alu_main.$procmux$507_CMP $techmap\processor.alu_main.$procmux$506_CMP $techmap\processor.alu_main.$procmux$505_CMP $techmap\processor.alu_main.$procmux$504_CMP $techmap\processor.alu_main.$procmux$503_CMP $techmap\processor.alu_main.$procmux$502_CMP $techmap\processor.alu_main.$procmux$501_CMP $techmap\processor.alu_main.$procmux$500_CMP $auto$opt_reduce.cc:134:opt_mux$561 $techmap\processor.alu_main.$procmux$498_CMP }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$procmux$298:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\data_mem_inst.$procmux$298_Y
      New ports: A=1'0, B=1'1, Y=$techmap\data_mem_inst.$procmux$298_Y [0]
      New connections: $techmap\data_mem_inst.$procmux$298_Y [31:1] = { $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] $techmap\data_mem_inst.$procmux$298_Y [0] }
    New ctrl vector for $pmux cell $techmap\data_mem_inst.$procmux$333: { $techmap\data_mem_inst.$procmux$308_CMP $techmap\data_mem_inst.$procmux$332_CMP $auto$opt_reduce.cc:134:opt_mux$563 }
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$426: { $techmap\processor.alu_control.$procmux$397_CMP $auto$opt_reduce.cc:134:opt_mux$565 $techmap\processor.alu_control.$procmux$406_CMP $techmap\processor.alu_control.$procmux$404_CMP $techmap\processor.alu_control.$procmux$403_CMP $techmap\processor.alu_control.$procmux$409_CMP $techmap\processor.alu_control.$procmux$381_CMP }
    New ctrl vector for $pmux cell $techmap\data_mem_inst.$procmux$345: { $techmap\data_mem_inst.$procmux$308_CMP $auto$opt_reduce.cc:134:opt_mux$567 }
  Optimizing cells in module \top.
Performed a total of 12 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

22.6. Executing OPT_RMDFF pass (remove dff with constant values).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 300 unused wires.
<suppressed ~1 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

22.13. Executing OPT_RMDFF pass (remove dff with constant values).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

22.16. Finished OPT passes. (There is nothing left to do.)

23. Executing SYNTH_ICE40 pass.

23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

23.2. Executing HIERARCHY pass (managing design hierarchy).

23.2.1. Analyzing design hierarchy..
Top module:  \top

23.2.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

23.3. Executing PROC pass (convert processes to netlists).

23.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

23.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

23.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

23.3.4. Executing PROC_INIT pass (extract init attributes).

23.3.5. Executing PROC_ARST pass (detect async resets in processes).

23.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

23.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

23.3.8. Executing PROC_DFF pass (convert process syncs to FFs).

23.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

23.4. Executing FLATTEN pass (flatten design).
No more expansions possible.

23.5. Executing TRIBUF pass.

23.6. Executing DEMINOUT pass (demote inout ports to input or output).

23.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

23.10. Executing OPT pass (performing simple optimizations).

23.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~49 debug messages>

23.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

23.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

23.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.10.9. Finished OPT passes. (There is nothing left to do.)

23.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory read port top.$techmap\data_mem_inst.$memrd$\data_block$./verilog/data_mem.v:261$201 (data_mem_inst.data_block).
Removed top 22 address bits (of 32) from memory write port top.$techmap\data_mem_inst.$memwr$\data_block$./verilog/data_mem.v:0$206 (data_mem_inst.data_block).
Removed top 20 address bits (of 32) from memory init port top.$techmap\inst_mem.$meminit$\instruction_memory$./verilog/instruction_mem.v:0$247 (inst_mem.instruction_memory).
Removed top 20 address bits (of 32) from memory read port top.$techmap\inst_mem.$memrd$\instruction_memory$./verilog/instruction_mem.v:77$245 (inst_mem.instruction_memory).
Removed top 2 address bits (of 12) from memory read port top.$techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$./verilog/CSR.v:61$9 (processor.ControlAndStatus_registers.csr_file).
Removed top 2 address bits (of 12) from memory write port top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$./verilog/CSR.v:0$10 (processor.ControlAndStatus_registers.csr_file).
Removed top 27 address bits (of 32) from memory init port top.$techmap\processor.register_files.$meminit$\regfile$./verilog/register_file.v:0$281 (processor.register_files.regfile).
Removed top 31 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$542 ($dff).
Removed top 22 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$540 ($dff).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$335_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$332_CMP0 ($eq).
Removed cell top.$techmap\data_mem_inst.$procmux$302 ($mux).
Removed cell top.$techmap\data_mem_inst.$procmux$300 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$299_CMP0 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$sub$./verilog/data_mem.v:261$202 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\data_mem_inst.$sub$./verilog/data_mem.v:261$202 ($sub).
Removed top 12 bits (of 13) from port B of cell top.$techmap\data_mem_inst.$sub$./verilog/data_mem.v:261$202 ($sub).
Removed top 18 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$eq$./verilog/data_mem.v:232$192 ($eq).
Removed top 29 bits (of 32) from port A of cell top.$techmap\processor.pc_adder.$add$./verilog/adder.v:53$11 ($add).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$296_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$295_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$294_CMP0 ($eq).
Removed top 1 bits (of 32) from mux cell top.$techmap\processor.immediate_generator.$procmux$291 ($pmux).
Removed top 21 bits (of 32) from mux cell top.$techmap\processor.cont_mux.$ternary$./verilog/mux2to1.v:50$249 ($mux).
Removed top 27 bits (of 32) from mux cell top.$techmap\processor.RegB_AddrFwdFlush_mux.$ternary$./verilog/mux2to1.v:50$249 ($mux).
Removed top 27 bits (of 32) from mux cell top.$techmap\processor.RegA_AddrFwdFlush_mux.$ternary$./verilog/mux2to1.v:50$249 ($mux).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.ControlAndStatus_registers.$procdff$549 ($dff).
Removed top 2 bits (of 12) from FF cell top.$techmap\processor.ControlAndStatus_registers.$procdff$547 ($dff).
Removed cell top.$techmap\processor.ControlAndStatus_registers.$procmux$514 ($mux).
Removed cell top.$techmap\processor.ControlAndStatus_registers.$procmux$512 ($mux).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$525 ($dff).
Removed top 27 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$520 ($dff).
Removed cell top.$techmap\processor.register_files.$procmux$288 ($mux).
Removed cell top.$techmap\processor.register_files.$procmux$286 ($mux).
Removed top 27 bits (of 32) from port A of cell top.$techmap\processor.register_files.$eq$./verilog/register_file.v:109$276 ($eq).
Removed top 27 bits (of 32) from port A of cell top.$techmap\processor.register_files.$eq$./verilog/register_file.v:108$271 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$487_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$486_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$461_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$454 ($mux).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$447_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$442 ($mux).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$422_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$409_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$408_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$407_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$393 ($pmux).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$383_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$377 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\processor.alu_control.$procmux$370_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$367 ($pmux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$508_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$507_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$506_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$505_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$504_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$503_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$502_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$495_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$494_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$493_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\processor.alu_main.$ternary$./verilog/alu.v:103$18 ($mux).
Removed top 23 bits (of 32) from mux cell top.$techmap\processor.ex_cont_mux.$ternary$./verilog/mux2to1.v:50$249 ($mux).
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$0$memwr$\data_block$./verilog/data_mem.v:283$125_ADDR[31:0]$195.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$memwr$\data_block$./verilog/data_mem.v:283$125_ADDR.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$sub$./verilog/data_mem.v:261$202_Y.
Removed top 2 bits (of 12) from wire top.$techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$./verilog/CSR.v:59$4_ADDR[11:0]$6.
Removed top 2 bits (of 12) from wire top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$./verilog/CSR.v:59$4_ADDR.
Removed top 1 bits (of 32) from wire top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$./verilog/CSR.v:59$4_DATA.
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$3\ALUCtl[6:0].
Removed top 5 bits (of 7) from wire top.$techmap\processor.alu_control.$4\ALUCtl[6:0].
Removed top 2 bits (of 7) from wire top.$techmap\processor.alu_control.$5\ALUCtl[6:0].
Removed top 2 bits (of 7) from wire top.$techmap\processor.alu_control.$7\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$8\ALUCtl[6:0].
Removed top 31 bits (of 32) from wire top.$techmap\processor.alu_main.$ternary$./verilog/alu.v:103$18_Y.
Removed top 27 bits (of 32) from wire top.processor.RegA_AddrFwdFlush_mux.input0.
Removed top 27 bits (of 32) from wire top.processor.RegA_AddrFwdFlush_mux.out.
Removed top 27 bits (of 32) from wire top.processor.RegA_mux.input1.
Removed top 27 bits (of 32) from wire top.processor.RegB_AddrFwdFlush_mux.input0.
Removed top 27 bits (of 32) from wire top.processor.RegB_AddrFwdFlush_mux.out.
Removed top 1 bits (of 32) from wire top.processor.branch_predictor_FSM.branch_addr.
Removed top 21 bits (of 32) from wire top.processor.cont_mux.input0.
Removed top 21 bits (of 32) from wire top.processor.cont_mux.out.
Removed top 23 bits (of 32) from wire top.processor.ex_cont_mux.input0.
Removed top 23 bits (of 32) from wire top.processor.ex_cont_mux.out.
Removed top 1 bits (of 155) from wire top.processor.ex_mem_reg.data_in.
Removed top 4 bits (of 12) from wire top.processor.forwarding_unit.EX_CSRR_Addr.
Removed top 4 bits (of 178) from wire top.processor.id_ex_out.
Removed top 27 bits (of 32) from wire top.processor.register_files.wrAddr_buf.

23.12. Executing PEEPOPT pass (run peephole optimizers).

23.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

23.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\processor.alu_main.$sshr$./verilog/alu.v:113$20 ($sshr):
    Found 3 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$494_CMP $techmap\processor.alu_main.$procmux$495_CMP $techmap\processor.alu_main.$procmux$503_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shr$./verilog/alu.v:108$19 ($shr):
    Found 3 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$494_CMP $techmap\processor.alu_main.$procmux$495_CMP $techmap\processor.alu_main.$procmux$504_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shl$./verilog/alu.v:118$21 ($shl):
    Found 3 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$494_CMP $techmap\processor.alu_main.$procmux$495_CMP $techmap\processor.alu_main.$procmux$502_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\inst_mem.$memrd$\instruction_memory$./verilog/instruction_mem.v:77$245 ($memrd):
    Found 1 activation_patterns using ctrl signal \processor.inst_mux.select.
    No candidates found.
  Analyzing resource sharing options for $techmap\data_mem_inst.$memrd$\data_block$./verilog/data_mem.v:261$201 ($memrd):
    Found 1 activation_patterns using ctrl signal $techmap\data_mem_inst.$procmux$332_CMP.
    No candidates found.

23.15. Executing TECHMAP pass (map to technology primitives).

23.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

23.15.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~108 debug messages>

23.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

23.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

23.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $techmap\processor.addr_adder.$add$./verilog/adder.v:53$11 ($add).
  creating $macc model for $techmap\processor.alu_main.$add$./verilog/alu.v:93$15 ($add).
  creating $macc model for $techmap\processor.alu_main.$sub$./verilog/alu.v:98$16 ($sub).
  creating $macc model for $techmap\processor.branch_predictor_FSM.$add$./verilog/branch_predictor.v:108$59 ($add).
  creating $macc model for $techmap\processor.pc_adder.$add$./verilog/adder.v:53$11 ($add).
  creating $alu model for $macc $techmap\processor.pc_adder.$add$./verilog/adder.v:53$11.
  creating $alu model for $macc $techmap\processor.branch_predictor_FSM.$add$./verilog/branch_predictor.v:108$59.
  creating $alu model for $macc $techmap\processor.alu_main.$sub$./verilog/alu.v:98$16.
  creating $alu model for $macc $techmap\processor.alu_main.$add$./verilog/alu.v:93$15.
  creating $alu model for $macc $techmap\processor.addr_adder.$add$./verilog/adder.v:53$11.
  creating $alu model for $techmap\processor.alu_main.$ge$./verilog/alu.v:152$31 ($ge): new $alu
  creating $alu model for $techmap\processor.alu_main.$ge$./verilog/alu.v:154$33 ($ge): merged with $techmap\processor.alu_main.$sub$./verilog/alu.v:98$16.
  creating $alu model for $techmap\processor.alu_main.$lt$./verilog/alu.v:103$17 ($lt): merged with $techmap\processor.alu_main.$ge$./verilog/alu.v:152$31.
  creating $alu model for $techmap\processor.alu_main.$lt$./verilog/alu.v:153$32 ($lt): merged with $techmap\processor.alu_main.$sub$./verilog/alu.v:98$16.
  creating $alu cell for $techmap\processor.addr_adder.$add$./verilog/adder.v:53$11: $auto$alumacc.cc:485:replace_alu$936
  creating $alu cell for $techmap\processor.alu_main.$ge$./verilog/alu.v:152$31, $techmap\processor.alu_main.$lt$./verilog/alu.v:103$17: $auto$alumacc.cc:485:replace_alu$939
  creating $alu cell for $techmap\processor.alu_main.$add$./verilog/alu.v:93$15: $auto$alumacc.cc:485:replace_alu$954
  creating $alu cell for $techmap\processor.alu_main.$sub$./verilog/alu.v:98$16, $techmap\processor.alu_main.$ge$./verilog/alu.v:154$33, $techmap\processor.alu_main.$lt$./verilog/alu.v:153$32: $auto$alumacc.cc:485:replace_alu$957
  creating $alu cell for $techmap\processor.branch_predictor_FSM.$add$./verilog/branch_predictor.v:108$59: $auto$alumacc.cc:485:replace_alu$970
  creating $alu cell for $techmap\processor.pc_adder.$add$./verilog/adder.v:53$11: $auto$alumacc.cc:485:replace_alu$973
  created 6 $alu and 0 $macc cells.

23.19. Executing OPT pass (performing simple optimizations).

23.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

23.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

23.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

23.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

23.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

23.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.19.9. Rerunning OPT passes. (Maybe there is more to do..)

23.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

23.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

23.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

23.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.19.16. Finished OPT passes. (There is nothing left to do.)

23.20. Executing FSM pass (extract and optimize FSM).

23.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.data_mem_inst.state as FSM state register:
    Register has an initialization value.

23.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

23.21. Executing OPT pass (performing simple optimizations).

23.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

23.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.21.5. Finished fast OPT passes.

23.22. Executing MEMORY pass.

23.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

23.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\data_mem_inst.$memwr$\data_block$./verilog/data_mem.v:0$206' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$./verilog/CSR.v:0$10' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.register_files.$memwr$\regfile$./verilog/register_file.v:0$282' in module `\top': merged $dff to cell.
Checking cell `$techmap\data_mem_inst.$memrd$\data_block$./verilog/data_mem.v:261$201' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\inst_mem.$memrd$\instruction_memory$./verilog/instruction_mem.v:77$245' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$./verilog/CSR.v:61$9' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$./verilog/register_file.v:104$269' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$./verilog/register_file.v:105$270' in module `\top': merged data $dff to cell.

23.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 13 unused cells and 17 unused wires.
<suppressed ~14 debug messages>

23.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

23.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\data_mem_inst.data_block' in module `\top':
  $techmap\data_mem_inst.$memwr$\data_block$./verilog/data_mem.v:0$206 ($memwr)
  $techmap\data_mem_inst.$memrd$\data_block$./verilog/data_mem.v:261$201 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\inst_mem.instruction_memory' in module `\top':
  $techmap\inst_mem.$meminit$\instruction_memory$./verilog/instruction_mem.v:0$247 ($meminit)
  $techmap\inst_mem.$memrd$\instruction_memory$./verilog/instruction_mem.v:77$245 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.ControlAndStatus_registers.csr_file' in module `\top':
  $techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$./verilog/CSR.v:0$10 ($memwr)
  $techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$./verilog/CSR.v:61$9 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.register_files.regfile' in module `\top':
  $techmap\processor.register_files.$meminit$\regfile$./verilog/register_file.v:0$281 ($meminit)
  $techmap\processor.register_files.$memwr$\regfile$./verilog/register_file.v:0$282 ($memwr)
  $techmap\processor.register_files.$memrd$\regfile$./verilog/register_file.v:105$270 ($memrd)
  $techmap\processor.register_files.$memrd$\regfile$./verilog/register_file.v:104$269 ($memrd)

23.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.data_mem_inst.data_block:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_inst.data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_mem_inst.data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_mem_inst.data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_mem_inst.data_block.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_mem_inst.data_block.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_mem_inst.data_block.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_mem_inst.data_block.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_mem_inst.data_block.7.0.0
Processing top.inst_mem.instruction_memory:
  Properties: ports=1 bits=131072 rports=1 wports=0 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing top.processor.ControlAndStatus_registers.csr_file:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: processor.ControlAndStatus_registers.csr_file.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: processor.ControlAndStatus_registers.csr_file.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: processor.ControlAndStatus_registers.csr_file.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: processor.ControlAndStatus_registers.csr_file.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: processor.ControlAndStatus_registers.csr_file.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: processor.ControlAndStatus_registers.csr_file.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: processor.ControlAndStatus_registers.csr_file.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: processor.ControlAndStatus_registers.csr_file.7.0.0
Processing top.processor.register_files.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: processor.register_files.regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: processor.register_files.regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: processor.register_files.regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: processor.register_files.regfile.1.0.1

23.25. Executing TECHMAP pass (map to technology primitives).

23.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

23.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=10\CFG_DBITS=4\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$e960588dacff89b8f882c5a0277b8c8d527c9965\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~170 debug messages>

23.26. Executing ICE40_BRAMINIT pass.

23.27. Executing OPT pass (performing simple optimizations).

23.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~148 debug messages>

23.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

23.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

23.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 491 unused wires.
<suppressed ~2 debug messages>

23.27.5. Finished fast OPT passes.

23.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \inst_mem.instruction_memory in module \top:
  created 4096 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.

23.29. Executing OPT pass (performing simple optimizations).

23.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

23.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [15:8] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:8] }, Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [31:9] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [7:0] } = { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] \data_mem_inst.word_buf [15:8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [7:0] }, B={ \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7:0] }, Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [7], Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [31:9] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [7:0] } = { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] \data_mem_inst.word_buf [7:0] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [31:24] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:24] }, Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [31:9] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [7:0] } = { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] \data_mem_inst.word_buf [31:24] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [23:16] }, B={ \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23:16] }, Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [23], Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [31:9] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [7:0] } = { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] \data_mem_inst.word_buf [23:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [31:16] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:16] }, Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [31:17] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [15:0] } = { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] \data_mem_inst.word_buf [31:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [15:0] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:0] }, Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [31:17] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [15:0] } = { $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] \data_mem_inst.word_buf [15:0] }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$377:
      Old ports: A=3'011, B=3'100, Y=$techmap\processor.alu_control.$6\ALUCtl[6:0] [2:0]
      New ports: A=2'01, B=2'10, Y={ $techmap\processor.alu_control.$6\ALUCtl[6:0] [2] $techmap\processor.alu_control.$6\ALUCtl[6:0] [0] }
      New connections: $techmap\processor.alu_control.$6\ALUCtl[6:0] [1] = $techmap\processor.alu_control.$6\ALUCtl[6:0] [0]
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$393:
      Old ports: A=3'010, B=3'110, Y=$auto$wreduce.cc:460:run$919 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:460:run$919 [2]
      New connections: $auto$wreduce.cc:460:run$919 [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$402:
      Old ports: A={ 4'0000 $auto$wreduce.cc:460:run$919 [2:0] }, B={ 25'0000101000011100010000000 $techmap\processor.alu_control.$6\ALUCtl[6:0] [2:0] 14'00000010000000 }, Y=$auto$wreduce.cc:460:run$918
      New ports: A={ 1'0 $auto$wreduce.cc:460:run$919 [2:0] }, B={ 13'0101011110000 $techmap\processor.alu_control.$6\ALUCtl[6:0] [2:0] 8'00010000 }, Y=$auto$wreduce.cc:460:run$918 [3:0]
      New connections: $auto$wreduce.cc:460:run$918 [6:4] = 3'000
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$426:
      Old ports: A=7'0000010, B={ 39'000011100010000000001000000000001010000 $techmap\processor.alu_control.$6\ALUCtl[6:0] [2:0] }, Y=$auto$wreduce.cc:460:run$917
      New ports: A=4'0010, B={ 21'011110000001000001010 $techmap\processor.alu_control.$6\ALUCtl[6:0] [2:0] }, Y=$auto$wreduce.cc:460:run$917 [3:0]
      New connections: $auto$wreduce.cc:460:run$917 [6:4] = 3'000
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$442:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$916 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$916 [0]
      New connections: $auto$wreduce.cc:460:run$916 [3:1] = { $auto$wreduce.cc:460:run$916 [0] $auto$wreduce.cc:460:run$916 [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$454:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$915 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$915 [0]
      New connections: $auto$wreduce.cc:460:run$915 [3:1] = { $auto$wreduce.cc:460:run$915 [0] $auto$wreduce.cc:460:run$915 [0] 1'1 }
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$469:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$techmap\processor.alu_control.$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $techmap\processor.alu_control.$2\ALUCtl[6:0] [6:4] $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] }
      New connections: $techmap\processor.alu_control.$2\ALUCtl[6:0] [3:1] = { $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] 2'11 }
    Consolidated identical input bits for $mux cell $techmap\processor.fence_mux.$ternary$./verilog/mux2to1.v:50$249:
      Old ports: A={ \processor.fence_mux.input0 [31:2] \processor.PC.outAddr [1:0] }, B=\processor.PC.outAddr, Y=\processor.branch_predictor_mux.input0
      New ports: A=\processor.fence_mux.input0 [31:2], B=\processor.PC.outAddr [31:2], Y=\processor.branch_predictor_mux.input0 [31:2]
      New connections: \processor.branch_predictor_mux.input0 [1:0] = \processor.PC.outAddr [1:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$175:
      Old ports: A=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y, B=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y, Y=\data_mem_inst.out1
      New ports: A={ $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$174_Y [8] \data_mem_inst.word_buf [7:0] }, B={ $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:204$172_Y [8] \data_mem_inst.word_buf [15:8] }, Y=\data_mem_inst.out1 [8:0]
      New connections: \data_mem_inst.out1 [31:9] = { \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$180:
      Old ports: A=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y, B=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y, Y=\data_mem_inst.out2
      New ports: A={ $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$179_Y [8] \data_mem_inst.word_buf [23:16] }, B={ $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:205$177_Y [8] \data_mem_inst.word_buf [31:24] }, Y=\data_mem_inst.out2 [8:0]
      New connections: \data_mem_inst.out2 [31:9] = { \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$185:
      Old ports: A=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y, B=$techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y, Y=\data_mem_inst.out3
      New ports: A={ $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$184_Y [16] \data_mem_inst.word_buf [15:0] }, B={ $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:206$182_Y [16] \data_mem_inst.word_buf [31:16] }, Y=\data_mem_inst.out3 [16:0]
      New connections: \data_mem_inst.out3 [31:17] = { \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$./verilog/data_mem.v:209$187:
      Old ports: A=\data_mem_inst.out1, B=\data_mem_inst.out2, Y=\data_mem_inst.out5
      New ports: A=\data_mem_inst.out1 [8:0], B=\data_mem_inst.out2 [8:0], Y=\data_mem_inst.out5 [8:0]
      New connections: \data_mem_inst.out5 [31:9] = { \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] }
  Optimizing cells in module \top.
Performed a total of 18 changes.

23.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

23.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\inst_mem.instruction_memory[4095]$9250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4094]$9248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4093]$9246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4092]$9244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4091]$9242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4090]$9240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4089]$9238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4088]$9236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4087]$9234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4086]$9232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4085]$9230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4084]$9228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4083]$9226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4082]$9224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4081]$9222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4080]$9220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4079]$9218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4078]$9216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4077]$9214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4076]$9212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4075]$9210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4074]$9208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4073]$9206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4072]$9204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4071]$9202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4070]$9200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4069]$9198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4068]$9196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4067]$9194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4066]$9192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4065]$9190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4064]$9188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4063]$9186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4062]$9184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4061]$9182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4060]$9180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4059]$9178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4058]$9176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4057]$9174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4056]$9172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4055]$9170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4054]$9168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4053]$9166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4052]$9164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4051]$9162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4050]$9160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4049]$9158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4048]$9156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4047]$9154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4046]$9152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4045]$9150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4044]$9148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4043]$9146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4042]$9144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4041]$9142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4040]$9140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4039]$9138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4038]$9136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4037]$9134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4036]$9132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4035]$9130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4034]$9128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4033]$9126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4032]$9124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4031]$9122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4030]$9120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4029]$9118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4028]$9116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4027]$9114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4026]$9112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4025]$9110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4024]$9108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4023]$9106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4022]$9104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4021]$9102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4020]$9100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4019]$9098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4018]$9096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4017]$9094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4016]$9092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4015]$9090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4014]$9088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4013]$9086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4012]$9084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4011]$9082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4010]$9080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4009]$9078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4008]$9076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4007]$9074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4006]$9072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4005]$9070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4004]$9068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4003]$9066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4002]$9064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4001]$9062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4000]$9060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3999]$9058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3998]$9056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3997]$9054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3996]$9052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3995]$9050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3994]$9048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3993]$9046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3992]$9044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3991]$9042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3990]$9040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3989]$9038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3988]$9036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3987]$9034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3986]$9032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3985]$9030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3984]$9028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3983]$9026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3982]$9024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3981]$9022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3980]$9020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3979]$9018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3978]$9016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3977]$9014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3976]$9012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3975]$9010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3974]$9008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3973]$9006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3972]$9004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3971]$9002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3970]$9000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3969]$8998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3968]$8996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3967]$8994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3966]$8992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3965]$8990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3964]$8988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3963]$8986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3962]$8984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3961]$8982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3960]$8980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3959]$8978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3958]$8976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3957]$8974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3956]$8972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3955]$8970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3954]$8968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3953]$8966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3952]$8964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3951]$8962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3950]$8960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3949]$8958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3948]$8956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3947]$8954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3946]$8952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3945]$8950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3944]$8948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3943]$8946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3942]$8944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3941]$8942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3940]$8940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3939]$8938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3938]$8936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3937]$8934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3936]$8932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3935]$8930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3934]$8928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3933]$8926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3932]$8924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3931]$8922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3930]$8920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3929]$8918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3928]$8916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3927]$8914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3926]$8912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3925]$8910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3924]$8908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3923]$8906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3922]$8904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3921]$8902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3920]$8900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3919]$8898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3918]$8896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3917]$8894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3916]$8892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3915]$8890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3914]$8888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3913]$8886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3912]$8884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3911]$8882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3910]$8880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3909]$8878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3908]$8876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3907]$8874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3906]$8872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3905]$8870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3904]$8868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3903]$8866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3902]$8864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3901]$8862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3900]$8860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3899]$8858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3898]$8856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3897]$8854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3896]$8852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3895]$8850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3894]$8848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3893]$8846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3892]$8844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3891]$8842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3890]$8840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3889]$8838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3888]$8836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3887]$8834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3886]$8832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3885]$8830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3884]$8828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3883]$8826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3882]$8824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3881]$8822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3880]$8820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3879]$8818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3878]$8816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3877]$8814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3876]$8812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3875]$8810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3874]$8808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3873]$8806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3872]$8804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3871]$8802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3870]$8800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3869]$8798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3868]$8796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3867]$8794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3866]$8792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3865]$8790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3864]$8788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3863]$8786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3862]$8784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3861]$8782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3860]$8780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3859]$8778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3858]$8776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3857]$8774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3856]$8772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3855]$8770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3854]$8768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3853]$8766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3852]$8764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3851]$8762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3850]$8760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3849]$8758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3848]$8756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3847]$8754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3846]$8752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3845]$8750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3844]$8748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3843]$8746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3842]$8744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3841]$8742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3840]$8740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3839]$8738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3838]$8736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3837]$8734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3836]$8732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3835]$8730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3834]$8728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3833]$8726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3832]$8724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3831]$8722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3830]$8720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3829]$8718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3828]$8716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3827]$8714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3826]$8712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3825]$8710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3824]$8708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3823]$8706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3822]$8704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3821]$8702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3820]$8700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3819]$8698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3818]$8696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3817]$8694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3816]$8692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3815]$8690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3814]$8688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3813]$8686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3812]$8684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3811]$8682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3810]$8680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3809]$8678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3808]$8676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3807]$8674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3806]$8672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3805]$8670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3804]$8668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3803]$8666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3802]$8664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3801]$8662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3800]$8660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3799]$8658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3798]$8656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3797]$8654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3796]$8652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3795]$8650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3794]$8648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3793]$8646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3792]$8644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3791]$8642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3790]$8640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3789]$8638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3788]$8636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3787]$8634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3786]$8632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3785]$8630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3784]$8628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3783]$8626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3782]$8624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3781]$8622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3780]$8620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3779]$8618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3778]$8616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3777]$8614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3776]$8612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3775]$8610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3774]$8608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3773]$8606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3772]$8604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3771]$8602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3770]$8600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3769]$8598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3768]$8596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3767]$8594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3766]$8592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3765]$8590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3764]$8588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3763]$8586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3762]$8584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3761]$8582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3760]$8580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3759]$8578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3758]$8576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3757]$8574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3756]$8572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3755]$8570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3754]$8568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3753]$8566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3752]$8564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3751]$8562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3750]$8560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3749]$8558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3748]$8556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3747]$8554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3746]$8552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3745]$8550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3744]$8548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3743]$8546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3742]$8544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3741]$8542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3740]$8540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3739]$8538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3738]$8536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3737]$8534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3736]$8532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3735]$8530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3734]$8528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3733]$8526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3732]$8524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3731]$8522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3730]$8520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3729]$8518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3728]$8516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3727]$8514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3726]$8512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3725]$8510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3724]$8508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3723]$8506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3722]$8504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3721]$8502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3720]$8500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3719]$8498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3718]$8496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3717]$8494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3716]$8492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3715]$8490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3714]$8488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3713]$8486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3712]$8484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3711]$8482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3710]$8480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3709]$8478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3708]$8476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3707]$8474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3706]$8472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3705]$8470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3704]$8468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3703]$8466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3702]$8464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3701]$8462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3700]$8460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3699]$8458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3698]$8456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3697]$8454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3696]$8452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3695]$8450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3694]$8448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3693]$8446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3692]$8444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3691]$8442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3690]$8440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3689]$8438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3688]$8436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3687]$8434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3686]$8432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3685]$8430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3684]$8428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3683]$8426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3682]$8424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3681]$8422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3680]$8420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3679]$8418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3678]$8416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3677]$8414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3676]$8412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3675]$8410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3674]$8408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3673]$8406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3672]$8404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3671]$8402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3670]$8400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3669]$8398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3668]$8396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3667]$8394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3666]$8392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3665]$8390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3664]$8388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3663]$8386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3662]$8384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3661]$8382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3660]$8380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3659]$8378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3658]$8376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3657]$8374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3656]$8372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3655]$8370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3654]$8368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3653]$8366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3652]$8364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3651]$8362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3650]$8360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3649]$8358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3648]$8356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3647]$8354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3646]$8352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3645]$8350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3644]$8348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3643]$8346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3642]$8344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3641]$8342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3640]$8340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3639]$8338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3638]$8336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3637]$8334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3636]$8332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3635]$8330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3634]$8328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3633]$8326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3632]$8324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3631]$8322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3630]$8320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3629]$8318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3628]$8316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3627]$8314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3626]$8312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3625]$8310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3624]$8308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3623]$8306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3622]$8304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3621]$8302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3620]$8300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3619]$8298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3618]$8296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3617]$8294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3616]$8292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3615]$8290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3614]$8288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3613]$8286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3612]$8284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3611]$8282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3610]$8280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3609]$8278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3608]$8276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3607]$8274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3606]$8272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3605]$8270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3604]$8268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3603]$8266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3602]$8264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3601]$8262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3600]$8260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3599]$8258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3598]$8256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3597]$8254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3596]$8252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3595]$8250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3594]$8248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3593]$8246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3592]$8244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3591]$8242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3590]$8240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3589]$8238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3588]$8236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3587]$8234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3586]$8232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3585]$8230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3584]$8228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3583]$8226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3582]$8224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3581]$8222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3580]$8220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3579]$8218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3578]$8216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3577]$8214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3576]$8212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3575]$8210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3574]$8208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3573]$8206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3572]$8204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3571]$8202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3570]$8200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3569]$8198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3568]$8196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3567]$8194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3566]$8192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3565]$8190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3564]$8188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3563]$8186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3562]$8184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3561]$8182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3560]$8180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3559]$8178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3558]$8176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3557]$8174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3556]$8172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3555]$8170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3554]$8168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3553]$8166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3552]$8164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3551]$8162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3550]$8160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3549]$8158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3548]$8156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3547]$8154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3546]$8152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3545]$8150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3544]$8148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3543]$8146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3542]$8144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3541]$8142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3540]$8140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3539]$8138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3538]$8136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3537]$8134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3536]$8132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3535]$8130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3534]$8128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3533]$8126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3532]$8124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3531]$8122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3530]$8120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3529]$8118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3528]$8116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3527]$8114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3526]$8112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3525]$8110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3524]$8108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3523]$8106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3522]$8104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3521]$8102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3520]$8100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3519]$8098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3518]$8096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3517]$8094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3516]$8092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3515]$8090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3514]$8088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3513]$8086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3512]$8084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3511]$8082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3510]$8080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3509]$8078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3508]$8076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3507]$8074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3506]$8072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3505]$8070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3504]$8068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3503]$8066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3502]$8064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3501]$8062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3500]$8060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3499]$8058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3498]$8056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3497]$8054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3496]$8052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3495]$8050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3494]$8048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3493]$8046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3492]$8044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3491]$8042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3490]$8040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3489]$8038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3488]$8036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3487]$8034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3486]$8032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3485]$8030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3484]$8028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3483]$8026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3482]$8024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3481]$8022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3480]$8020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3479]$8018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3478]$8016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3477]$8014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3476]$8012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3475]$8010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3474]$8008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3473]$8006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3472]$8004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3471]$8002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3470]$8000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3469]$7998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3468]$7996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3467]$7994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3466]$7992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3465]$7990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3464]$7988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3463]$7986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3462]$7984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3461]$7982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3460]$7980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3459]$7978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3458]$7976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3457]$7974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3456]$7972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3455]$7970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3454]$7968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3453]$7966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3452]$7964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3451]$7962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3450]$7960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3449]$7958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3448]$7956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3447]$7954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3446]$7952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3445]$7950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3444]$7948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3443]$7946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3442]$7944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3441]$7942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3440]$7940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3439]$7938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3438]$7936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3437]$7934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3436]$7932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3435]$7930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3434]$7928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3433]$7926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3432]$7924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3431]$7922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3430]$7920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3429]$7918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3428]$7916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3427]$7914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3426]$7912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3425]$7910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3424]$7908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3423]$7906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3422]$7904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3421]$7902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3420]$7900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3419]$7898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3418]$7896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3417]$7894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3416]$7892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3415]$7890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3414]$7888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3413]$7886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3412]$7884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3411]$7882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3410]$7880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3409]$7878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3408]$7876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3407]$7874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3406]$7872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3405]$7870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3404]$7868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3403]$7866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3402]$7864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3401]$7862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3400]$7860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3399]$7858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3398]$7856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3397]$7854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3396]$7852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3395]$7850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3394]$7848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3393]$7846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3392]$7844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3391]$7842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3390]$7840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3389]$7838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3388]$7836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3387]$7834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3386]$7832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3385]$7830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3384]$7828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3383]$7826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3382]$7824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3381]$7822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3380]$7820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3379]$7818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3378]$7816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3377]$7814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3376]$7812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3375]$7810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3374]$7808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3373]$7806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3372]$7804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3371]$7802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3370]$7800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3369]$7798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3368]$7796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3367]$7794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3366]$7792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3365]$7790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3364]$7788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3363]$7786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3362]$7784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3361]$7782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3360]$7780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3359]$7778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3358]$7776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3357]$7774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3356]$7772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3355]$7770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3354]$7768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3353]$7766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3352]$7764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3351]$7762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3350]$7760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3349]$7758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3348]$7756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3347]$7754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3346]$7752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3345]$7750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3344]$7748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3343]$7746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3342]$7744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3341]$7742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3340]$7740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3339]$7738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3338]$7736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3337]$7734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3336]$7732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3335]$7730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3334]$7728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3333]$7726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3332]$7724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3331]$7722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3330]$7720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3329]$7718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3328]$7716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3327]$7714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3326]$7712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3325]$7710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3324]$7708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3323]$7706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3322]$7704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3321]$7702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3320]$7700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3319]$7698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3318]$7696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3317]$7694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3316]$7692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3315]$7690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3314]$7688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3313]$7686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3312]$7684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3311]$7682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3310]$7680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3309]$7678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3308]$7676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3307]$7674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3306]$7672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3305]$7670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3304]$7668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3303]$7666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3302]$7664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3301]$7662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3300]$7660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3299]$7658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3298]$7656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3297]$7654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3296]$7652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3295]$7650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3294]$7648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3293]$7646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3292]$7644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3291]$7642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3290]$7640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3289]$7638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3288]$7636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3287]$7634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3286]$7632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3285]$7630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3284]$7628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3283]$7626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3282]$7624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3281]$7622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3280]$7620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3279]$7618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3278]$7616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3277]$7614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3276]$7612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3275]$7610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3274]$7608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3273]$7606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3272]$7604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3271]$7602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3270]$7600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3269]$7598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3268]$7596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3267]$7594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3266]$7592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3265]$7590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3264]$7588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3263]$7586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3262]$7584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3261]$7582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3260]$7580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3259]$7578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3258]$7576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3257]$7574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3256]$7572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3255]$7570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3254]$7568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3253]$7566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3252]$7564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3251]$7562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3250]$7560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3249]$7558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3248]$7556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3247]$7554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3246]$7552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3245]$7550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3244]$7548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3243]$7546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3242]$7544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3241]$7542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3240]$7540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3239]$7538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3238]$7536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3237]$7534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3236]$7532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3235]$7530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3234]$7528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3233]$7526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3232]$7524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3231]$7522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3230]$7520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3229]$7518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3228]$7516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3227]$7514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3226]$7512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3225]$7510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3224]$7508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3223]$7506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3222]$7504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3221]$7502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3220]$7500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3219]$7498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3218]$7496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3217]$7494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3216]$7492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3215]$7490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3214]$7488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3213]$7486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3212]$7484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3211]$7482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3210]$7480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3209]$7478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3208]$7476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3207]$7474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3206]$7472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3205]$7470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3204]$7468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3203]$7466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3202]$7464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3201]$7462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3200]$7460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3199]$7458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3198]$7456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3197]$7454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3196]$7452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3195]$7450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3194]$7448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3193]$7446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3192]$7444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3191]$7442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3190]$7440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3189]$7438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3188]$7436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3187]$7434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3186]$7432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3185]$7430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3184]$7428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3183]$7426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3182]$7424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3181]$7422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3180]$7420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3179]$7418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3178]$7416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3177]$7414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3176]$7412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3175]$7410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3174]$7408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3173]$7406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3172]$7404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3171]$7402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3170]$7400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3169]$7398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3168]$7396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3167]$7394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3166]$7392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3165]$7390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3164]$7388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3163]$7386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3162]$7384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3161]$7382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3160]$7380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3159]$7378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3158]$7376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3157]$7374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3156]$7372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3155]$7370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3154]$7368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3153]$7366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3152]$7364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3151]$7362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3150]$7360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3149]$7358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3148]$7356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3147]$7354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3146]$7352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3145]$7350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3144]$7348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3143]$7346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3142]$7344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3141]$7342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3140]$7340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3139]$7338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3138]$7336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3137]$7334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3136]$7332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3135]$7330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3134]$7328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3133]$7326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3132]$7324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3131]$7322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3130]$7320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3129]$7318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3128]$7316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3127]$7314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3126]$7312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3125]$7310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3124]$7308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3123]$7306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3122]$7304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3121]$7302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3120]$7300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3119]$7298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3118]$7296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3117]$7294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3116]$7292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3115]$7290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3114]$7288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3113]$7286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3112]$7284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3111]$7282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3110]$7280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3109]$7278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3108]$7276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3107]$7274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3106]$7272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3105]$7270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3104]$7268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3103]$7266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3102]$7264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3101]$7262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3100]$7260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3099]$7258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3098]$7256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3097]$7254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3096]$7252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3095]$7250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3094]$7248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3093]$7246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3092]$7244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3091]$7242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3090]$7240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3089]$7238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3088]$7236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3087]$7234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3086]$7232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3085]$7230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3084]$7228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3083]$7226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3082]$7224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3081]$7222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3080]$7220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3079]$7218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3078]$7216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3077]$7214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3076]$7212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3075]$7210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3074]$7208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3073]$7206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3072]$7204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3071]$7202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3070]$7200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3069]$7198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3068]$7196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3067]$7194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3066]$7192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3065]$7190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3064]$7188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3063]$7186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3062]$7184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3061]$7182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3060]$7180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3059]$7178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3058]$7176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3057]$7174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3056]$7172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3055]$7170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3054]$7168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3053]$7166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3052]$7164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3051]$7162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3050]$7160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3049]$7158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3048]$7156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3047]$7154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3046]$7152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3045]$7150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3044]$7148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3043]$7146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3042]$7144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3041]$7142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3040]$7140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3039]$7138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3038]$7136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3037]$7134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3036]$7132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3035]$7130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3034]$7128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3033]$7126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3032]$7124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3031]$7122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3030]$7120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3029]$7118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3028]$7116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3027]$7114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3026]$7112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3025]$7110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3024]$7108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3023]$7106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3022]$7104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3021]$7102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3020]$7100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3019]$7098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3018]$7096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3017]$7094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3016]$7092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3015]$7090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3014]$7088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3013]$7086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3012]$7084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3011]$7082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3010]$7080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3009]$7078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3008]$7076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3007]$7074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3006]$7072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3005]$7070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3004]$7068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3003]$7066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3002]$7064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3001]$7062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3000]$7060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2999]$7058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2998]$7056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2997]$7054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2996]$7052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2995]$7050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2994]$7048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2993]$7046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2992]$7044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2991]$7042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2990]$7040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2989]$7038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2988]$7036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2987]$7034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2986]$7032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2985]$7030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2984]$7028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2983]$7026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2982]$7024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2981]$7022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2980]$7020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2979]$7018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2978]$7016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2977]$7014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2976]$7012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2975]$7010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2974]$7008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2973]$7006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2972]$7004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2971]$7002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2970]$7000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2969]$6998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2968]$6996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2967]$6994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2966]$6992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2965]$6990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2964]$6988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2963]$6986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2962]$6984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2961]$6982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2960]$6980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2959]$6978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2958]$6976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2957]$6974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2956]$6972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2955]$6970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2954]$6968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2953]$6966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2952]$6964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2951]$6962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2950]$6960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2949]$6958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2948]$6956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2947]$6954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2946]$6952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2945]$6950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2944]$6948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2943]$6946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2942]$6944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2941]$6942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2940]$6940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2939]$6938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2938]$6936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2937]$6934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2936]$6932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2935]$6930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2934]$6928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2933]$6926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2932]$6924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2931]$6922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2930]$6920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2929]$6918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2928]$6916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2927]$6914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2926]$6912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2925]$6910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2924]$6908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2923]$6906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2922]$6904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2921]$6902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2920]$6900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2919]$6898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2918]$6896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2917]$6894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2916]$6892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2915]$6890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2914]$6888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2913]$6886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2912]$6884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2911]$6882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2910]$6880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2909]$6878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2908]$6876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2907]$6874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2906]$6872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2905]$6870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2904]$6868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2903]$6866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2902]$6864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2901]$6862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2900]$6860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2899]$6858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2898]$6856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2897]$6854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2896]$6852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2895]$6850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2894]$6848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2893]$6846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2892]$6844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2891]$6842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2890]$6840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2889]$6838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2888]$6836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2887]$6834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2886]$6832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2885]$6830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2884]$6828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2883]$6826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2882]$6824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2881]$6822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2880]$6820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2879]$6818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2878]$6816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2877]$6814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2876]$6812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2875]$6810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2874]$6808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2873]$6806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2872]$6804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2871]$6802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2870]$6800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2869]$6798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2868]$6796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2867]$6794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2866]$6792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2865]$6790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2864]$6788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2863]$6786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2862]$6784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2861]$6782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2860]$6780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2859]$6778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2858]$6776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2857]$6774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2856]$6772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2855]$6770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2854]$6768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2853]$6766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2852]$6764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2851]$6762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2850]$6760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2849]$6758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2848]$6756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2847]$6754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2846]$6752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2845]$6750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2844]$6748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2843]$6746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2842]$6744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2841]$6742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2840]$6740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2839]$6738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2838]$6736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2837]$6734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2836]$6732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2835]$6730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2834]$6728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2833]$6726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2832]$6724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2831]$6722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2830]$6720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2829]$6718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2828]$6716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2827]$6714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2826]$6712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2825]$6710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2824]$6708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2823]$6706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2822]$6704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2821]$6702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2820]$6700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2819]$6698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2818]$6696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2817]$6694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2816]$6692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2815]$6690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2814]$6688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2813]$6686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2812]$6684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2811]$6682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2810]$6680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2809]$6678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2808]$6676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2807]$6674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2806]$6672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2805]$6670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2804]$6668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2803]$6666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2802]$6664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2801]$6662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2800]$6660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2799]$6658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2798]$6656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2797]$6654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2796]$6652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2795]$6650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2794]$6648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2793]$6646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2792]$6644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2791]$6642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2790]$6640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2789]$6638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2788]$6636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2787]$6634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2786]$6632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2785]$6630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2784]$6628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2783]$6626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2782]$6624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2781]$6622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2780]$6620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2779]$6618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2778]$6616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2777]$6614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2776]$6612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2775]$6610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2774]$6608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2773]$6606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2772]$6604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2771]$6602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2770]$6600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2769]$6598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2768]$6596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2767]$6594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2766]$6592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2765]$6590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2764]$6588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2763]$6586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2762]$6584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2761]$6582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2760]$6580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2759]$6578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2758]$6576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2757]$6574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2756]$6572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2755]$6570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2754]$6568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2753]$6566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2752]$6564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2751]$6562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2750]$6560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2749]$6558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2748]$6556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2747]$6554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2746]$6552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2745]$6550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2744]$6548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2743]$6546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2742]$6544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2741]$6542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2740]$6540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2739]$6538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2738]$6536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2737]$6534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2736]$6532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2735]$6530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2734]$6528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2733]$6526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2732]$6524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2731]$6522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2730]$6520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2729]$6518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2728]$6516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2727]$6514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2726]$6512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2725]$6510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2724]$6508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2723]$6506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2722]$6504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2721]$6502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2720]$6500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2719]$6498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2718]$6496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2717]$6494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2716]$6492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2715]$6490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2714]$6488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2713]$6486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2712]$6484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2711]$6482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2710]$6480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2709]$6478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2708]$6476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2707]$6474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2706]$6472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2705]$6470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2704]$6468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2703]$6466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2702]$6464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2701]$6462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2700]$6460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2699]$6458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2698]$6456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2697]$6454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2696]$6452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2695]$6450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2694]$6448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2693]$6446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2692]$6444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2691]$6442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2690]$6440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2689]$6438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2688]$6436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2687]$6434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2686]$6432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2685]$6430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2684]$6428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2683]$6426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2682]$6424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2681]$6422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2680]$6420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2679]$6418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2678]$6416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2677]$6414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2676]$6412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2675]$6410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2674]$6408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2673]$6406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2672]$6404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2671]$6402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2670]$6400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2669]$6398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2668]$6396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2667]$6394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2666]$6392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2665]$6390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2664]$6388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2663]$6386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2662]$6384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2661]$6382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2660]$6380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2659]$6378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2658]$6376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2657]$6374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2656]$6372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2655]$6370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2654]$6368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2653]$6366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2652]$6364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2651]$6362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2650]$6360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2649]$6358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2648]$6356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2647]$6354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2646]$6352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2645]$6350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2644]$6348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2643]$6346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2642]$6344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2641]$6342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2640]$6340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2639]$6338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2638]$6336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2637]$6334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2636]$6332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2635]$6330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2634]$6328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2633]$6326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2632]$6324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2631]$6322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2630]$6320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2629]$6318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2628]$6316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2627]$6314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2626]$6312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2625]$6310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2624]$6308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2623]$6306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2622]$6304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2621]$6302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2620]$6300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2619]$6298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2618]$6296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2617]$6294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2616]$6292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2615]$6290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2614]$6288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2613]$6286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2612]$6284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2611]$6282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2610]$6280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2609]$6278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2608]$6276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2607]$6274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2606]$6272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2605]$6270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2604]$6268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2603]$6266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2602]$6264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2601]$6262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2600]$6260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2599]$6258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2598]$6256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2597]$6254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2596]$6252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2595]$6250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2594]$6248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2593]$6246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2592]$6244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2591]$6242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2590]$6240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2589]$6238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2588]$6236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2587]$6234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2586]$6232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2585]$6230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2584]$6228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2583]$6226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2582]$6224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2581]$6222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2580]$6220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2579]$6218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2578]$6216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2577]$6214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2576]$6212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2575]$6210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2574]$6208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2573]$6206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2572]$6204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2571]$6202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2570]$6200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2569]$6198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2568]$6196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2567]$6194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2566]$6192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2565]$6190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2564]$6188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2563]$6186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2562]$6184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2561]$6182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2560]$6180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2559]$6178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2558]$6176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2557]$6174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2556]$6172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2555]$6170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2554]$6168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2553]$6166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2552]$6164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2551]$6162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2550]$6160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2549]$6158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2548]$6156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2547]$6154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2546]$6152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2545]$6150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2544]$6148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2543]$6146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2542]$6144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2541]$6142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2540]$6140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2539]$6138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2538]$6136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2537]$6134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2536]$6132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2535]$6130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2534]$6128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2533]$6126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2532]$6124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2531]$6122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2530]$6120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2529]$6118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2528]$6116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2527]$6114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2526]$6112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2525]$6110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2524]$6108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2523]$6106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2522]$6104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2521]$6102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2520]$6100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2519]$6098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2518]$6096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2517]$6094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2516]$6092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2515]$6090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2514]$6088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2513]$6086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2512]$6084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2511]$6082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2510]$6080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2509]$6078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2508]$6076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2507]$6074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2506]$6072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2505]$6070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2504]$6068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2503]$6066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2502]$6064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2501]$6062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2500]$6060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2499]$6058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2498]$6056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2497]$6054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2496]$6052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2495]$6050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2494]$6048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2493]$6046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2492]$6044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2491]$6042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2490]$6040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2489]$6038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2488]$6036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2487]$6034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2486]$6032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2485]$6030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2484]$6028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2483]$6026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2482]$6024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2481]$6022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2480]$6020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2479]$6018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2478]$6016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2477]$6014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2476]$6012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2475]$6010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2474]$6008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2473]$6006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2472]$6004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2471]$6002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2470]$6000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2469]$5998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2468]$5996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2467]$5994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2466]$5992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2465]$5990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2464]$5988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2463]$5986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2462]$5984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2461]$5982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2460]$5980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2459]$5978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2458]$5976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2457]$5974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2456]$5972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2455]$5970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2454]$5968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2453]$5966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2452]$5964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2451]$5962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2450]$5960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2449]$5958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2448]$5956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2447]$5954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2446]$5952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2445]$5950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2444]$5948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2443]$5946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2442]$5944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2441]$5942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2440]$5940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2439]$5938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2438]$5936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2437]$5934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2436]$5932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2435]$5930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2434]$5928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2433]$5926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2432]$5924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2431]$5922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2430]$5920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2429]$5918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2428]$5916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2427]$5914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2426]$5912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2425]$5910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2424]$5908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2423]$5906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2422]$5904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2421]$5902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2420]$5900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2419]$5898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2418]$5896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2417]$5894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2416]$5892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2415]$5890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2414]$5888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2413]$5886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2412]$5884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2411]$5882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2410]$5880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2409]$5878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2408]$5876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2407]$5874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2406]$5872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2405]$5870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2404]$5868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2403]$5866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2402]$5864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2401]$5862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2400]$5860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2399]$5858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2398]$5856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2397]$5854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2396]$5852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2395]$5850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2394]$5848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2393]$5846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2392]$5844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2391]$5842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2390]$5840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2389]$5838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2388]$5836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2387]$5834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2386]$5832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2385]$5830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2384]$5828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2383]$5826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2382]$5824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2381]$5822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2380]$5820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2379]$5818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2378]$5816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2377]$5814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2376]$5812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2375]$5810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2374]$5808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2373]$5806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2372]$5804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2371]$5802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2370]$5800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2369]$5798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2368]$5796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2367]$5794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2366]$5792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2365]$5790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2364]$5788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2363]$5786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2362]$5784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2361]$5782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2360]$5780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2359]$5778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2358]$5776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2357]$5774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2356]$5772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2355]$5770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2354]$5768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2353]$5766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2352]$5764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2351]$5762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2350]$5760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2349]$5758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2348]$5756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2347]$5754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2346]$5752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2345]$5750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2344]$5748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2343]$5746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2342]$5744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2341]$5742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2340]$5740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2339]$5738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2338]$5736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2337]$5734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2336]$5732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2335]$5730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2334]$5728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2333]$5726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2332]$5724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2331]$5722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2330]$5720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2329]$5718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2328]$5716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2327]$5714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2326]$5712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2325]$5710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2324]$5708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2323]$5706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2322]$5704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2321]$5702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2320]$5700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2319]$5698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2318]$5696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2317]$5694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2316]$5692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2315]$5690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2314]$5688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2313]$5686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2312]$5684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2311]$5682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2310]$5680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2309]$5678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2308]$5676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2307]$5674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2306]$5672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2305]$5670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2304]$5668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2303]$5666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2302]$5664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2301]$5662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2300]$5660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2299]$5658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2298]$5656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2297]$5654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2296]$5652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2295]$5650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2294]$5648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2293]$5646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2292]$5644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2291]$5642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2290]$5640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2289]$5638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2288]$5636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2287]$5634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2286]$5632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2285]$5630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2284]$5628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2283]$5626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2282]$5624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2281]$5622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2280]$5620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2279]$5618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2278]$5616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2277]$5614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2276]$5612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2275]$5610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2274]$5608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2273]$5606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2272]$5604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2271]$5602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2270]$5600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2269]$5598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2268]$5596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2267]$5594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2266]$5592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2265]$5590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2264]$5588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2263]$5586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2262]$5584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2261]$5582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2260]$5580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2259]$5578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2258]$5576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2257]$5574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2256]$5572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2255]$5570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2254]$5568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2253]$5566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2252]$5564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2251]$5562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2250]$5560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2249]$5558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2248]$5556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2247]$5554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2246]$5552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2245]$5550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2244]$5548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2243]$5546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2242]$5544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2241]$5542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2240]$5540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2239]$5538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2238]$5536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2237]$5534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2236]$5532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2235]$5530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2234]$5528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2233]$5526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2232]$5524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2231]$5522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2230]$5520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2229]$5518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2228]$5516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2227]$5514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2226]$5512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2225]$5510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2224]$5508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2223]$5506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2222]$5504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2221]$5502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2220]$5500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2219]$5498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2218]$5496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2217]$5494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2216]$5492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2215]$5490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2214]$5488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2213]$5486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2212]$5484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2211]$5482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2210]$5480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2209]$5478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2208]$5476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2207]$5474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2206]$5472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2205]$5470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2204]$5468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2203]$5466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2202]$5464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2201]$5462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2200]$5460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2199]$5458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2198]$5456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2197]$5454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2196]$5452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2195]$5450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2194]$5448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2193]$5446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2192]$5444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2191]$5442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2190]$5440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2189]$5438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2188]$5436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2187]$5434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2186]$5432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2185]$5430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2184]$5428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2183]$5426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2182]$5424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2181]$5422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2180]$5420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2179]$5418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2178]$5416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2177]$5414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2176]$5412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2175]$5410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2174]$5408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2173]$5406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2172]$5404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2171]$5402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2170]$5400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2169]$5398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2168]$5396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2167]$5394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2166]$5392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2165]$5390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2164]$5388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2163]$5386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2162]$5384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2161]$5382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2160]$5380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2159]$5378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2158]$5376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2157]$5374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2156]$5372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2155]$5370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2154]$5368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2153]$5366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2152]$5364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2151]$5362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2150]$5360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2149]$5358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2148]$5356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2147]$5354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2146]$5352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2145]$5350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2144]$5348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2143]$5346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2142]$5344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2141]$5342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2140]$5340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2139]$5338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2138]$5336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2137]$5334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2136]$5332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2135]$5330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2134]$5328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2133]$5326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2132]$5324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2131]$5322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2130]$5320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2129]$5318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2128]$5316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2127]$5314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2126]$5312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2125]$5310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2124]$5308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2123]$5306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2122]$5304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2121]$5302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2120]$5300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2119]$5298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2118]$5296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2117]$5294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2116]$5292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2115]$5290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2114]$5288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2113]$5286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2112]$5284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2111]$5282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2110]$5280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2109]$5278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2108]$5276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2107]$5274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2106]$5272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2105]$5270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2104]$5268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2103]$5266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2102]$5264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2101]$5262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2100]$5260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2099]$5258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2098]$5256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2097]$5254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2096]$5252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2095]$5250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2094]$5248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2093]$5246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2092]$5244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2091]$5242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2090]$5240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2089]$5238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2088]$5236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2087]$5234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2086]$5232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2085]$5230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2084]$5228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2083]$5226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2082]$5224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2081]$5222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2080]$5220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2079]$5218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2078]$5216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2077]$5214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2076]$5212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2075]$5210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2074]$5208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2073]$5206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2072]$5204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2071]$5202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2070]$5200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2069]$5198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2068]$5196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2067]$5194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2066]$5192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2065]$5190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2064]$5188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2063]$5186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2062]$5184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2061]$5182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2060]$5180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2059]$5178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2058]$5176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2057]$5174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2056]$5172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2055]$5170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2054]$5168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2053]$5166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2052]$5164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2051]$5162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2050]$5160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2049]$5158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2048]$5156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2047]$5154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2046]$5152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2045]$5150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2044]$5148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2043]$5146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2042]$5144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2041]$5142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2040]$5140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2039]$5138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2038]$5136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2037]$5134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2036]$5132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2035]$5130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2034]$5128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2033]$5126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2032]$5124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2031]$5122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2030]$5120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2029]$5118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2028]$5116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2027]$5114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2026]$5112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2025]$5110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2024]$5108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2023]$5106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2022]$5104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2021]$5102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2020]$5100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2019]$5098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2018]$5096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2017]$5094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2016]$5092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2015]$5090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2014]$5088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2013]$5086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2012]$5084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2011]$5082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2010]$5080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2009]$5078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2008]$5076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2007]$5074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2006]$5072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2005]$5070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2004]$5068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2003]$5066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2002]$5064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2001]$5062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2000]$5060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1999]$5058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1998]$5056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1997]$5054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1996]$5052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1995]$5050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1994]$5048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1993]$5046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1992]$5044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1991]$5042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1990]$5040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1989]$5038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1988]$5036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1987]$5034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1986]$5032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1985]$5030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1984]$5028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1983]$5026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1982]$5024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1981]$5022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1980]$5020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1979]$5018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1978]$5016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1977]$5014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1976]$5012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1975]$5010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1974]$5008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1973]$5006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1972]$5004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1971]$5002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1970]$5000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1969]$4998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1968]$4996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1967]$4994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1966]$4992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1965]$4990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1964]$4988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1963]$4986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1962]$4984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1961]$4982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1960]$4980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1959]$4978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1958]$4976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1957]$4974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1956]$4972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1955]$4970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1954]$4968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1953]$4966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1952]$4964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1951]$4962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1950]$4960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1949]$4958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1948]$4956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1947]$4954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1946]$4952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1945]$4950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1944]$4948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1943]$4946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1942]$4944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1941]$4942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1940]$4940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1939]$4938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1938]$4936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1937]$4934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1936]$4932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1935]$4930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1934]$4928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1933]$4926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1932]$4924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1931]$4922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1930]$4920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1929]$4918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1928]$4916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1927]$4914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1926]$4912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1925]$4910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1924]$4908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1923]$4906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1922]$4904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1921]$4902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1920]$4900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1919]$4898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1918]$4896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1917]$4894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1916]$4892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1915]$4890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1914]$4888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1913]$4886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1912]$4884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1911]$4882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1910]$4880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1909]$4878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1908]$4876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1907]$4874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1906]$4872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1905]$4870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1904]$4868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1903]$4866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1902]$4864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1901]$4862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1900]$4860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1899]$4858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1898]$4856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1897]$4854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1896]$4852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1895]$4850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1894]$4848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1893]$4846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1892]$4844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1891]$4842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1890]$4840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1889]$4838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1888]$4836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1887]$4834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1886]$4832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1885]$4830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1884]$4828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1883]$4826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1882]$4824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1881]$4822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1880]$4820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1879]$4818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1878]$4816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1877]$4814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1876]$4812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1875]$4810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1874]$4808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1873]$4806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1872]$4804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1871]$4802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1870]$4800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1869]$4798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1868]$4796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1867]$4794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1866]$4792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1865]$4790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1864]$4788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1863]$4786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1862]$4784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1861]$4782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1860]$4780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1859]$4778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1858]$4776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1857]$4774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1856]$4772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1855]$4770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1854]$4768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1853]$4766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1852]$4764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1851]$4762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1850]$4760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1849]$4758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1848]$4756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1847]$4754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1846]$4752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1845]$4750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1844]$4748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1843]$4746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1842]$4744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1841]$4742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1840]$4740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1839]$4738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1838]$4736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1837]$4734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1836]$4732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1835]$4730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1834]$4728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1833]$4726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1832]$4724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1831]$4722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1830]$4720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1829]$4718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1828]$4716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1827]$4714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1826]$4712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1825]$4710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1824]$4708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1823]$4706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1822]$4704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1821]$4702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1820]$4700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1819]$4698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1818]$4696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1817]$4694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1816]$4692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1815]$4690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1814]$4688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1813]$4686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1812]$4684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1811]$4682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1810]$4680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1809]$4678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1808]$4676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1807]$4674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1806]$4672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1805]$4670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1804]$4668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1803]$4666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1802]$4664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1801]$4662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1800]$4660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1799]$4658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1798]$4656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1797]$4654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1796]$4652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1795]$4650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1794]$4648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1793]$4646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1792]$4644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1791]$4642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1790]$4640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1789]$4638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1788]$4636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1787]$4634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1786]$4632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1785]$4630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1784]$4628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1783]$4626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1782]$4624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1781]$4622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1780]$4620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1779]$4618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1778]$4616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1777]$4614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1776]$4612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1775]$4610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1774]$4608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1773]$4606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1772]$4604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1771]$4602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1770]$4600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1769]$4598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1768]$4596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1767]$4594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1766]$4592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1765]$4590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1764]$4588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1763]$4586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1762]$4584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1761]$4582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1760]$4580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1759]$4578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1758]$4576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1757]$4574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1756]$4572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1755]$4570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1754]$4568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1753]$4566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1752]$4564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1751]$4562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1750]$4560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1749]$4558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1748]$4556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1747]$4554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1746]$4552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1745]$4550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1744]$4548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1743]$4546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1742]$4544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1741]$4542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1740]$4540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1739]$4538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1738]$4536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1737]$4534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1736]$4532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1735]$4530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1734]$4528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1733]$4526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1732]$4524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1731]$4522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1730]$4520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1729]$4518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1728]$4516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1727]$4514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1726]$4512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1725]$4510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1724]$4508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1723]$4506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1722]$4504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1721]$4502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1720]$4500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1719]$4498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1718]$4496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1717]$4494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1716]$4492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1715]$4490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1714]$4488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1713]$4486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1712]$4484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1711]$4482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1710]$4480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1709]$4478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1708]$4476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1707]$4474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1706]$4472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1705]$4470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1704]$4468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1703]$4466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1702]$4464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1701]$4462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1700]$4460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1699]$4458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1698]$4456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1697]$4454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1696]$4452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1695]$4450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1694]$4448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1693]$4446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1692]$4444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1691]$4442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1690]$4440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1689]$4438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1688]$4436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1687]$4434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1686]$4432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1685]$4430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1684]$4428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1683]$4426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1682]$4424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1681]$4422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1680]$4420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1679]$4418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1678]$4416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1677]$4414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1676]$4412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1675]$4410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1674]$4408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1673]$4406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1672]$4404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1671]$4402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1670]$4400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1669]$4398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1668]$4396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1667]$4394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1666]$4392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1665]$4390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1664]$4388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1663]$4386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1662]$4384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1661]$4382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1660]$4380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1659]$4378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1658]$4376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1657]$4374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1656]$4372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1655]$4370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1654]$4368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1653]$4366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1652]$4364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1651]$4362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1650]$4360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1649]$4358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1648]$4356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1647]$4354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1646]$4352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1645]$4350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1644]$4348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1643]$4346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1642]$4344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1641]$4342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1640]$4340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1639]$4338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1638]$4336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1637]$4334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1636]$4332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1635]$4330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1634]$4328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1633]$4326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1632]$4324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1631]$4322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1630]$4320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1629]$4318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1628]$4316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1627]$4314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1626]$4312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1625]$4310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1624]$4308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1623]$4306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1622]$4304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1621]$4302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1620]$4300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1619]$4298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1618]$4296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1617]$4294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1616]$4292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1615]$4290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1614]$4288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1613]$4286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1612]$4284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1611]$4282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1610]$4280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1609]$4278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1608]$4276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1607]$4274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1606]$4272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1605]$4270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1604]$4268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1603]$4266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1602]$4264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1601]$4262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1600]$4260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1599]$4258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1598]$4256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1597]$4254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1596]$4252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1595]$4250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1594]$4248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1593]$4246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1592]$4244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1591]$4242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1590]$4240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1589]$4238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1588]$4236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1587]$4234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1586]$4232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1585]$4230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1584]$4228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1583]$4226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1582]$4224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1581]$4222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1580]$4220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1579]$4218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1578]$4216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1577]$4214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1576]$4212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1575]$4210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1574]$4208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1573]$4206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1572]$4204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1571]$4202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1570]$4200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1569]$4198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1568]$4196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1567]$4194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1566]$4192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1565]$4190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1564]$4188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1563]$4186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1562]$4184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1561]$4182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1560]$4180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1559]$4178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1558]$4176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1557]$4174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1556]$4172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1555]$4170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1554]$4168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1553]$4166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1552]$4164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1551]$4162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1550]$4160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1549]$4158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1548]$4156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1547]$4154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1546]$4152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1545]$4150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1544]$4148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1543]$4146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1542]$4144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1541]$4142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1540]$4140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1539]$4138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1538]$4136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1537]$4134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1536]$4132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1535]$4130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1534]$4128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1533]$4126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1532]$4124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1531]$4122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1530]$4120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1529]$4118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1528]$4116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1527]$4114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1526]$4112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1525]$4110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1524]$4108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1523]$4106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1522]$4104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1521]$4102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1520]$4100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1519]$4098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1518]$4096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1517]$4094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1516]$4092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1515]$4090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1514]$4088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1513]$4086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1512]$4084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1511]$4082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1510]$4080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1509]$4078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1508]$4076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1507]$4074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1506]$4072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1505]$4070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1504]$4068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1503]$4066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1502]$4064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1501]$4062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1500]$4060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1499]$4058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1498]$4056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1497]$4054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1496]$4052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1495]$4050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1494]$4048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1493]$4046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1492]$4044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1491]$4042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1490]$4040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1489]$4038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1488]$4036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1487]$4034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1486]$4032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1485]$4030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1484]$4028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1483]$4026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1482]$4024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1481]$4022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1480]$4020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1479]$4018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1478]$4016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1477]$4014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1476]$4012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1475]$4010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1474]$4008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1473]$4006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1472]$4004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1471]$4002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1470]$4000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1469]$3998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1468]$3996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1467]$3994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1466]$3992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1465]$3990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1464]$3988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1463]$3986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1462]$3984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1461]$3982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1460]$3980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1459]$3978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1458]$3976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1457]$3974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1456]$3972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1455]$3970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1454]$3968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1453]$3966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1452]$3964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1451]$3962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1450]$3960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1449]$3958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1448]$3956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1447]$3954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1446]$3952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1445]$3950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1444]$3948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1443]$3946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1442]$3944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1441]$3942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1440]$3940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1439]$3938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1438]$3936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1437]$3934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1436]$3932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1435]$3930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1434]$3928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1433]$3926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1432]$3924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1431]$3922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1430]$3920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1429]$3918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1428]$3916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1427]$3914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1426]$3912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1425]$3910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1424]$3908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1423]$3906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1422]$3904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1421]$3902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1420]$3900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1419]$3898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1418]$3896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1417]$3894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1416]$3892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1415]$3890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1414]$3888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1413]$3886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1412]$3884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1411]$3882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1410]$3880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1409]$3878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1408]$3876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1407]$3874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1406]$3872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1405]$3870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1404]$3868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1403]$3866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1402]$3864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1401]$3862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1400]$3860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1399]$3858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1398]$3856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1397]$3854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1396]$3852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1395]$3850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1394]$3848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1393]$3846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1392]$3844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1391]$3842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1390]$3840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1389]$3838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1388]$3836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1387]$3834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1386]$3832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1385]$3830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1384]$3828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1383]$3826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1382]$3824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1381]$3822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1380]$3820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1379]$3818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1378]$3816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1377]$3814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1376]$3812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1375]$3810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1374]$3808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1373]$3806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1372]$3804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1371]$3802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1370]$3800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1369]$3798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1368]$3796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1367]$3794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1366]$3792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1365]$3790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1364]$3788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1363]$3786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1362]$3784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1361]$3782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1360]$3780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1359]$3778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1358]$3776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1357]$3774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1356]$3772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1355]$3770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1354]$3768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1353]$3766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1352]$3764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1351]$3762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1350]$3760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1349]$3758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1348]$3756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1347]$3754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1346]$3752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1345]$3750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1344]$3748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1343]$3746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1342]$3744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1341]$3742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1340]$3740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1339]$3738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1338]$3736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1337]$3734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1336]$3732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1335]$3730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1334]$3728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1333]$3726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1332]$3724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1331]$3722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1330]$3720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1329]$3718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1328]$3716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1327]$3714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1326]$3712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1325]$3710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1324]$3708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1323]$3706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1322]$3704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1321]$3702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1320]$3700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1319]$3698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1318]$3696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1317]$3694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1316]$3692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1315]$3690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1314]$3688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1313]$3686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1312]$3684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1311]$3682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1310]$3680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1309]$3678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1308]$3676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1307]$3674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1306]$3672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1305]$3670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1304]$3668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1303]$3666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1302]$3664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1301]$3662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1300]$3660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1299]$3658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1298]$3656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1297]$3654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1296]$3652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1295]$3650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1294]$3648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1293]$3646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1292]$3644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1291]$3642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1290]$3640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1289]$3638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1288]$3636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1287]$3634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1286]$3632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1285]$3630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1284]$3628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1283]$3626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1282]$3624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1281]$3622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1280]$3620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1279]$3618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1278]$3616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1277]$3614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1276]$3612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1275]$3610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1274]$3608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1273]$3606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1272]$3604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1271]$3602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1270]$3600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1269]$3598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1268]$3596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1267]$3594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1266]$3592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1265]$3590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1264]$3588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1263]$3586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1262]$3584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1261]$3582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1260]$3580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1259]$3578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1258]$3576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1257]$3574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1256]$3572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1255]$3570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1254]$3568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1253]$3566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1252]$3564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1251]$3562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1250]$3560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1249]$3558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1248]$3556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1247]$3554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1246]$3552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1245]$3550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1244]$3548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1243]$3546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1242]$3544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1241]$3542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1240]$3540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1239]$3538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1238]$3536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1237]$3534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1236]$3532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1235]$3530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1234]$3528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1233]$3526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1232]$3524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1231]$3522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1230]$3520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1229]$3518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1228]$3516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1227]$3514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1226]$3512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1225]$3510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1224]$3508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1223]$3506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1222]$3504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1221]$3502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1220]$3500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1219]$3498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1218]$3496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1217]$3494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1216]$3492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1215]$3490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1214]$3488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1213]$3486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1212]$3484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1211]$3482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1210]$3480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1209]$3478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1208]$3476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1207]$3474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1206]$3472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1205]$3470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1204]$3468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1203]$3466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1202]$3464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1201]$3462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1200]$3460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1199]$3458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1198]$3456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1197]$3454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1196]$3452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1195]$3450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1194]$3448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1193]$3446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1192]$3444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1191]$3442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1190]$3440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1189]$3438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1188]$3436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1187]$3434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1186]$3432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1185]$3430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1184]$3428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1183]$3426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1182]$3424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1181]$3422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1180]$3420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1179]$3418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1178]$3416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1177]$3414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1176]$3412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1175]$3410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1174]$3408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1173]$3406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1172]$3404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1171]$3402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1170]$3400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1169]$3398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1168]$3396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1167]$3394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1166]$3392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1165]$3390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1164]$3388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1163]$3386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1162]$3384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1161]$3382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1160]$3380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1159]$3378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1158]$3376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1157]$3374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1156]$3372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1155]$3370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1154]$3368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1153]$3366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1152]$3364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1151]$3362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1150]$3360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1149]$3358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1148]$3356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1147]$3354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1146]$3352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1145]$3350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1144]$3348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1143]$3346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1142]$3344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1141]$3342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1140]$3340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1139]$3338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1138]$3336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1137]$3334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1136]$3332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1135]$3330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1134]$3328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1133]$3326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1132]$3324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1131]$3322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1130]$3320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1129]$3318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1128]$3316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1127]$3314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1126]$3312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1125]$3310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1124]$3308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1123]$3306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1122]$3304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1121]$3302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1120]$3300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1119]$3298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1118]$3296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1117]$3294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1116]$3292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1115]$3290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1114]$3288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1113]$3286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1112]$3284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1111]$3282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1110]$3280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1109]$3278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1108]$3276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1107]$3274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1106]$3272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1105]$3270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1104]$3268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1103]$3266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1102]$3264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1101]$3262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1100]$3260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1099]$3258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1098]$3256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1097]$3254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1096]$3252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1095]$3250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1094]$3248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1093]$3246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1092]$3244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1091]$3242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1090]$3240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1089]$3238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1088]$3236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1087]$3234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1086]$3232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1085]$3230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1084]$3228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1083]$3226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1082]$3224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1081]$3222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1080]$3220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1079]$3218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1078]$3216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1077]$3214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1076]$3212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1075]$3210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1074]$3208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1073]$3206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1072]$3204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1071]$3202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1070]$3200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1069]$3198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1068]$3196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1067]$3194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1066]$3192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1065]$3190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1064]$3188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1063]$3186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1062]$3184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1061]$3182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1060]$3180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1059]$3178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1058]$3176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1057]$3174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1056]$3172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1055]$3170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1054]$3168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1053]$3166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1052]$3164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1051]$3162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1050]$3160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1049]$3158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1048]$3156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1047]$3154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1046]$3152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1045]$3150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1044]$3148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1043]$3146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1042]$3144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1041]$3142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1040]$3140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1039]$3138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1038]$3136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1037]$3134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1036]$3132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1035]$3130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1034]$3128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1033]$3126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1032]$3124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1031]$3122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1030]$3120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1029]$3118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1028]$3116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1027]$3114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1026]$3112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1025]$3110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1024]$3108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1023]$3106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1022]$3104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1021]$3102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1020]$3100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1019]$3098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1018]$3096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1017]$3094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1016]$3092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1015]$3090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1014]$3088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1013]$3086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1012]$3084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1011]$3082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1010]$3080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1009]$3078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1008]$3076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1007]$3074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1006]$3072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1005]$3070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1004]$3068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1003]$3066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1002]$3064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1001]$3062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1000]$3060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[999]$3058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[998]$3056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[997]$3054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[996]$3052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[995]$3050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[994]$3048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[993]$3046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[992]$3044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[991]$3042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[990]$3040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[989]$3038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[988]$3036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[987]$3034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[986]$3032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[985]$3030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[984]$3028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[983]$3026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[982]$3024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[981]$3022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[980]$3020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[979]$3018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[978]$3016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[977]$3014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[976]$3012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[975]$3010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[974]$3008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[973]$3006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[972]$3004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[971]$3002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[970]$3000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[969]$2998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[968]$2996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[967]$2994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[966]$2992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[965]$2990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[964]$2988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[963]$2986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[962]$2984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[961]$2982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[960]$2980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[959]$2978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[958]$2976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[957]$2974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[956]$2972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[955]$2970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[954]$2968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[953]$2966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[952]$2964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[951]$2962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[950]$2960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[949]$2958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[948]$2956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[947]$2954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[946]$2952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[945]$2950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[944]$2948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[943]$2946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[942]$2944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[941]$2942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[940]$2940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[939]$2938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[938]$2936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[937]$2934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[936]$2932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[935]$2930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[934]$2928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[933]$2926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[932]$2924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[931]$2922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[930]$2920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[929]$2918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[928]$2916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[927]$2914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[926]$2912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[925]$2910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[924]$2908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[923]$2906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[922]$2904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[921]$2902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[920]$2900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[919]$2898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[918]$2896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[917]$2894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[916]$2892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[915]$2890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[914]$2888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[913]$2886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[912]$2884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[911]$2882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[910]$2880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[909]$2878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[908]$2876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[907]$2874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[906]$2872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[905]$2870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[904]$2868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[903]$2866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[902]$2864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[901]$2862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[900]$2860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[899]$2858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[898]$2856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[897]$2854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[896]$2852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[895]$2850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[894]$2848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[893]$2846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[892]$2844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[891]$2842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[890]$2840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[889]$2838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[888]$2836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[887]$2834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[886]$2832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[885]$2830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[884]$2828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[883]$2826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[882]$2824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[881]$2822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[880]$2820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[879]$2818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[878]$2816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[877]$2814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[876]$2812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[875]$2810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[874]$2808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[873]$2806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[872]$2804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[871]$2802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[870]$2800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[869]$2798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[868]$2796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[867]$2794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[866]$2792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[865]$2790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[864]$2788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[863]$2786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[862]$2784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[861]$2782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[860]$2780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[859]$2778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[858]$2776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[857]$2774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[856]$2772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[855]$2770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[854]$2768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[853]$2766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[852]$2764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[851]$2762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[850]$2760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[849]$2758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[848]$2756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[847]$2754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[846]$2752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[845]$2750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[844]$2748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[843]$2746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[842]$2744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[841]$2742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[840]$2740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[839]$2738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[838]$2736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[837]$2734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[836]$2732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[835]$2730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[834]$2728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[833]$2726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[832]$2724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[831]$2722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[830]$2720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[829]$2718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[828]$2716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[827]$2714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[826]$2712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[825]$2710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[824]$2708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[823]$2706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[822]$2704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[821]$2702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[820]$2700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[819]$2698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[818]$2696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[817]$2694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[816]$2692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[815]$2690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[814]$2688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[813]$2686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[812]$2684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[811]$2682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[810]$2680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[809]$2678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[808]$2676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[807]$2674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[806]$2672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[805]$2670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[804]$2668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[803]$2666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[802]$2664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[801]$2662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[800]$2660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[799]$2658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[798]$2656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[797]$2654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[796]$2652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[795]$2650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[794]$2648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[793]$2646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[792]$2644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[791]$2642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[790]$2640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[789]$2638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[788]$2636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[787]$2634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[786]$2632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[785]$2630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[784]$2628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[783]$2626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[782]$2624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[781]$2622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[780]$2620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[779]$2618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[778]$2616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[777]$2614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[776]$2612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[775]$2610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[774]$2608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[773]$2606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[772]$2604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[771]$2602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[770]$2600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[769]$2598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[768]$2596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[767]$2594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[766]$2592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[765]$2590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[764]$2588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[763]$2586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[762]$2584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[761]$2582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[760]$2580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[759]$2578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[758]$2576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[757]$2574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[756]$2572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[755]$2570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[754]$2568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[753]$2566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[752]$2564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[751]$2562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[750]$2560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[749]$2558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[748]$2556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[747]$2554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[746]$2552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[745]$2550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[744]$2548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[743]$2546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[742]$2544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[741]$2542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[740]$2540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[739]$2538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[738]$2536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[737]$2534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[736]$2532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[735]$2530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[734]$2528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[733]$2526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[732]$2524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[731]$2522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[730]$2520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[729]$2518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[728]$2516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[727]$2514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[726]$2512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[725]$2510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[724]$2508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[723]$2506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[722]$2504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[721]$2502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[720]$2500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[719]$2498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[718]$2496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[717]$2494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[716]$2492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[715]$2490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[714]$2488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[713]$2486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[712]$2484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[711]$2482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[710]$2480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[709]$2478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[708]$2476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[707]$2474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[706]$2472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[705]$2470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[704]$2468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[703]$2466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[702]$2464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[701]$2462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[700]$2460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[699]$2458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[698]$2456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[697]$2454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[696]$2452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[695]$2450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[694]$2448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[693]$2446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[692]$2444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[691]$2442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[690]$2440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[689]$2438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[688]$2436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[687]$2434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[686]$2432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[685]$2430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[684]$2428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[683]$2426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[682]$2424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[681]$2422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[680]$2420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[679]$2418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[678]$2416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[677]$2414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[676]$2412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[675]$2410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[674]$2408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[673]$2406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[672]$2404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[671]$2402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[670]$2400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[669]$2398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[668]$2396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[667]$2394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[666]$2392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[665]$2390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[664]$2388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[663]$2386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[662]$2384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[661]$2382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[660]$2380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[659]$2378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[658]$2376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[657]$2374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[656]$2372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[655]$2370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[654]$2368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[653]$2366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[652]$2364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[651]$2362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[650]$2360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[649]$2358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[648]$2356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[647]$2354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[646]$2352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[645]$2350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[644]$2348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[643]$2346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[642]$2344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[641]$2342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[640]$2340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[639]$2338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[638]$2336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[637]$2334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[636]$2332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[635]$2330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[634]$2328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[633]$2326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[632]$2324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[631]$2322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[630]$2320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[629]$2318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[628]$2316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[627]$2314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[626]$2312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[625]$2310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[624]$2308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[623]$2306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[622]$2304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[621]$2302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[620]$2300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[619]$2298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[618]$2296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[617]$2294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[616]$2292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[615]$2290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[614]$2288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[613]$2286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[612]$2284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[611]$2282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[610]$2280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[609]$2278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[608]$2276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[607]$2274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[606]$2272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[605]$2270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[604]$2268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[603]$2266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[602]$2264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[601]$2262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[600]$2260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[599]$2258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[598]$2256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[597]$2254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[596]$2252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[595]$2250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[594]$2248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[593]$2246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[592]$2244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[591]$2242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[590]$2240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[589]$2238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[588]$2236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[587]$2234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[586]$2232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[585]$2230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[584]$2228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[583]$2226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[582]$2224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[581]$2222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[580]$2220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[579]$2218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[578]$2216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[577]$2214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[576]$2212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[575]$2210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[574]$2208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[573]$2206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[572]$2204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[571]$2202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[570]$2200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[569]$2198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[568]$2196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[567]$2194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[566]$2192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[565]$2190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[564]$2188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[563]$2186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[562]$2184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[561]$2182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[560]$2180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[559]$2178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[558]$2176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[557]$2174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[556]$2172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[555]$2170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[554]$2168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[553]$2166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[552]$2164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[551]$2162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[550]$2160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[549]$2158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[548]$2156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[547]$2154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[546]$2152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[545]$2150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[544]$2148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[543]$2146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[542]$2144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[541]$2142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[540]$2140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[539]$2138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[538]$2136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[537]$2134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[536]$2132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[535]$2130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[534]$2128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[533]$2126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[532]$2124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[531]$2122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[530]$2120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[529]$2118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[528]$2116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[527]$2114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[526]$2112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[525]$2110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[524]$2108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[523]$2106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[522]$2104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[521]$2102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[520]$2100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[519]$2098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[518]$2096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[517]$2094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[516]$2092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[515]$2090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[514]$2088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[513]$2086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[512]$2084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[511]$2082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[510]$2080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[509]$2078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[508]$2076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[507]$2074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[506]$2072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[505]$2070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[504]$2068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[503]$2066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[502]$2064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[501]$2062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[500]$2060 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[499]$2058 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[498]$2056 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[497]$2054 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[496]$2052 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[495]$2050 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[494]$2048 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[493]$2046 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[492]$2044 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[491]$2042 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[490]$2040 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[489]$2038 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[488]$2036 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[487]$2034 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[486]$2032 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[485]$2030 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[484]$2028 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[483]$2026 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[482]$2024 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[481]$2022 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[480]$2020 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[479]$2018 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[478]$2016 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[477]$2014 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[476]$2012 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[475]$2010 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[474]$2008 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[473]$2006 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[472]$2004 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[471]$2002 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[470]$2000 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[469]$1998 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[468]$1996 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[467]$1994 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[466]$1992 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[465]$1990 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[464]$1988 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[463]$1986 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[462]$1984 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[461]$1982 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[460]$1980 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[459]$1978 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[458]$1976 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[457]$1974 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[456]$1972 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[455]$1970 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[454]$1968 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[453]$1966 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[452]$1964 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[451]$1962 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[450]$1960 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[449]$1958 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[448]$1956 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[447]$1954 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[446]$1952 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[445]$1950 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[444]$1948 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[443]$1946 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[442]$1944 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[441]$1942 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[440]$1940 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[439]$1938 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[438]$1936 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[437]$1934 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[436]$1932 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[435]$1930 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[434]$1928 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[433]$1926 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[432]$1924 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[431]$1922 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[430]$1920 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[429]$1918 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[428]$1916 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[427]$1914 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[426]$1912 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[425]$1910 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[424]$1908 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[423]$1906 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[422]$1904 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[421]$1902 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[420]$1900 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[419]$1898 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[418]$1896 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[417]$1894 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[416]$1892 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[415]$1890 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[414]$1888 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[413]$1886 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[412]$1884 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[411]$1882 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[410]$1880 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[409]$1878 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[408]$1876 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[407]$1874 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[406]$1872 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[405]$1870 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[404]$1868 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[403]$1866 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[402]$1864 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[401]$1862 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[400]$1860 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[399]$1858 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[398]$1856 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[397]$1854 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[396]$1852 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[395]$1850 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[394]$1848 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[393]$1846 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[392]$1844 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[391]$1842 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[390]$1840 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[389]$1838 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[388]$1836 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[387]$1834 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[386]$1832 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[385]$1830 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[384]$1828 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[383]$1826 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[382]$1824 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[381]$1822 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[380]$1820 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[379]$1818 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[378]$1816 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[377]$1814 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[376]$1812 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[375]$1810 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[374]$1808 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[373]$1806 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[372]$1804 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[371]$1802 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[370]$1800 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[369]$1798 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[368]$1796 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[367]$1794 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[366]$1792 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[365]$1790 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[364]$1788 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[363]$1786 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[362]$1784 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[361]$1782 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[360]$1780 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[359]$1778 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[358]$1776 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[357]$1774 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[356]$1772 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[355]$1770 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[354]$1768 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[353]$1766 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[352]$1764 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[351]$1762 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[350]$1760 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[349]$1758 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[348]$1756 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[347]$1754 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[346]$1752 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[345]$1750 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[344]$1748 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[343]$1746 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[342]$1744 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[341]$1742 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[340]$1740 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[339]$1738 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[338]$1736 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[337]$1734 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[336]$1732 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[335]$1730 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[334]$1728 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[333]$1726 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[332]$1724 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[331]$1722 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[330]$1720 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[329]$1718 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[328]$1716 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[327]$1714 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[326]$1712 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[325]$1710 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[324]$1708 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[323]$1706 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[322]$1704 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[321]$1702 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[320]$1700 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[319]$1698 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[318]$1696 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[317]$1694 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[316]$1692 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[315]$1690 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[314]$1688 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[313]$1686 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[312]$1684 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[311]$1682 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[310]$1680 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[309]$1678 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[308]$1676 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[307]$1674 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[306]$1672 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[305]$1670 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[304]$1668 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[303]$1666 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[302]$1664 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[301]$1662 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[300]$1660 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[299]$1658 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[298]$1656 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[297]$1654 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[296]$1652 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[295]$1650 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[294]$1648 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[293]$1646 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[292]$1644 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[291]$1642 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[290]$1640 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[289]$1638 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[288]$1636 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[287]$1634 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[286]$1632 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[285]$1630 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[284]$1628 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[283]$1626 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[282]$1624 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[281]$1622 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[280]$1620 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[279]$1618 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[278]$1616 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[277]$1614 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[276]$1612 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[275]$1610 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[274]$1608 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[273]$1606 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[272]$1604 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[271]$1602 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[270]$1600 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[269]$1598 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[268]$1596 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[267]$1594 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[266]$1592 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[265]$1590 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[264]$1588 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[263]$1586 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[262]$1584 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[261]$1582 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[260]$1580 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[259]$1578 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[258]$1576 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[257]$1574 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[256]$1572 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[255]$1570 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[254]$1568 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[253]$1566 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[252]$1564 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[251]$1562 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[250]$1560 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[249]$1558 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[248]$1556 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[247]$1554 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[246]$1552 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[245]$1550 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[244]$1548 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[243]$1546 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[242]$1544 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[241]$1542 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[240]$1540 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[239]$1538 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[238]$1536 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[237]$1534 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[236]$1532 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[235]$1530 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[234]$1528 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[233]$1526 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[232]$1524 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[231]$1522 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[230]$1520 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[229]$1518 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[228]$1516 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[227]$1514 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[226]$1512 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[225]$1510 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[224]$1508 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[223]$1506 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[222]$1504 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[221]$1502 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[220]$1500 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[219]$1498 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[218]$1496 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[217]$1494 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[216]$1492 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[215]$1490 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[214]$1488 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[213]$1486 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[212]$1484 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[211]$1482 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[210]$1480 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[209]$1478 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[208]$1476 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[207]$1474 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[206]$1472 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[205]$1470 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[204]$1468 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[203]$1466 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[202]$1464 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[201]$1462 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[200]$1460 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[199]$1458 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[198]$1456 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[197]$1454 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[196]$1452 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[195]$1450 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[194]$1448 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[193]$1446 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[192]$1444 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[191]$1442 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[190]$1440 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[189]$1438 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[188]$1436 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[187]$1434 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[186]$1432 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[185]$1430 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[184]$1428 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[183]$1426 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[182]$1424 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[181]$1422 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[180]$1420 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[179]$1418 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[178]$1416 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[177]$1414 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[176]$1412 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[175]$1410 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[174]$1408 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[173]$1406 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[172]$1404 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[171]$1402 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[170]$1400 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[169]$1398 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[168]$1396 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[167]$1394 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[166]$1392 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[165]$1390 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[164]$1388 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[163]$1386 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[162]$1384 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[161]$1382 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[160]$1380 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[159]$1378 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[158]$1376 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[157]$1374 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[156]$1372 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[155]$1370 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[154]$1368 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[153]$1366 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[152]$1364 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[151]$1362 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[150]$1360 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[149]$1358 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[148]$1356 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[147]$1354 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[146]$1352 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[145]$1350 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[144]$1348 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[143]$1346 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[142]$1344 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[141]$1342 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[140]$1340 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[139]$1338 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[138]$1336 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[137]$1334 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[136]$1332 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[135]$1330 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[134]$1328 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[133]$1326 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[132]$1324 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[131]$1322 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[130]$1320 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[129]$1318 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[128]$1316 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[127]$1314 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[126]$1312 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[125]$1310 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[124]$1308 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[123]$1306 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[122]$1304 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[121]$1302 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[120]$1300 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[119]$1298 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[118]$1296 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[117]$1294 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[116]$1292 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[115]$1290 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[114]$1288 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[113]$1286 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[112]$1284 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[111]$1282 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[110]$1280 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[109]$1278 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[108]$1276 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[107]$1274 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[106]$1272 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[105]$1270 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[104]$1268 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[103]$1266 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[102]$1264 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[101]$1262 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[100]$1260 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[99]$1258 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[98]$1256 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[97]$1254 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[96]$1252 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[95]$1250 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[94]$1248 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[93]$1246 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[92]$1244 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[91]$1242 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[90]$1240 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[89]$1238 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[88]$1236 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[87]$1234 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[86]$1232 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[85]$1230 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[84]$1228 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[83]$1226 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[82]$1224 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[81]$1222 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[80]$1220 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[79]$1218 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[78]$1216 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[77]$1214 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[76]$1212 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[75]$1210 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[74]$1208 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[73]$1206 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[72]$1204 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[71]$1202 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[70]$1200 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[69]$1198 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[68]$1196 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[67]$1194 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[66]$1192 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[65]$1190 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[64]$1188 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[63]$1186 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[62]$1184 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[61]$1182 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[60]$1180 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[59]$1178 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[58]$1176 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[57]$1174 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[56]$1172 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[55]$1170 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[54]$1168 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[53]$1166 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[52]$1164 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[51]$1162 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[50]$1160 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[49]$1158 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[48]$1156 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[47]$1154 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[46]$1152 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[45]$1150 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[44]$1148 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[43]$1146 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[42]$1144 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[41]$1142 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[40]$1140 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[39]$1138 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[38]$1136 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[37]$1134 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[36]$1132 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[35]$1130 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[34]$1128 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[33]$1126 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[32]$1124 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[31]$1122 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[30]$1120 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[29]$1118 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[28]$1116 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[27]$1114 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[26]$1112 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[25]$1110 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[24]$1108 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[23]$1106 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[22]$1104 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[21]$1102 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[20]$1100 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[19]$1098 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[18]$1096 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[17]$1094 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[16]$1092 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[15]$1090 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[14]$1088 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[13]$1086 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[12]$1084 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[11]$1082 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[10]$1080 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[9]$1078 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[8]$1076 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[7]$1074 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[6]$1072 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[5]$1070 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4]$1068 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3]$1066 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2]$1064 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1]$1062 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[0]$1060 ($dff) from module top.
Replaced 4096 DFF cells.

23.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8194 unused wires.
<suppressed ~1 debug messages>

23.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4052 debug messages>

23.29.9. Rerunning OPT passes. (Maybe there is more to do..)

23.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

23.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][13]$15432:
      Old ports: A=1542035, B=32'11111110111101000010010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][12]$15429:
      Old ports: A=16777327, B=32'11111110100001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][15]$15438:
      Old ports: A=32'10100111111101111000011110010011, B=32'11111110111001111101010011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [3:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [4] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [4] 5'01111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][14]$15435:
      Old ports: A=32'11111110100001000010011100000011, B=403383, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [22:3] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] 6'000001 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [2] 9'000100111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][7]$15414:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][8]$15417:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110110001000010011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [4:0] } = { 10'1111111011 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [5] 18'010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][16]$15441:
      Old ports: A=32'11111010010111111111000001101111, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346
      New ports: A=1'1, B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0]
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [31:1] = { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][10]$15423:
      Old ports: A=32'11111110111001111101010011100011, B=32'11111110010001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [4:0] } = { 8'11111110 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][1]$15396:
      Old ports: A=1073807635, B=4194415, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][5]$15408:
      Old ports: A=267388691, B=15179811, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][0]$15393:
      Old ports: A=19, B=4407, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322 [2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322 [31:3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322 [1:0] } = { 19'0000000000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][3]$15402:
      Old ports: A=33621011, B=10167, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [15:3] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [1:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [16] 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [2] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][4]$15405:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [4:0] } = { 8'11111110 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [5] 9'010000100 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][9]$15420:
      Old ports: A=403383, B=32'10100111111101111000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [14:3] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [2] 7'0011110 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][6]$15411:
      Old ports: A=32'11111110000001000010011000100011, B=16777327, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [8:3] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][11]$15426:
      Old ports: A=499747, B=32'11111110000001000010010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [10] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [14:11] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [9:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [10] 7'0000001 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [15] 14'01000000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][2]$15399:
      Old ports: A=32'11111110000000010000000100010011, B=8465955, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [5] 9'000000100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [5:4] 6'000011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][7]$12342:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343, B=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [23] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$12343 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$12344 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [8:4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [6] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$12333:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334, B=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$12334 [5] 2'00 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$12335 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [15] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$12339:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340, B=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795
      New ports: A={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$12340 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$12341 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [19:14] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$12330:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331, B=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [9] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$12331 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [13] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$12332 [4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [21:14] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$12327:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328, B=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [5] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$12328 [5] 1'0 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$12329 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [21] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][1]$12324:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325, B=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [5:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [16] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$12326 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [24:17] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [15:12] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [11] 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][0]$12321:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322, B=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$12322 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [16] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [3] 12'000000000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][8]$12345:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798
      New ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$12346 [0], B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0]
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [31:1] = { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][5]$12336:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337, B=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$12337 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [15] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$12338 [10] 4'0001 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [8:5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [7:6] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [8] 5'00011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][4]$10797:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024
      New ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$10798 [0], B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0]
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [31:1] = { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][2]$10791:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792, B=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [13] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [7:6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$10793 [8:5] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [10:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [25] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][0]$10785:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786, B=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [16] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [12] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$10786 [4:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$10787 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [12:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [29:27] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [24:17] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [3] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][1]$10788:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789, B=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [21] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][3]$10794:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795, B=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [8:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$10796 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [8:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [8] 2'11 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][2]$10023:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637
      New ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10024 [0], B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0]
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [31:1] = { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][0]$10017:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018, B=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [26:25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [3] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [12:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10018 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [13] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10019 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [13:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [17] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][1]$10020:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021, B=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [25:20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [10:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10021 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10022 [8:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [10:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [12] 3'011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][0]$9633:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634, B=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [13:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$9634 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [13:12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$9635 [10:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442 [18:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442 [19] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][1]$9636:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443
      New ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$9637 [0], B=1'0, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0]
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [31:1] = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][0]$9441:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442, B=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442 [30:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$9442 [18:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$9443 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346 [29] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][0]$9345:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$9346 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][0]$9297:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$9298 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][0]$9273:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$9274 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][0]$9261:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$9262 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256 [29] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][1][0]$9255:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$9256 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253 [31] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253 [29] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][0][0]$9252:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=\processor.inst_mux.input0
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$9253 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ \processor.inst_mux.input0 [30:2] \processor.inst_mux.input0 [0] }
      New connections: { \processor.inst_mux.input0 [31] \processor.inst_mux.input0 [1] } = { \processor.inst_mux.input0 [29] \processor.inst_mux.input0 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\processor.inst_mux.$ternary$./verilog/mux2to1.v:50$249:
      Old ports: A=\processor.inst_mux.input0, B=0, Y=\processor.inst_mux.out
      New ports: A={ \processor.inst_mux.input0 [30:2] \processor.inst_mux.input0 [0] }, B=30'000000000000000000000000000000, Y={ \processor.inst_mux.out [30:2] \processor.inst_mux.out [0] }
      New connections: { \processor.inst_mux.out [31] \processor.inst_mux.out [1] } = { \processor.inst_mux.out [29] \processor.inst_mux.out [0] }
  Optimizing cells in module \top.
Performed a total of 44 changes.

23.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

23.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

23.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4065 unused wires.
<suppressed ~1 debug messages>

23.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.29.16. Rerunning OPT passes. (Maybe there is more to do..)

23.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

23.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$12327:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'0 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [24] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'0 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$10789 [20] = $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$12330:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [30] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [24] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [30] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [22] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$10790 [31] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$12323 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$12333:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 2'00 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] 2'00 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [2] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$10792 [5] = $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$12339:
      Old ports: A={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [24] }
      New ports: A={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [31] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$10795 [31] = $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$12325 [23]
  Optimizing cells in module \top.
Performed a total of 4 changes.

23.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

23.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.29.23. Rerunning OPT passes. (Maybe there is more to do..)

23.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

23.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

23.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

23.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.29.30. Finished OPT passes. (There is nothing left to do.)

23.30. Executing ICE40_WRAPCARRY pass (wrap carries).

23.31. Executing TECHMAP pass (map to technology primitives).

23.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

23.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

23.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1874 debug messages>

23.32. Executing OPT pass (performing simple optimizations).

23.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~972 debug messages>

23.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1971 debug messages>
Removed a total of 657 cells.

23.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

23.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 282 unused cells and 758 unused wires.
<suppressed ~283 debug messages>

23.32.5. Finished fast OPT passes.

23.33. Executing ICE40_OPT pass (performing simple optimizations).

23.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$973.slice[0].carry: CO=\processor.PC.outAddr [2]

23.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~144 debug messages>

23.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.33.4. Executing OPT_RMDFF pass (remove dff with constant values).

23.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

23.33.6. Rerunning OPT passes. (Removed registers in this run.)

23.33.7. Running ICE40 specific optimizations.

23.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.33.10. Executing OPT_RMDFF pass (remove dff with constant values).

23.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.33.12. Finished OPT passes. (There is nothing left to do.)

23.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21658 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [0] -> \data_mem_inst.led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21659 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [1] -> \data_mem_inst.led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21660 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [2] -> \data_mem_inst.led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21661 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [3] -> \data_mem_inst.led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21662 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [4] -> \data_mem_inst.led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21663 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [5] -> \data_mem_inst.led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21664 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [6] -> \data_mem_inst.led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21665 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [7] -> \data_mem_inst.led_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21691 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [1] -> \data_mem_inst.sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21692 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [2] -> \data_mem_inst.sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21693 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [3] -> \data_mem_inst.sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21694 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [0] -> \data_mem_inst.addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21695 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [1] -> \data_mem_inst.addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21696 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [2] -> \data_mem_inst.addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21697 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [3] -> \data_mem_inst.addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21698 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [4] -> \data_mem_inst.addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21699 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [5] -> \data_mem_inst.addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21700 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [6] -> \data_mem_inst.addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21701 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [7] -> \data_mem_inst.addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21702 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [8] -> \data_mem_inst.addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21703 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [9] -> \data_mem_inst.addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21704 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [10] -> \data_mem_inst.addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21705 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [11] -> \data_mem_inst.addr_buf [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21726 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [0] -> \data_mem_inst.write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21727 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [1] -> \data_mem_inst.write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21728 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [2] -> \data_mem_inst.write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21729 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [3] -> \data_mem_inst.write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21730 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [4] -> \data_mem_inst.write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21731 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [5] -> \data_mem_inst.write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21732 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [6] -> \data_mem_inst.write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21733 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [7] -> \data_mem_inst.write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21734 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [8] -> \data_mem_inst.write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21735 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [9] -> \data_mem_inst.write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21736 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [10] -> \data_mem_inst.write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21737 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [11] -> \data_mem_inst.write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21738 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [12] -> \data_mem_inst.write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21739 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [13] -> \data_mem_inst.write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21740 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [14] -> \data_mem_inst.write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21741 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [15] -> \data_mem_inst.write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21742 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [16] -> \data_mem_inst.write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21743 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [17] -> \data_mem_inst.write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21744 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [18] -> \data_mem_inst.write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21745 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [19] -> \data_mem_inst.write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21746 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [20] -> \data_mem_inst.write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21747 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [21] -> \data_mem_inst.write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21748 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [22] -> \data_mem_inst.write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21749 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [23] -> \data_mem_inst.write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21750 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [24] -> \data_mem_inst.write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21751 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [25] -> \data_mem_inst.write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21752 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [26] -> \data_mem_inst.write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21753 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [27] -> \data_mem_inst.write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21754 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [28] -> \data_mem_inst.write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21755 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [29] -> \data_mem_inst.write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21756 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [30] -> \data_mem_inst.write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21757 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [31] -> \data_mem_inst.write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21758 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memwrite_buf[0:0] -> \data_mem_inst.memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21759 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memread_buf[0:0] -> \data_mem_inst.memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21760 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [0] -> \data_mem_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21761 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [1] -> \data_mem_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21762 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [2] -> \data_mem_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21763 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [3] -> \data_mem_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21764 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [4] -> \data_mem_inst.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21765 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [5] -> \data_mem_inst.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21766 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [6] -> \data_mem_inst.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21767 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [7] -> \data_mem_inst.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21768 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [8] -> \data_mem_inst.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21769 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [9] -> \data_mem_inst.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21770 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [10] -> \data_mem_inst.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21771 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [11] -> \data_mem_inst.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21772 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [12] -> \data_mem_inst.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21773 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [13] -> \data_mem_inst.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21774 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [14] -> \data_mem_inst.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21775 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [15] -> \data_mem_inst.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21776 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [16] -> \data_mem_inst.state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21777 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [17] -> \data_mem_inst.state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21778 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [18] -> \data_mem_inst.state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21779 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [19] -> \data_mem_inst.state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21780 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [20] -> \data_mem_inst.state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21781 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [21] -> \data_mem_inst.state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21782 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [22] -> \data_mem_inst.state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21783 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [23] -> \data_mem_inst.state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21784 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [24] -> \data_mem_inst.state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21785 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [25] -> \data_mem_inst.state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21786 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [26] -> \data_mem_inst.state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21787 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [27] -> \data_mem_inst.state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21788 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [28] -> \data_mem_inst.state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21789 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [29] -> \data_mem_inst.state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21790 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [30] -> \data_mem_inst.state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21791 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$333.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22067_Y [31] -> \data_mem_inst.state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21792 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$345.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$21892_Y -> \data_mem_inst.clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21793 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [0] -> \data_mem_inst.read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21794 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [1] -> \data_mem_inst.read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21795 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [2] -> \data_mem_inst.read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21796 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [3] -> \data_mem_inst.read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21797 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [4] -> \data_mem_inst.read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21798 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [5] -> \data_mem_inst.read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21799 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [6] -> \data_mem_inst.read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21800 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [7] -> \data_mem_inst.read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21801 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [8] -> \data_mem_inst.read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21802 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [9] -> \data_mem_inst.read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21803 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [10] -> \data_mem_inst.read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21804 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [11] -> \data_mem_inst.read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21805 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [12] -> \data_mem_inst.read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21806 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [13] -> \data_mem_inst.read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21807 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [14] -> \data_mem_inst.read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21808 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [15] -> \data_mem_inst.read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21809 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [16] -> \data_mem_inst.read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21810 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [17] -> \data_mem_inst.read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21811 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [18] -> \data_mem_inst.read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21812 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [19] -> \data_mem_inst.read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21813 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [20] -> \data_mem_inst.read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21814 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [21] -> \data_mem_inst.read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21815 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [22] -> \data_mem_inst.read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21816 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [23] -> \data_mem_inst.read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21817 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [24] -> \data_mem_inst.read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21818 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [25] -> \data_mem_inst.read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21819 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [26] -> \data_mem_inst.read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21820 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [27] -> \data_mem_inst.read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21821 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [28] -> \data_mem_inst.read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21822 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [29] -> \data_mem_inst.read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21823 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [30] -> \data_mem_inst.read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21824 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [31] -> \data_mem_inst.read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23083 to $_DFFE_PP_ for \processor.PC.inAddr [0] -> \processor.PC.outAddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23084 to $_DFFE_PP_ for \processor.PC.inAddr [1] -> \processor.PC.outAddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23085 to $_DFFE_PP_ for \processor.PC.inAddr [2] -> \processor.PC.outAddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23086 to $_DFFE_PP_ for \processor.PC.inAddr [3] -> \processor.PC.outAddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23087 to $_DFFE_PP_ for \processor.PC.inAddr [4] -> \processor.PC.outAddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23088 to $_DFFE_PP_ for \processor.PC.inAddr [5] -> \processor.PC.outAddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23089 to $_DFFE_PP_ for \processor.PC.inAddr [6] -> \processor.PC.outAddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23090 to $_DFFE_PP_ for \processor.PC.inAddr [7] -> \processor.PC.outAddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23091 to $_DFFE_PP_ for \processor.PC.inAddr [8] -> \processor.PC.outAddr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23092 to $_DFFE_PP_ for \processor.PC.inAddr [9] -> \processor.PC.outAddr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23093 to $_DFFE_PP_ for \processor.PC.inAddr [10] -> \processor.PC.outAddr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23094 to $_DFFE_PP_ for \processor.PC.inAddr [11] -> \processor.PC.outAddr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23095 to $_DFFE_PP_ for \processor.PC.inAddr [12] -> \processor.PC.outAddr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23096 to $_DFFE_PP_ for \processor.PC.inAddr [13] -> \processor.PC.outAddr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23097 to $_DFFE_PP_ for \processor.PC.inAddr [14] -> \processor.PC.outAddr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23098 to $_DFFE_PP_ for \processor.PC.inAddr [15] -> \processor.PC.outAddr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23099 to $_DFFE_PP_ for \processor.PC.inAddr [16] -> \processor.PC.outAddr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23100 to $_DFFE_PP_ for \processor.PC.inAddr [17] -> \processor.PC.outAddr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23101 to $_DFFE_PP_ for \processor.PC.inAddr [18] -> \processor.PC.outAddr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23102 to $_DFFE_PP_ for \processor.PC.inAddr [19] -> \processor.PC.outAddr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23103 to $_DFFE_PP_ for \processor.PC.inAddr [20] -> \processor.PC.outAddr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23104 to $_DFFE_PP_ for \processor.PC.inAddr [21] -> \processor.PC.outAddr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23105 to $_DFFE_PP_ for \processor.PC.inAddr [22] -> \processor.PC.outAddr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23106 to $_DFFE_PP_ for \processor.PC.inAddr [23] -> \processor.PC.outAddr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23107 to $_DFFE_PP_ for \processor.PC.inAddr [24] -> \processor.PC.outAddr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23108 to $_DFFE_PP_ for \processor.PC.inAddr [25] -> \processor.PC.outAddr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23109 to $_DFFE_PP_ for \processor.PC.inAddr [26] -> \processor.PC.outAddr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23110 to $_DFFE_PP_ for \processor.PC.inAddr [27] -> \processor.PC.outAddr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23111 to $_DFFE_PP_ for \processor.PC.inAddr [28] -> \processor.PC.outAddr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23112 to $_DFFE_PP_ for \processor.PC.inAddr [29] -> \processor.PC.outAddr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23113 to $_DFFE_PP_ for \processor.PC.inAddr [30] -> \processor.PC.outAddr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23114 to $_DFFE_PP_ for \processor.PC.inAddr [31] -> \processor.PC.outAddr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23319 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [0] -> \processor.branch_predictor_FSM.s [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23320 to $_DFFE_PP_ for $techmap\processor.branch_predictor_FSM.$0\s[1:0] [1] -> \processor.branch_predictor_FSM.s [1].

23.35. Executing TECHMAP pass (map to technology primitives).

23.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

23.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~676 debug messages>

23.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~406 debug messages>

23.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$973.slice[0].carry ($lut).

23.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26634 (SB_DFF): \processor.ex_mem_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23153 (SB_DFF): \processor.if_id_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22840 (SB_DFF): \processor.mem_wb_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21761 (SB_DFFE): \data_mem_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21763 (SB_DFFE): \data_mem_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21764 (SB_DFFE): \data_mem_inst.state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21765 (SB_DFFE): \data_mem_inst.state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21766 (SB_DFFE): \data_mem_inst.state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21767 (SB_DFFE): \data_mem_inst.state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21768 (SB_DFFE): \data_mem_inst.state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21769 (SB_DFFE): \data_mem_inst.state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21770 (SB_DFFE): \data_mem_inst.state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21771 (SB_DFFE): \data_mem_inst.state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21772 (SB_DFFE): \data_mem_inst.state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21773 (SB_DFFE): \data_mem_inst.state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21774 (SB_DFFE): \data_mem_inst.state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21775 (SB_DFFE): \data_mem_inst.state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21776 (SB_DFFE): \data_mem_inst.state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21777 (SB_DFFE): \data_mem_inst.state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21778 (SB_DFFE): \data_mem_inst.state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21779 (SB_DFFE): \data_mem_inst.state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21780 (SB_DFFE): \data_mem_inst.state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21781 (SB_DFFE): \data_mem_inst.state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21762 (SB_DFFE): \data_mem_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21783 (SB_DFFE): \data_mem_inst.state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21782 (SB_DFFE): \data_mem_inst.state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21785 (SB_DFFE): \data_mem_inst.state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21786 (SB_DFFE): \data_mem_inst.state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21787 (SB_DFFE): \data_mem_inst.state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21788 (SB_DFFE): \data_mem_inst.state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21789 (SB_DFFE): \data_mem_inst.state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21790 (SB_DFFE): \data_mem_inst.state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21760 (SB_DFFE): \data_mem_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21792 (SB_DFFE): \data_mem_inst.clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21791 (SB_DFFE): \data_mem_inst.state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21784 (SB_DFFE): \data_mem_inst.state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22862 (SB_DFF): \processor.mem_wb_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22883 (SB_DFF): \processor.mem_wb_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26633 (SB_DFF): \processor.ex_mem_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22799 (SB_DFF): \processor.mem_wb_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26595 (SB_DFF): \processor.ex_mem_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26666 (SB_DFF): \processor.ex_mem_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26667 (SB_DFF): \processor.ex_mem_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22803 (SB_DFF): \processor.mem_wb_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26669 (SB_DFF): \processor.ex_mem_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26670 (SB_DFF): \processor.ex_mem_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22806 (SB_DFF): \processor.mem_wb_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22807 (SB_DFF): \processor.mem_wb_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26673 (SB_DFF): \processor.ex_mem_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26674 (SB_DFF): \processor.ex_mem_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22810 (SB_DFF): \processor.mem_wb_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26676 (SB_DFF): \processor.ex_mem_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26677 (SB_DFF): \processor.ex_mem_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22813 (SB_DFF): \processor.mem_wb_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26680 (SB_DFF): \processor.ex_mem_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26681 (SB_DFF): \processor.ex_mem_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26682 (SB_DFF): \processor.ex_mem_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22818 (SB_DFF): \processor.mem_wb_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26684 (SB_DFF): \processor.ex_mem_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26685 (SB_DFF): \processor.ex_mem_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22821 (SB_DFF): \processor.mem_wb_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22822 (SB_DFF): \processor.mem_wb_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26688 (SB_DFF): \processor.ex_mem_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26689 (SB_DFF): \processor.ex_mem_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22825 (SB_DFF): \processor.mem_wb_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26691 (SB_DFF): \processor.ex_mem_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26692 (SB_DFF): \processor.ex_mem_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22828 (SB_DFF): \processor.mem_wb_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22829 (SB_DFF): \processor.mem_wb_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22830 (SB_DFF): \processor.mem_wb_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22831 (SB_DFF): \processor.mem_wb_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26697 (SB_DFF): \processor.ex_mem_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22833 (SB_DFF): \processor.mem_wb_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22834 (SB_DFF): \processor.mem_wb_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22835 (SB_DFF): \processor.mem_wb_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22816 (SB_DFF): \processor.mem_wb_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22837 (SB_DFF): \processor.mem_wb_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26639 (SB_DFF): \processor.ex_mem_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22839 (SB_DFF): \processor.mem_wb_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22836 (SB_DFF): \processor.mem_wb_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22841 (SB_DFF): \processor.mem_wb_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22842 (SB_DFF): \processor.mem_wb_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22843 (SB_DFF): \processor.mem_wb_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22844 (SB_DFF): \processor.mem_wb_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22845 (SB_DFF): \processor.mem_wb_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22846 (SB_DFF): \processor.mem_wb_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22847 (SB_DFF): \processor.mem_wb_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22848 (SB_DFF): \processor.mem_wb_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22849 (SB_DFF): \processor.mem_wb_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22850 (SB_DFF): \processor.mem_wb_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22851 (SB_DFF): \processor.mem_wb_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22852 (SB_DFF): \processor.mem_wb_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22853 (SB_DFF): \processor.mem_wb_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22854 (SB_DFF): \processor.mem_wb_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22855 (SB_DFF): \processor.mem_wb_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22856 (SB_DFF): \processor.mem_wb_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22857 (SB_DFF): \processor.mem_wb_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22858 (SB_DFF): \processor.mem_wb_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22859 (SB_DFF): \processor.mem_wb_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22838 (SB_DFF): \processor.mem_wb_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22861 (SB_DFF): \processor.mem_wb_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22860 (SB_DFF): \processor.mem_wb_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22863 (SB_DFF): \processor.mem_wb_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22864 (SB_DFF): \processor.mem_wb_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22865 (SB_DFF): \processor.mem_wb_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22866 (SB_DFF): \processor.mem_wb_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22867 (SB_DFF): \processor.mem_wb_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22868 (SB_DFF): \processor.mem_wb_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22869 (SB_DFF): \processor.mem_wb_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22870 (SB_DFF): \processor.mem_wb_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22871 (SB_DFF): \processor.mem_wb_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22872 (SB_DFF): \processor.mem_wb_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22873 (SB_DFF): \processor.mem_wb_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22874 (SB_DFF): \processor.mem_wb_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22875 (SB_DFF): \processor.mem_wb_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22876 (SB_DFF): \processor.mem_wb_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22877 (SB_DFF): \processor.mem_wb_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22878 (SB_DFF): \processor.mem_wb_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22879 (SB_DFF): \processor.mem_wb_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22880 (SB_DFF): \processor.mem_wb_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22881 (SB_DFF): \processor.mem_wb_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22882 (SB_DFF): \processor.mem_wb_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22885 (SB_DFF): \processor.mem_wb_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22886 (SB_DFF): \processor.mem_wb_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22887 (SB_DFF): \processor.mem_wb_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22888 (SB_DFF): \processor.mem_wb_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22889 (SB_DFF): \processor.mem_wb_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22890 (SB_DFF): \processor.mem_wb_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22891 (SB_DFF): \processor.mem_wb_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22892 (SB_DFF): \processor.mem_wb_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22893 (SB_DFF): \processor.mem_wb_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22894 (SB_DFF): \processor.mem_wb_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22895 (SB_DFF): \processor.mem_wb_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22896 (SB_DFF): \processor.mem_wb_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22897 (SB_DFF): \processor.mem_wb_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22898 (SB_DFF): \processor.mem_wb_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22899 (SB_DFF): \processor.mem_wb_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22900 (SB_DFF): \processor.mem_wb_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22901 (SB_DFF): \processor.mem_wb_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26735 (SB_DFF): \processor.ex_mem_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22903 (SB_DFF): \processor.mem_wb_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26737 (SB_DFF): \processor.ex_mem_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26738 (SB_DFF): \processor.ex_mem_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26739 (SB_DFF): \processor.ex_mem_reg.data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22907 (SB_DFF): \processor.mem_wb_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26741 (SB_DFF): \processor.ex_mem_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26742 (SB_DFF): \processor.ex_mem_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22910 (SB_DFF): \processor.mem_wb_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22911 (SB_DFF): \processor.mem_wb_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22912 (SB_DFF): \processor.mem_wb_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24021 (SB_DFF): \processor.id_ex_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24022 (SB_DFF): \processor.id_ex_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24023 (SB_DFF): \processor.id_ex_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24024 (SB_DFF): \processor.id_ex_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24025 (SB_DFF): \processor.id_ex_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24026 (SB_DFF): \processor.id_ex_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24027 (SB_DFF): \processor.id_ex_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24028 (SB_DFF): \processor.id_ex_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24029 (SB_DFF): \processor.id_ex_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24030 (SB_DFF): \processor.id_ex_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24031 (SB_DFF): \processor.id_ex_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24032 (SB_DFF): \processor.id_ex_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24013 (SB_DFF): \processor.id_ex_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24034 (SB_DFF): \processor.id_ex_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24033 (SB_DFF): \processor.id_ex_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24036 (SB_DFF): \processor.id_ex_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24037 (SB_DFF): \processor.id_ex_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24038 (SB_DFF): \processor.id_ex_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24039 (SB_DFF): \processor.id_ex_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24040 (SB_DFF): \processor.id_ex_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24041 (SB_DFF): \processor.id_ex_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24042 (SB_DFF): \processor.id_ex_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24043 (SB_DFF): \processor.id_ex_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24044 (SB_DFF): \processor.id_ex_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24045 (SB_DFF): \processor.id_ex_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24046 (SB_DFF): \processor.id_ex_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24047 (SB_DFF): \processor.id_ex_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24048 (SB_DFF): \processor.id_ex_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24049 (SB_DFF): \processor.id_ex_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24050 (SB_DFF): \processor.id_ex_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24051 (SB_DFF): \processor.id_ex_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23083 (SB_DFFE): \processor.PC.outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23084 (SB_DFFE): \processor.PC.outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23085 (SB_DFFE): \processor.PC.outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23086 (SB_DFFE): \processor.PC.outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23087 (SB_DFFE): \processor.PC.outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23088 (SB_DFFE): \processor.PC.outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23089 (SB_DFFE): \processor.PC.outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23090 (SB_DFFE): \processor.PC.outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23091 (SB_DFFE): \processor.PC.outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23092 (SB_DFFE): \processor.PC.outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23093 (SB_DFFE): \processor.PC.outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23094 (SB_DFFE): \processor.PC.outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23095 (SB_DFFE): \processor.PC.outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23096 (SB_DFFE): \processor.PC.outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23097 (SB_DFFE): \processor.PC.outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23098 (SB_DFFE): \processor.PC.outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23099 (SB_DFFE): \processor.PC.outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23100 (SB_DFFE): \processor.PC.outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23101 (SB_DFFE): \processor.PC.outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23102 (SB_DFFE): \processor.PC.outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23103 (SB_DFFE): \processor.PC.outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23104 (SB_DFFE): \processor.PC.outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23105 (SB_DFFE): \processor.PC.outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23106 (SB_DFFE): \processor.PC.outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23107 (SB_DFFE): \processor.PC.outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23108 (SB_DFFE): \processor.PC.outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23109 (SB_DFFE): \processor.PC.outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23110 (SB_DFFE): \processor.PC.outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23111 (SB_DFFE): \processor.PC.outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23112 (SB_DFFE): \processor.PC.outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23113 (SB_DFFE): \processor.PC.outAddr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23114 (SB_DFFE): \processor.PC.outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22913 (SB_DFF): \processor.mem_wb_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23148 (SB_DFF): \processor.if_id_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23149 (SB_DFF): \processor.if_id_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23150 (SB_DFF): \processor.if_id_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22906 (SB_DFF): \processor.mem_wb_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23152 (SB_DFF): \processor.if_id_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23151 (SB_DFF): \processor.if_id_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23159 (SB_DFF): \processor.if_id_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23160 (SB_DFF): \processor.if_id_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23161 (SB_DFF): \processor.if_id_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23162 (SB_DFF): \processor.if_id_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23163 (SB_DFF): \processor.if_id_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23164 (SB_DFF): \processor.if_id_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23165 (SB_DFF): \processor.if_id_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24174 (SB_DFF): \processor.id_ex_reg.data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24175 (SB_DFF): \processor.id_ex_reg.data_out [166] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24176 (SB_DFF): \processor.id_ex_reg.data_out [167] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24177 (SB_DFF): \processor.id_ex_reg.data_out [168] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24178 (SB_DFF): \processor.id_ex_reg.data_out [169] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24179 (SB_DFF): \processor.id_ex_reg.data_out [170] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24180 (SB_DFF): \processor.id_ex_reg.data_out [171] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24181 (SB_DFF): \processor.id_ex_reg.data_out [172] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24055 (SB_DFF): \processor.id_ex_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24182 (SB_DFF): \processor.id_ex_reg.data_out [173] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24184 (SB_DFF): \processor.id_ex_reg.data_out [175] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26598 (SB_DFF): \processor.ex_mem_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23318 (SB_DFFN): \processor.branch_predictor_FSM.branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26724 (SB_DFF): \processor.ex_mem_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26594 (SB_DFF): \processor.ex_mem_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26599 (SB_DFF): \processor.ex_mem_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26661 (SB_DFF): \processor.ex_mem_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26730 (SB_DFF): \processor.ex_mem_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26731 (SB_DFF): \processor.ex_mem_reg.data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26732 (SB_DFF): \processor.ex_mem_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26733 (SB_DFF): \processor.ex_mem_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26734 (SB_DFF): \processor.ex_mem_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24057 (SB_DFF): \processor.id_ex_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24012 (SB_DFF): \processor.id_ex_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24011 (SB_DFF): \processor.id_ex_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24014 (SB_DFF): \processor.id_ex_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24015 (SB_DFF): \processor.id_ex_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24016 (SB_DFF): \processor.id_ex_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24017 (SB_DFF): \processor.id_ex_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24018 (SB_DFF): \processor.id_ex_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24019 (SB_DFF): \processor.id_ex_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24020 (SB_DFF): \processor.id_ex_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23116 (SB_DFF): \processor.if_id_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23117 (SB_DFF): \processor.if_id_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23118 (SB_DFF): \processor.if_id_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23119 (SB_DFF): \processor.if_id_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23120 (SB_DFF): \processor.if_id_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23121 (SB_DFF): \processor.if_id_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23122 (SB_DFF): \processor.if_id_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23123 (SB_DFF): \processor.if_id_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23124 (SB_DFF): \processor.if_id_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23125 (SB_DFF): \processor.if_id_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23126 (SB_DFF): \processor.if_id_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23127 (SB_DFF): \processor.if_id_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23128 (SB_DFF): \processor.if_id_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23129 (SB_DFF): \processor.if_id_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23130 (SB_DFF): \processor.if_id_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23131 (SB_DFF): \processor.if_id_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23132 (SB_DFF): \processor.if_id_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23133 (SB_DFF): \processor.if_id_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23134 (SB_DFF): \processor.if_id_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23135 (SB_DFF): \processor.if_id_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23136 (SB_DFF): \processor.if_id_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23137 (SB_DFF): \processor.if_id_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23138 (SB_DFF): \processor.if_id_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23139 (SB_DFF): \processor.if_id_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23140 (SB_DFF): \processor.if_id_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23141 (SB_DFF): \processor.if_id_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23142 (SB_DFF): \processor.if_id_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23143 (SB_DFF): \processor.if_id_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23144 (SB_DFF): \processor.if_id_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23145 (SB_DFF): \processor.if_id_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23146 (SB_DFF): \processor.if_id_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24052 (SB_DFF): \processor.id_ex_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24053 (SB_DFF): \processor.id_ex_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24054 (SB_DFF): \processor.id_ex_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24035 (SB_DFF): \processor.id_ex_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24056 (SB_DFF): \processor.id_ex_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24167 (SB_DFF): \processor.id_ex_reg.data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24058 (SB_DFF): \processor.id_ex_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24059 (SB_DFF): \processor.id_ex_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24060 (SB_DFF): \processor.id_ex_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24061 (SB_DFF): \processor.id_ex_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24062 (SB_DFF): \processor.id_ex_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24063 (SB_DFF): \processor.id_ex_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24064 (SB_DFF): \processor.id_ex_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24065 (SB_DFF): \processor.id_ex_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24066 (SB_DFF): \processor.id_ex_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24067 (SB_DFF): \processor.id_ex_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24068 (SB_DFF): \processor.id_ex_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24069 (SB_DFF): \processor.id_ex_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24070 (SB_DFF): \processor.id_ex_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24071 (SB_DFF): \processor.id_ex_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24072 (SB_DFF): \processor.id_ex_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24073 (SB_DFF): \processor.id_ex_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24074 (SB_DFF): \processor.id_ex_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24075 (SB_DFF): \processor.id_ex_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24076 (SB_DFF): \processor.id_ex_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26600 (SB_DFF): \processor.ex_mem_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24078 (SB_DFF): \processor.id_ex_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24077 (SB_DFF): \processor.id_ex_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24080 (SB_DFF): \processor.id_ex_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24081 (SB_DFF): \processor.id_ex_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24082 (SB_DFF): \processor.id_ex_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24083 (SB_DFF): \processor.id_ex_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24084 (SB_DFF): \processor.id_ex_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24085 (SB_DFF): \processor.id_ex_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24086 (SB_DFF): \processor.id_ex_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24087 (SB_DFF): \processor.id_ex_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24088 (SB_DFF): \processor.id_ex_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24089 (SB_DFF): \processor.id_ex_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24090 (SB_DFF): \processor.id_ex_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24091 (SB_DFF): \processor.id_ex_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24092 (SB_DFF): \processor.id_ex_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24093 (SB_DFF): \processor.id_ex_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24094 (SB_DFF): \processor.id_ex_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24095 (SB_DFF): \processor.id_ex_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24096 (SB_DFF): \processor.id_ex_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24097 (SB_DFF): \processor.id_ex_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24098 (SB_DFF): \processor.id_ex_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24079 (SB_DFF): \processor.id_ex_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24100 (SB_DFF): \processor.id_ex_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24099 (SB_DFF): \processor.id_ex_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24102 (SB_DFF): \processor.id_ex_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24103 (SB_DFF): \processor.id_ex_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24104 (SB_DFF): \processor.id_ex_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24105 (SB_DFF): \processor.id_ex_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24106 (SB_DFF): \processor.id_ex_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24107 (SB_DFF): \processor.id_ex_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24108 (SB_DFF): \processor.id_ex_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24109 (SB_DFF): \processor.id_ex_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24110 (SB_DFF): \processor.id_ex_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24111 (SB_DFF): \processor.id_ex_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24112 (SB_DFF): \processor.id_ex_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24113 (SB_DFF): \processor.id_ex_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24114 (SB_DFF): \processor.id_ex_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24115 (SB_DFF): \processor.id_ex_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24116 (SB_DFF): \processor.id_ex_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24117 (SB_DFF): \processor.id_ex_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24118 (SB_DFF): \processor.id_ex_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24119 (SB_DFF): \processor.id_ex_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24120 (SB_DFF): \processor.id_ex_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24101 (SB_DFF): \processor.id_ex_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24122 (SB_DFF): \processor.id_ex_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24121 (SB_DFF): \processor.id_ex_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24124 (SB_DFF): \processor.id_ex_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24125 (SB_DFF): \processor.id_ex_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24126 (SB_DFF): \processor.id_ex_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24127 (SB_DFF): \processor.id_ex_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24128 (SB_DFF): \processor.id_ex_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24129 (SB_DFF): \processor.id_ex_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24130 (SB_DFF): \processor.id_ex_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24131 (SB_DFF): \processor.id_ex_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24132 (SB_DFF): \processor.id_ex_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24133 (SB_DFF): \processor.id_ex_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24134 (SB_DFF): \processor.id_ex_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24135 (SB_DFF): \processor.id_ex_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24136 (SB_DFF): \processor.id_ex_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24137 (SB_DFF): \processor.id_ex_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24138 (SB_DFF): \processor.id_ex_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24139 (SB_DFF): \processor.id_ex_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24140 (SB_DFF): \processor.id_ex_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24141 (SB_DFF): \processor.id_ex_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24142 (SB_DFF): \processor.id_ex_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24123 (SB_DFF): \processor.id_ex_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24144 (SB_DFF): \processor.id_ex_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24143 (SB_DFF): \processor.id_ex_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24146 (SB_DFF): \processor.id_ex_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24147 (SB_DFF): \processor.id_ex_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24149 (SB_DFF): \processor.id_ex_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24150 (SB_DFF): \processor.id_ex_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24151 (SB_DFF): \processor.id_ex_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24152 (SB_DFF): \processor.id_ex_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24153 (SB_DFF): \processor.id_ex_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24154 (SB_DFF): \processor.id_ex_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24155 (SB_DFF): \processor.id_ex_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24157 (SB_DFF): \processor.id_ex_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24158 (SB_DFF): \processor.id_ex_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23154 (SB_DFF): \processor.if_id_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23155 (SB_DFF): \processor.if_id_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23156 (SB_DFF): \processor.if_id_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23157 (SB_DFF): \processor.if_id_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23158 (SB_DFF): \processor.if_id_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24159 (SB_DFF): \processor.id_ex_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24145 (SB_DFF): \processor.id_ex_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24166 (SB_DFF): \processor.id_ex_reg.data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24165 (SB_DFF): \processor.id_ex_reg.data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24168 (SB_DFF): \processor.id_ex_reg.data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24169 (SB_DFF): \processor.id_ex_reg.data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24170 (SB_DFF): \processor.id_ex_reg.data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24171 (SB_DFF): \processor.id_ex_reg.data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24172 (SB_DFF): \processor.id_ex_reg.data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24173 (SB_DFF): \processor.id_ex_reg.data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23167 (SB_DFF): \processor.if_id_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23168 (SB_DFF): \processor.if_id_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23169 (SB_DFF): \processor.if_id_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23170 (SB_DFF): \processor.if_id_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23171 (SB_DFF): \processor.if_id_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23172 (SB_DFF): \processor.if_id_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23173 (SB_DFF): \processor.if_id_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23174 (SB_DFF): \processor.if_id_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23175 (SB_DFF): \processor.if_id_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23176 (SB_DFF): \processor.if_id_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23177 (SB_DFF): \processor.if_id_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24009 (SB_DFF): \processor.id_ex_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23319 (SB_DFFE): \processor.branch_predictor_FSM.s [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22800 (SB_DFF): \processor.mem_wb_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26725 (SB_DFF): \processor.ex_mem_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23115 (SB_DFF): \processor.if_id_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26662 (SB_DFF): \processor.ex_mem_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26646 (SB_DFF): \processor.ex_mem_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26636 (SB_DFF): \processor.ex_mem_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26635 (SB_DFF): \processor.ex_mem_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26637 (SB_DFF): \processor.ex_mem_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26640 (SB_DFF): \processor.ex_mem_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26638 (SB_DFF): \processor.ex_mem_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26641 (SB_DFF): \processor.ex_mem_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26647 (SB_DFF): \processor.ex_mem_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26643 (SB_DFF): \processor.ex_mem_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26642 (SB_DFF): \processor.ex_mem_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26644 (SB_DFF): \processor.ex_mem_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26648 (SB_DFF): \processor.ex_mem_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26645 (SB_DFF): \processor.ex_mem_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26649 (SB_DFF): \processor.ex_mem_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26663 (SB_DFF): \processor.ex_mem_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26654 (SB_DFF): \processor.ex_mem_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26651 (SB_DFF): \processor.ex_mem_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26650 (SB_DFF): \processor.ex_mem_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26652 (SB_DFF): \processor.ex_mem_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26655 (SB_DFF): \processor.ex_mem_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26653 (SB_DFF): \processor.ex_mem_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26656 (SB_DFF): \processor.ex_mem_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26664 (SB_DFF): \processor.ex_mem_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26658 (SB_DFF): \processor.ex_mem_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26657 (SB_DFF): \processor.ex_mem_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26659 (SB_DFF): \processor.ex_mem_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26665 (SB_DFF): \processor.ex_mem_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26660 (SB_DFF): \processor.ex_mem_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26698 (SB_DFF): \processor.ex_mem_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26726 (SB_DFF): \processor.ex_mem_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26693 (SB_DFF): \processor.ex_mem_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26678 (SB_DFF): \processor.ex_mem_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26671 (SB_DFF): \processor.ex_mem_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26668 (SB_DFF): \processor.ex_mem_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22801 (SB_DFF): \processor.mem_wb_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22802 (SB_DFF): \processor.mem_wb_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26672 (SB_DFF): \processor.ex_mem_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22804 (SB_DFF): \processor.mem_wb_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22805 (SB_DFF): \processor.mem_wb_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26679 (SB_DFF): \processor.ex_mem_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26675 (SB_DFF): \processor.ex_mem_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22808 (SB_DFF): \processor.mem_wb_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22809 (SB_DFF): \processor.mem_wb_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26683 (SB_DFF): \processor.ex_mem_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22811 (SB_DFF): \processor.mem_wb_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22812 (SB_DFF): \processor.mem_wb_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26694 (SB_DFF): \processor.ex_mem_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26686 (SB_DFF): \processor.ex_mem_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22815 (SB_DFF): \processor.mem_wb_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22814 (SB_DFF): \processor.mem_wb_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22817 (SB_DFF): \processor.mem_wb_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26687 (SB_DFF): \processor.ex_mem_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22819 (SB_DFF): \processor.mem_wb_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22820 (SB_DFF): \processor.mem_wb_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26695 (SB_DFF): \processor.ex_mem_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26690 (SB_DFF): \processor.ex_mem_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22823 (SB_DFF): \processor.mem_wb_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22824 (SB_DFF): \processor.mem_wb_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26696 (SB_DFF): \processor.ex_mem_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22826 (SB_DFF): \processor.mem_wb_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22827 (SB_DFF): \processor.mem_wb_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26727 (SB_DFF): \processor.ex_mem_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26709 (SB_DFF): \processor.ex_mem_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26702 (SB_DFF): \processor.ex_mem_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26699 (SB_DFF): \processor.ex_mem_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22832 (SB_DFF): \processor.mem_wb_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26700 (SB_DFF): \processor.ex_mem_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26703 (SB_DFF): \processor.ex_mem_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26701 (SB_DFF): \processor.ex_mem_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26704 (SB_DFF): \processor.ex_mem_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26710 (SB_DFF): \processor.ex_mem_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26706 (SB_DFF): \processor.ex_mem_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26705 (SB_DFF): \processor.ex_mem_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26707 (SB_DFF): \processor.ex_mem_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26711 (SB_DFF): \processor.ex_mem_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26708 (SB_DFF): \processor.ex_mem_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26712 (SB_DFF): \processor.ex_mem_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26728 (SB_DFF): \processor.ex_mem_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26717 (SB_DFF): \processor.ex_mem_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26714 (SB_DFF): \processor.ex_mem_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26713 (SB_DFF): \processor.ex_mem_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26715 (SB_DFF): \processor.ex_mem_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26718 (SB_DFF): \processor.ex_mem_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26716 (SB_DFF): \processor.ex_mem_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26719 (SB_DFF): \processor.ex_mem_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26729 (SB_DFF): \processor.ex_mem_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26721 (SB_DFF): \processor.ex_mem_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26720 (SB_DFF): \processor.ex_mem_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26722 (SB_DFF): \processor.ex_mem_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26740 (SB_DFF): \processor.ex_mem_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26723 (SB_DFF): \processor.ex_mem_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23166 (SB_DFF): \processor.if_id_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26592 (SB_DFF): \processor.ex_mem_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23320 (SB_DFFE): \processor.branch_predictor_FSM.s [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26597 (SB_DFF): \processor.ex_mem_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26743 (SB_DFF): \processor.ex_mem_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26736 (SB_DFF): \processor.ex_mem_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24160 (SB_DFF): \processor.id_ex_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24161 (SB_DFF): \processor.id_ex_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24162 (SB_DFF): \processor.id_ex_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24163 (SB_DFF): \processor.id_ex_reg.data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24164 (SB_DFF): \processor.id_ex_reg.data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22902 (SB_DFF): \processor.mem_wb_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26744 (SB_DFF): \processor.ex_mem_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22884 (SB_DFF): \processor.mem_wb_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22905 (SB_DFF): \processor.mem_wb_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22904 (SB_DFF): \processor.mem_wb_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26745 (SB_DFF): \processor.ex_mem_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22908 (SB_DFF): \processor.mem_wb_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22909 (SB_DFF): \processor.mem_wb_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24183 (SB_DFF): \processor.id_ex_reg.data_out [174] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24185 (SB_DFF): \processor.id_ex_reg.data_out [176] = 0

23.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$22926 (A=\processor.inst_mux.input0 [6], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23153 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26587 (A=\processor.id_ex_reg.data_out [4], B=1'0, S=\processor.pcsrc) into $auto$simplemap.cc:420:simplemap_dff$21758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26588 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.pcsrc) into $auto$simplemap.cc:420:simplemap_dff$21759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26586 (A=\processor.id_ex_reg.data_out [3], B=1'0, S=\processor.pcsrc) into $auto$simplemap.cc:420:simplemap_dff$26595 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23311 (A=\processor.MemWrite1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24013 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22921 (A=\processor.inst_mux.input0 [0], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23148 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22922 (A=\processor.inst_mux.input0 [2], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23149 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22923 (A=\processor.inst_mux.input0 [3], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23150 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22925 (A=\processor.inst_mux.input0 [5], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23152 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22924 (A=\processor.inst_mux.input0 [4], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23151 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22932 (A=\processor.inst_mux.input0 [12], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23159 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22933 (A=\processor.inst_mux.input0 [13], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23160 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22934 (A=\processor.inst_mux.input0 [14], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23161 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22935 (A=\processor.inst_mux.input0 [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23162 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22936 (A=\processor.inst_mux.input0 [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23163 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22937 (A=\processor.inst_mux.input0 [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23164 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22938 (A=\processor.inst_mux.input0 [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23165 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23341 (A=\processor.if_id_reg.data_out [56], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24174 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26589 (A=\processor.id_ex_reg.data_out [6], B=1'0, S=\processor.pcsrc) into $auto$simplemap.cc:420:simplemap_dff$26598 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26585 (A=\processor.id_ex_reg.data_out [2], B=1'0, S=\processor.pcsrc) into $auto$simplemap.cc:420:simplemap_dff$26594 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26590 (A=\processor.id_ex_reg.data_out [7], B=1'0, S=\processor.pcsrc) into $auto$simplemap.cc:420:simplemap_dff$26599 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22941 (A=\processor.inst_mux.input0 [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23457 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22942 (A=\processor.inst_mux.input0 [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23458 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22943 (A=\processor.inst_mux.input0 [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23459 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22940 (A=\processor.inst_mux.input0 [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23456 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22944 (A=\processor.inst_mux.input0 [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23460 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22936 (A=\processor.inst_mux.input0 [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23462 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22937 (A=\processor.inst_mux.input0 [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23463 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22935 (A=\processor.inst_mux.input0 [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23461 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22938 (A=\processor.inst_mux.input0 [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23464 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23310 (A=\processor.CSRR_signal, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24012 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23309 (A=\processor.RegWrite1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24011 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23312 (A=\processor.MemRead1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24014 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23313 (A=\processor.Branch1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24015 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23314 (A=\processor.Auipc1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24017 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23315 (A=\processor.Lui1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24018 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23316 (A=\processor.ALUSrc1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24019 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23317 (A=\processor.Jalr1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24020 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23344 (A=\processor.if_id_reg.data_out [49], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24167 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23615 (A=\processor.RegA_mux.input0 [5], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24058 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23616 (A=\processor.RegA_mux.input0 [6], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24059 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23617 (A=\processor.RegA_mux.input0 [7], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24060 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23618 (A=\processor.RegA_mux.input0 [8], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24061 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23619 (A=\processor.RegA_mux.input0 [9], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24062 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23620 (A=\processor.RegA_mux.input0 [10], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24063 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23621 (A=\processor.RegA_mux.input0 [11], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24064 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23622 (A=\processor.RegA_mux.input0 [12], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24065 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23623 (A=\processor.RegA_mux.input0 [13], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24066 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23624 (A=\processor.RegA_mux.input0 [14], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24067 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23625 (A=\processor.RegA_mux.input0 [15], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24068 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23626 (A=\processor.RegA_mux.input0 [16], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24069 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23627 (A=\processor.RegA_mux.input0 [17], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24070 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23628 (A=\processor.RegA_mux.input0 [18], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24071 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23629 (A=\processor.RegA_mux.input0 [19], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24072 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23630 (A=\processor.RegA_mux.input0 [20], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24073 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23631 (A=\processor.RegA_mux.input0 [21], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24074 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23632 (A=\processor.RegA_mux.input0 [22], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24075 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23633 (A=\processor.RegA_mux.input0 [23], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24076 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26591 (A=\processor.id_ex_reg.data_out [8], B=1'0, S=\processor.pcsrc) into $auto$simplemap.cc:420:simplemap_dff$26600 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23635 (A=\processor.RegA_mux.input0 [25], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24078 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23634 (A=\processor.RegA_mux.input0 [24], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24077 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23637 (A=\processor.RegA_mux.input0 [27], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24080 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23638 (A=\processor.RegA_mux.input0 [28], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24081 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23639 (A=\processor.RegA_mux.input0 [29], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24082 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23640 (A=\processor.RegA_mux.input0 [30], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24083 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23641 (A=\processor.RegA_mux.input0 [31], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24084 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23636 (A=\processor.RegA_mux.input0 [26], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24079 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28249 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23722_Y, S=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23713_Y) into $auto$simplemap.cc:420:simplemap_dff$24149 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28250 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23723_Y, S=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23713_Y) into $auto$simplemap.cc:420:simplemap_dff$24150 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28251 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23724_Y, S=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23713_Y) into $auto$simplemap.cc:420:simplemap_dff$24151 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28252 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23725_Y, S=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23713_Y) into $auto$simplemap.cc:420:simplemap_dff$24152 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28253 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$28155 [2], S=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23713_Y) into $auto$simplemap.cc:420:simplemap_dff$24153 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28254 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$28146 [2], S=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23713_Y) into $auto$simplemap.cc:420:simplemap_dff$24154 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$28255 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27868 [2], S=$techmap$techmap\processor.alu_control.$procmux$479.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$23713_Y) into $auto$simplemap.cc:420:simplemap_dff$24155 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27839 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27821, S=$techmap$techmap\processor.sign_mask_gen_inst.$procmux$357.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23650_Y) into $auto$simplemap.cc:420:simplemap_dff$24157 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27840 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$27817, S=$techmap$techmap\processor.sign_mask_gen_inst.$procmux$357.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$23650_Y) into $auto$simplemap.cc:420:simplemap_dff$24158 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22927 (A=\processor.inst_mux.input0 [7], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23154 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22928 (A=\processor.inst_mux.input0 [8], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23155 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22929 (A=\processor.inst_mux.input0 [9], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23156 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22930 (A=\processor.inst_mux.input0 [10], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23157 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22931 (A=\processor.inst_mux.input0 [11], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23158 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23343 (A=\processor.if_id_reg.data_out [48], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24166 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23342 (A=\processor.if_id_reg.data_out [47], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24165 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23345 (A=\processor.if_id_reg.data_out [50], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24168 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23346 (A=\processor.if_id_reg.data_out [51], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24169 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23337 (A=\processor.if_id_reg.data_out [52], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24170 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23338 (A=\processor.if_id_reg.data_out [53], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24171 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23339 (A=\processor.if_id_reg.data_out [54], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24172 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23340 (A=\processor.if_id_reg.data_out [55], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24173 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22940 (A=\processor.inst_mux.input0 [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23167 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22941 (A=\processor.inst_mux.input0 [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23168 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22942 (A=\processor.inst_mux.input0 [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23169 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22943 (A=\processor.inst_mux.input0 [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23170 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22944 (A=\processor.inst_mux.input0 [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23171 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22945 (A=\processor.inst_mux.input0 [25], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23172 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22946 (A=\processor.inst_mux.input0 [26], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23173 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22947 (A=\processor.inst_mux.input0 [27], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23174 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22948 (A=\processor.inst_mux.input0 [28], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23175 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22949 (A=\processor.inst_mux.input0 [29], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23176 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22950 (A=\processor.inst_mux.input0 [30], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23177 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23307 (A=\processor.Jump1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24009 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27720 (A=1'0, B=$techmap$techmap\processor.alu_main.$procmux$489.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$26304_Y, S=$techmap$techmap\processor.alu_main.$procmux$489.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$26296_Y) into $auto$simplemap.cc:420:simplemap_dff$26665 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22939 (A=\processor.inst_mux.input0 [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23166 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26583 (A=\processor.id_ex_reg.data_out [0], B=1'0, S=\processor.pcsrc) into $auto$simplemap.cc:420:simplemap_dff$26592 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$26588 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.pcsrc) into $auto$simplemap.cc:420:simplemap_dff$26597 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22939 (A=\processor.inst_mux.input0 [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23465 (SB_DFF).

23.40. Executing ICE40_OPT pass (performing simple optimizations).

23.40.1. Running ICE40 specific optimizations.

23.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~90 debug messages>

23.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~624 debug messages>
Removed a total of 208 cells.

23.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

23.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 77 unused cells and 2691 unused wires.
<suppressed ~80 debug messages>

23.40.6. Rerunning OPT passes. (Removed registers in this run.)

23.40.7. Running ICE40 specific optimizations.

23.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~87 debug messages>

23.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

23.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.40.12. Rerunning OPT passes. (Removed registers in this run.)

23.40.13. Running ICE40 specific optimizations.

23.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

23.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.40.18. Finished OPT passes. (There is nothing left to do.)

23.41. Executing TECHMAP pass (map to technology primitives).

23.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

23.41.2. Continuing TECHMAP pass.
No more expansions possible.

23.42. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_FF_'.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Successfully finished Verilog frontend.

23.43. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

23.44. Executing ABC9 pass.

23.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

23.44.2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

23.44.3. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1946 debug messages>

23.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

23.44.5. Executing ABC9_OPS pass (helper functions for ABC9).

23.44.6. Executing FLATTEN pass (flatten design).
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
<suppressed ~7 debug messages>
No more expansions possible.

23.44.7. Executing TECHMAP pass (map to technology primitives).

23.44.7.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

23.44.7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~8 debug messages>

23.44.8. Executing OPT pass (performing simple optimizations).

23.44.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.
<suppressed ~4 debug messages>

23.44.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

23.44.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

23.44.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

23.44.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

23.44.8.6. Executing OPT_RMDFF pass (remove dff with constant values).

23.44.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

23.44.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

23.44.8.9. Rerunning OPT passes. (Maybe there is more to do..)

23.44.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

23.44.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

23.44.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

23.44.8.13. Executing OPT_RMDFF pass (remove dff with constant values).

23.44.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..

23.44.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

23.44.8.16. Finished OPT passes. (There is nothing left to do.)

23.44.9. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 2667 cells with 16176 new cells, skipped 3694 cells.
  replaced 3 cell types:
     831 $_OR_
     134 $_XOR_
    1702 $_MUX_
  not replaced 12 cell types:
     165 $_NOT_
     701 $_AND_
       1 SB_HFOSC
      20 SB_RAM40_4K
       1 SB_DFFN
       2 SB_DFFESR
       4 SB_DFFSS
     100 SB_DFFSR
     154 SB_DFFE
     415 SB_DFF
     189 $__ICE40_CARRY_WRAPPER
    1942 $__ABC9_DELAY
Module top$holes: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

23.44.9.1. Executing ABC9_OPS pass (helper functions for ABC9).

23.44.9.2. Executing ABC9_OPS pass (helper functions for ABC9).

23.44.9.3. Executing XAIGER backend.
<suppressed ~1009 debug messages>
Extracted 7040 AND gates and 20807 wires from module `top' to a netlist network with 805 inputs and 1960 outputs.

23.44.9.4. Executing ABC9_EXE pass (technology mapping using ABC9).

23.44.9.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    805/   1960  and =    5795  lev =   38 (2.36)  mem = 0.19 MB  box = 2131  bb = 1942
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    805/   1960  and =    7809  lev =   57 (1.81)  mem = 0.21 MB  ch = 1042  box = 2099  bb = 1942
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =    7809.  Ch =   968.  Total mem =    2.14 MB. Peak cut mem =    0.18 MB.
ABC: P:  Del = 11827.00.  Ar =    2199.0.  Edge =     7649.  Cut =    49578.  T =     0.01 sec
ABC: P:  Del = 11827.00.  Ar =    2129.0.  Edge =     7685.  Cut =    46427.  T =     0.01 sec
ABC: P:  Del = 11827.00.  Ar =    1837.0.  Edge =     6019.  Cut =    51875.  T =     0.01 sec
ABC: F:  Del = 11827.00.  Ar =    1714.0.  Edge =     5639.  Cut =    47629.  T =     0.01 sec
ABC: A:  Del = 11827.00.  Ar =    1663.0.  Edge =     5390.  Cut =    46558.  T =     0.03 sec
ABC: A:  Del = 11827.00.  Ar =    1657.0.  Edge =     5372.  Cut =    46789.  T =     0.03 sec
ABC: Total time =     0.10 sec
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    805/   1960  and =    4764  lev =   39 (1.93)  mem = 0.17 MB  box = 2099  bb = 1942
ABC: Mapping (K=4)  :  lut =   1654  edge =    5343  lev =   19 (1.05)  levB =   45  mem = 0.08 MB
ABC: LUT = 1654 : 2=173 10.5 %  3=927 56.0 %  4=554 33.5 %  Ave = 3.23
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 4.18 seconds, total: 4.18 seconds

23.44.9.6. Executing AIGER frontend.
<suppressed ~5543 debug messages>
Removed 7124 unused cells and 15952 unused wires.

23.44.9.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1655
ABC RESULTS:   $__ICE40_CARRY_WRAPPER cells:      157
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:      953
Removing temp directory.

23.45. Executing ICE40_WRAPCARRY pass (wrap carries).

23.46. Executing TECHMAP pass (map to technology primitives).

23.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

23.46.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 229 unused cells and 20916 unused wires.

23.47. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1844
  1-LUT                1
  2-LUT              205
  3-LUT             1084
  4-LUT              554

Eliminating LUTs.
Number of LUTs:     1844
  1-LUT                1
  2-LUT              205
  3-LUT             1084
  4-LUT              554

Combining LUTs.
Number of LUTs:     1821
  1-LUT                1
  2-LUT              182
  3-LUT             1061
  4-LUT              577

Eliminated 0 LUTs.
Combined 23 LUTs.
<suppressed ~10435 debug messages>

23.48. Executing TECHMAP pass (map to technology primitives).

23.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

23.48.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000011011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001100100001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001101000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010001010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111100010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001111101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000111101101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001001111000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101001110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001110000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011110001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001101000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010111000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001101111011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011111101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001100011110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111100011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111101111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010101001011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011101110011 for cells of type $lut.
No more expansions possible.
<suppressed ~5435 debug messages>
Removed 0 unused cells and 3665 unused wires.

23.49. Executing AUTONAME pass.
Renamed 18189 objects in module top (45 iterations).
<suppressed ~4639 debug messages>

23.50. Executing HIERARCHY pass (managing design hierarchy).

23.50.1. Analyzing design hierarchy..
Top module:  \top

23.50.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

23.51. Printing statistics.

=== top ===

   Number of wires:               6260
   Number of wire bits:         137563
   Number of public wires:        6260
   Number of public wire bits:  137563
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2671
     SB_CARRY                      153
     SB_DFF                        415
     SB_DFFE                       154
     SB_DFFESR                       2
     SB_DFFN                         1
     SB_DFFSR                      100
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      1821
     SB_RAM40_4K                    20

23.52. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.processor.alu_main.ALUOut has an unprocessed 'init' attribute.
Warning: Wire top.processor.immediate_generator.imm has an unprocessed 'init' attribute.
found and reported 2 problems.

-- Writing to `toplevel.json' using backend `json' --

24. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 476c10b4c7, CPU: user 14.25s system 0.51s, MEM: 251.50 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 21% 26x opt_clean (3 sec), 18% 30x opt_expr (2 sec), ...
Running nextpnr with seed 1...
Running nextpnr with seed 2...
Running nextpnr with seed 3...
Running nextpnr with seed 4...
Running nextpnr with seed 5...
Done. See resource_usage.csv for results.
