
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000170  00800200  00001c8a  00001d1e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c8a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003c  00800370  00800370  00001e8e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e8e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001eec  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000300  00000000  00000000  00001f2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002fc2  00000000  00000000  0000222c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b43  00000000  00000000  000051ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001a71  00000000  00000000  00006d31  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000714  00000000  00000000  000087a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c7a  00000000  00000000  00008eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000014ec  00000000  00000000  00009b32  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000228  00000000  00000000  0000b01e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	ff c0       	rjmp	.+510    	; 0x214 <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cf c5       	rjmp	.+2974   	; 0xc3c <__vector_39>
      9e:	00 00       	nop
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	3c 06       	cpc	r3, r28
      e6:	8e 06       	cpc	r8, r30
      e8:	8e 06       	cpc	r8, r30
      ea:	8e 06       	cpc	r8, r30
      ec:	8e 06       	cpc	r8, r30
      ee:	8e 06       	cpc	r8, r30
      f0:	8e 06       	cpc	r8, r30
      f2:	8e 06       	cpc	r8, r30
      f4:	3c 06       	cpc	r3, r28
      f6:	8e 06       	cpc	r8, r30
      f8:	8e 06       	cpc	r8, r30
      fa:	8e 06       	cpc	r8, r30
      fc:	8e 06       	cpc	r8, r30
      fe:	8e 06       	cpc	r8, r30
     100:	8e 06       	cpc	r8, r30
     102:	8e 06       	cpc	r8, r30
     104:	3e 06       	cpc	r3, r30
     106:	8e 06       	cpc	r8, r30
     108:	8e 06       	cpc	r8, r30
     10a:	8e 06       	cpc	r8, r30
     10c:	8e 06       	cpc	r8, r30
     10e:	8e 06       	cpc	r8, r30
     110:	8e 06       	cpc	r8, r30
     112:	8e 06       	cpc	r8, r30
     114:	8e 06       	cpc	r8, r30
     116:	8e 06       	cpc	r8, r30
     118:	8e 06       	cpc	r8, r30
     11a:	8e 06       	cpc	r8, r30
     11c:	8e 06       	cpc	r8, r30
     11e:	8e 06       	cpc	r8, r30
     120:	8e 06       	cpc	r8, r30
     122:	8e 06       	cpc	r8, r30
     124:	3e 06       	cpc	r3, r30
     126:	8e 06       	cpc	r8, r30
     128:	8e 06       	cpc	r8, r30
     12a:	8e 06       	cpc	r8, r30
     12c:	8e 06       	cpc	r8, r30
     12e:	8e 06       	cpc	r8, r30
     130:	8e 06       	cpc	r8, r30
     132:	8e 06       	cpc	r8, r30
     134:	8e 06       	cpc	r8, r30
     136:	8e 06       	cpc	r8, r30
     138:	8e 06       	cpc	r8, r30
     13a:	8e 06       	cpc	r8, r30
     13c:	8e 06       	cpc	r8, r30
     13e:	8e 06       	cpc	r8, r30
     140:	8e 06       	cpc	r8, r30
     142:	8e 06       	cpc	r8, r30
     144:	8a 06       	cpc	r8, r26
     146:	8e 06       	cpc	r8, r30
     148:	8e 06       	cpc	r8, r30
     14a:	8e 06       	cpc	r8, r30
     14c:	8e 06       	cpc	r8, r30
     14e:	8e 06       	cpc	r8, r30
     150:	8e 06       	cpc	r8, r30
     152:	8e 06       	cpc	r8, r30
     154:	67 06       	cpc	r6, r23
     156:	8e 06       	cpc	r8, r30
     158:	8e 06       	cpc	r8, r30
     15a:	8e 06       	cpc	r8, r30
     15c:	8e 06       	cpc	r8, r30
     15e:	8e 06       	cpc	r8, r30
     160:	8e 06       	cpc	r8, r30
     162:	8e 06       	cpc	r8, r30
     164:	8e 06       	cpc	r8, r30
     166:	8e 06       	cpc	r8, r30
     168:	8e 06       	cpc	r8, r30
     16a:	8e 06       	cpc	r8, r30
     16c:	8e 06       	cpc	r8, r30
     16e:	8e 06       	cpc	r8, r30
     170:	8e 06       	cpc	r8, r30
     172:	8e 06       	cpc	r8, r30
     174:	5b 06       	cpc	r5, r27
     176:	8e 06       	cpc	r8, r30
     178:	8e 06       	cpc	r8, r30
     17a:	8e 06       	cpc	r8, r30
     17c:	8e 06       	cpc	r8, r30
     17e:	8e 06       	cpc	r8, r30
     180:	8e 06       	cpc	r8, r30
     182:	8e 06       	cpc	r8, r30
     184:	79 06       	cpc	r7, r25
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	13 e0       	ldi	r17, 0x03	; 3
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	ea e8       	ldi	r30, 0x8A	; 138
     1cc:	fc e1       	ldi	r31, 0x1C	; 28
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	a0 37       	cpi	r26, 0x70	; 112
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	23 e0       	ldi	r18, 0x03	; 3
     1e0:	a0 e7       	ldi	r26, 0x70	; 112
     1e2:	b3 e0       	ldi	r27, 0x03	; 3
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	ac 3a       	cpi	r26, 0xAC	; 172
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	21 d0       	rcall	.+66     	; 0x232 <main>
     1f0:	0c 94 43 0e 	jmp	0x1c86	; 0x1c86 <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "slider.h"
#include "touchbutton.h"
#include "solenoid.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
	
	
	timerFlag = 1;
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	80 93 72 03 	sts	0x0372, r24	; 0x800372 <timerFlag>
	
	
}
     208:	8f 91       	pop	r24
     20a:	0f 90       	pop	r0
     20c:	0f be       	out	0x3f, r0	; 63
     20e:	0f 90       	pop	r0
     210:	1f 90       	pop	r1
     212:	18 95       	reti

00000214 <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     214:	1f 92       	push	r1
     216:	0f 92       	push	r0
     218:	0f b6       	in	r0, 0x3f	; 63
     21a:	0f 92       	push	r0
     21c:	11 24       	eor	r1, r1
     21e:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     220:	81 e0       	ldi	r24, 0x01	; 1
     222:	80 93 70 03 	sts	0x0370, r24	; 0x800370 <__data_end>
	
	
	
	//sei();
	
}
     226:	8f 91       	pop	r24
     228:	0f 90       	pop	r0
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	0f 90       	pop	r0
     22e:	1f 90       	pop	r1
     230:	18 95       	reti

00000232 <main>:


int main(void)
//p.23 for can read instructions
{
	setupInit();
     232:	3b d4       	rcall	.+2166   	; 0xaaa <setupInit>
	printf("\n\r---------------------------------------\n\n\n\n\n\n\r");
     234:	87 e0       	ldi	r24, 0x07	; 7
     236:	92 e0       	ldi	r25, 0x02	; 2
     238:	9f 93       	push	r25
     23a:	8f 93       	push	r24
     23c:	0e 94 41 0a 	call	0x1482	; 0x1482 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     240:	2f ef       	ldi	r18, 0xFF	; 255
     242:	87 ea       	ldi	r24, 0xA7	; 167
     244:	91 e6       	ldi	r25, 0x61	; 97
     246:	21 50       	subi	r18, 0x01	; 1
     248:	80 40       	sbci	r24, 0x00	; 0
     24a:	90 40       	sbci	r25, 0x00	; 0
     24c:	e1 f7       	brne	.-8      	; 0x246 <main+0x14>
     24e:	00 c0       	rjmp	.+0      	; 0x250 <main+0x1e>
     250:	00 00       	nop
	message.data[1] = 22;
	message.data[2] = 33;
	*/
	_delay_ms(2000);
	//pwm_setPulseWidth(2);
    CAN_controller_setMode(MODE_NORMAL);
     252:	80 e0       	ldi	r24, 0x00	; 0
     254:	8e d1       	rcall	.+796    	; 0x572 <CAN_controller_setMode>
     256:	0f 90       	pop	r0
     258:	0f 90       	pop	r0
			cli();
			//printf("Message received");
			CANFlag=0;
			CAN_receiveMessage();
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     25a:	c5 e8       	ldi	r28, 0x85	; 133
     25c:	d3 e0       	ldi	r29, 0x03	; 3
				//printf("reg on2");
				regulatorOn = 1;
     25e:	77 24       	eor	r7, r7
     260:	73 94       	inc	r7
		
		if (timerFlag) {
			cli();
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			printf("in timer");
     262:	0f 2e       	mov	r0, r31
     264:	f8 e3       	ldi	r31, 0x38	; 56
     266:	ef 2e       	mov	r14, r31
     268:	f2 e0       	ldi	r31, 0x02	; 2
     26a:	ff 2e       	mov	r15, r31
     26c:	f0 2d       	mov	r31, r0
			printf("shooting VALUE: %i\n\r", shooting);
     26e:	01 e4       	ldi	r16, 0x41	; 65
     270:	12 e0       	ldi	r17, 0x02	; 2
			if (buttons.left_button && !(shooting)) {
     272:	0f 2e       	mov	r0, r31
     274:	f2 e8       	ldi	r31, 0x82	; 130
     276:	af 2e       	mov	r10, r31
     278:	f3 e0       	ldi	r31, 0x03	; 3
     27a:	bf 2e       	mov	r11, r31
     27c:	f0 2d       	mov	r31, r0
				printf("shooting");
     27e:	0f 2e       	mov	r0, r31
     280:	f6 e5       	ldi	r31, 0x56	; 86
     282:	8f 2e       	mov	r8, r31
     284:	f2 e0       	ldi	r31, 0x02	; 2
     286:	9f 2e       	mov	r9, r31
     288:	f0 2d       	mov	r31, r0
				solenoid_setPulse();
			}
			TCNT3 = 0x00;
     28a:	0f 2e       	mov	r0, r31
     28c:	f4 e9       	ldi	r31, 0x94	; 148
     28e:	cf 2e       	mov	r12, r31
     290:	d1 2c       	mov	r13, r1
     292:	f0 2d       	mov	r31, r0
     294:	ef e1       	ldi	r30, 0x1F	; 31
     296:	fe e4       	ldi	r31, 0x4E	; 78
     298:	31 97       	sbiw	r30, 0x01	; 1
     29a:	f1 f7       	brne	.-4      	; 0x298 <main+0x66>
     29c:	00 c0       	rjmp	.+0      	; 0x29e <main+0x6c>
    CAN_controller_setMode(MODE_NORMAL);
	while (1) {
		_delay_ms(5);
		//Put microcontroller to sleep until next interrupt. 

		sleep_now();
     29e:	00 00       	nop
     2a0:	33 d4       	rcall	.+2150   	; 0xb08 <sleep_now>
		if (CANFlag) {
     2a2:	80 91 70 03 	lds	r24, 0x0370	; 0x800370 <__data_end>
     2a6:	88 23       	and	r24, r24
     2a8:	d1 f0       	breq	.+52     	; 0x2de <main+0xac>
			
			cli();
			//printf("Message received");
			CANFlag=0;
     2aa:	f8 94       	cli
     2ac:	10 92 70 03 	sts	0x0370, r1	; 0x800370 <__data_end>
			CAN_receiveMessage();
     2b0:	d8 d0       	rcall	.+432    	; 0x462 <CAN_receiveMessage>
			//printf("slider left%i", slider_pos.left_pos);
			if (slider_pos.left_pos>0) {
     2b2:	88 81       	ld	r24, Y
     2b4:	99 81       	ldd	r25, Y+1	; 0x01
     2b6:	aa 81       	ldd	r26, Y+2	; 0x02
     2b8:	bb 81       	ldd	r27, Y+3	; 0x03
     2ba:	18 16       	cp	r1, r24
     2bc:	19 06       	cpc	r1, r25
     2be:	1a 06       	cpc	r1, r26
     2c0:	1b 06       	cpc	r1, r27
     2c2:	1c f4       	brge	.+6      	; 0x2ca <main+0x98>
				//printf("reg on2");
				regulatorOn = 1;
     2c4:	70 92 71 03 	sts	0x0371, r7	; 0x800371 <regulatorOn>
			} else {
				motor_setSpeed(0);
     2c8:	04 c0       	rjmp	.+8      	; 0x2d2 <main+0xa0>
     2ca:	80 e0       	ldi	r24, 0x00	; 0
				regulatorOn = 0;
     2cc:	a4 d2       	rcall	.+1352   	; 0x816 <motor_setSpeed>
			}
			//joystick_readPositionOverCAN();
			//joystick_printPosition();
			joystick_setServo();
     2ce:	10 92 71 03 	sts	0x0371, r1	; 0x800371 <regulatorOn>
			uint8_t mask = 0b11; 

			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2d2:	68 d2       	rcall	.+1232   	; 0x7a4 <joystick_setServo>
     2d4:	40 e0       	ldi	r20, 0x00	; 0
     2d6:	6c e2       	ldi	r22, 0x2C	; 44
     2d8:	83 e0       	ldi	r24, 0x03	; 3
     2da:	23 d1       	rcall	.+582    	; 0x522 <CAN_controller_bitModify>
			sei();
     2dc:	78 94       	sei
			
		}
		
		if (timerFlag) {
     2de:	80 91 72 03 	lds	r24, 0x0372	; 0x800372 <timerFlag>
     2e2:	88 23       	and	r24, r24
     2e4:	b9 f2       	breq	.-82     	; 0x294 <main+0x62>
			cli();
     2e6:	f8 94       	cli
			//printf("joystick x:%i\n\rslider left: %i\n\r, button left: %i\n\r", joystick_pos.x_pos, slider_pos.left_pos, buttons.left_button);
			
			printf("in timer");
     2e8:	ff 92       	push	r15
     2ea:	ef 92       	push	r14
     2ec:	0e 94 41 0a 	call	0x1482	; 0x1482 <printf>
			printf("shooting VALUE: %i\n\r", shooting);
     2f0:	80 91 84 03 	lds	r24, 0x0384	; 0x800384 <shooting>
     2f4:	1f 92       	push	r1
     2f6:	8f 93       	push	r24
     2f8:	1f 93       	push	r17
     2fa:	0f 93       	push	r16
     2fc:	0e 94 41 0a 	call	0x1482	; 0x1482 <printf>
			if (buttons.left_button && !(shooting)) {
     300:	0f 90       	pop	r0
     302:	0f 90       	pop	r0
     304:	0f 90       	pop	r0
     306:	0f 90       	pop	r0
     308:	0f 90       	pop	r0
     30a:	0f 90       	pop	r0
     30c:	f5 01       	movw	r30, r10
     30e:	80 81       	ld	r24, Z
     310:	88 23       	and	r24, r24
     312:	59 f0       	breq	.+22     	; 0x32a <main+0xf8>
     314:	80 91 84 03 	lds	r24, 0x0384	; 0x800384 <shooting>
     318:	81 11       	cpse	r24, r1
				printf("shooting");
     31a:	07 c0       	rjmp	.+14     	; 0x32a <main+0xf8>
     31c:	9f 92       	push	r9
     31e:	8f 92       	push	r8
				solenoid_setPulse();
     320:	0e 94 41 0a 	call	0x1482	; 0x1482 <printf>
     324:	09 d4       	rcall	.+2066   	; 0xb38 <solenoid_setPulse>
			}
			TCNT3 = 0x00;
     326:	0f 90       	pop	r0
     328:	0f 90       	pop	r0
     32a:	f6 01       	movw	r30, r12
			encoder_readValues();
     32c:	11 82       	std	Z+1, r1	; 0x01
     32e:	10 82       	st	Z, r1
			if (regulatorOn) {
     330:	03 d2       	rcall	.+1030   	; 0x738 <encoder_readValues>
     332:	80 91 71 03 	lds	r24, 0x0371	; 0x800371 <regulatorOn>
				motor_control();
     336:	81 11       	cpse	r24, r1
     338:	9d d2       	rcall	.+1338   	; 0x874 <motor_control>
			}
			
			
			
			sei();
     33a:	78 94       	sei
     33c:	ab cf       	rjmp	.-170    	; 0x294 <main+0x62>

0000033e <CAN_readPosition>:
	
	*/
	
}

void CAN_readPosition(CAN_message_t mess) {
     33e:	8f 92       	push	r8
     340:	9f 92       	push	r9
     342:	af 92       	push	r10
     344:	bf 92       	push	r11
     346:	ef 92       	push	r14
     348:	ff 92       	push	r15
     34a:	0f 93       	push	r16
     34c:	1f 93       	push	r17
     34e:	cf 93       	push	r28
     350:	df 93       	push	r29
     352:	cd b7       	in	r28, 0x3d	; 61
     354:	de b7       	in	r29, 0x3e	; 62
     356:	2b 97       	sbiw	r28, 0x0b	; 11
     358:	0f b6       	in	r0, 0x3f	; 63
     35a:	f8 94       	cli
     35c:	de bf       	out	0x3e, r29	; 62
     35e:	0f be       	out	0x3f, r0	; 63
     360:	cd bf       	out	0x3d, r28	; 61
     362:	e9 82       	std	Y+1, r14	; 0x01
     364:	fa 82       	std	Y+2, r15	; 0x02
     366:	0b 83       	std	Y+3, r16	; 0x03
     368:	1c 83       	std	Y+4, r17	; 0x04
     36a:	2d 83       	std	Y+5, r18	; 0x05
     36c:	3e 83       	std	Y+6, r19	; 0x06
     36e:	4f 83       	std	Y+7, r20	; 0x07
     370:	58 87       	std	Y+8, r21	; 0x08
     372:	69 87       	std	Y+9, r22	; 0x09
     374:	7a 87       	std	Y+10, r23	; 0x0a
     376:	8b 87       	std	Y+11, r24	; 0x0b
	
	int32_t dataLeft = mess.data[0];
     378:	29 81       	ldd	r18, Y+1	; 0x01
	int32_t dataRight = mess.data[1];
     37a:	fa 80       	ldd	r15, Y+2	; 0x02

	slider_pos.left_pos = (dataLeft*200)/255-100;
     37c:	30 e0       	ldi	r19, 0x00	; 0
     37e:	a8 ec       	ldi	r26, 0xC8	; 200
     380:	b0 e0       	ldi	r27, 0x00	; 0
     382:	f0 d7       	rcall	.+4064   	; 0x1364 <__umulhisi3>
     384:	81 2c       	mov	r8, r1
     386:	91 2c       	mov	r9, r1
     388:	54 01       	movw	r10, r8
     38a:	8a 94       	dec	r8
     38c:	a5 01       	movw	r20, r10
     38e:	94 01       	movw	r18, r8
     390:	c5 d7       	rcall	.+3978   	; 0x131c <__divmodsi4>
     392:	da 01       	movw	r26, r20
     394:	c9 01       	movw	r24, r18
     396:	84 56       	subi	r24, 0x64	; 100
     398:	91 09       	sbc	r25, r1
     39a:	a1 09       	sbc	r26, r1
     39c:	b1 09       	sbc	r27, r1
     39e:	05 e8       	ldi	r16, 0x85	; 133
     3a0:	13 e0       	ldi	r17, 0x03	; 3
     3a2:	f8 01       	movw	r30, r16
     3a4:	80 83       	st	Z, r24
     3a6:	91 83       	std	Z+1, r25	; 0x01
     3a8:	a2 83       	std	Z+2, r26	; 0x02
     3aa:	b3 83       	std	Z+3, r27	; 0x03
	slider_pos.right_pos = (dataRight*200)/255-100;
     3ac:	2f 2d       	mov	r18, r15
     3ae:	30 e0       	ldi	r19, 0x00	; 0
     3b0:	a8 ec       	ldi	r26, 0xC8	; 200
     3b2:	b0 e0       	ldi	r27, 0x00	; 0
     3b4:	d7 d7       	rcall	.+4014   	; 0x1364 <__umulhisi3>
     3b6:	a5 01       	movw	r20, r10
     3b8:	94 01       	movw	r18, r8
     3ba:	b0 d7       	rcall	.+3936   	; 0x131c <__divmodsi4>
     3bc:	da 01       	movw	r26, r20
     3be:	c9 01       	movw	r24, r18
     3c0:	84 56       	subi	r24, 0x64	; 100
     3c2:	91 09       	sbc	r25, r1
     3c4:	a1 09       	sbc	r26, r1
     3c6:	b1 09       	sbc	r27, r1
     3c8:	f8 01       	movw	r30, r16
     3ca:	84 83       	std	Z+4, r24	; 0x04
     3cc:	95 83       	std	Z+5, r25	; 0x05
     3ce:	a6 83       	std	Z+6, r26	; 0x06
     3d0:	b7 83       	std	Z+7, r27	; 0x07
	buttons.left_button = mess.data[2];
     3d2:	8b 81       	ldd	r24, Y+3	; 0x03
     3d4:	e2 e8       	ldi	r30, 0x82	; 130
     3d6:	f3 e0       	ldi	r31, 0x03	; 3
     3d8:	80 83       	st	Z, r24
	buttons.right_button = mess.data[3];
     3da:	9c 81       	ldd	r25, Y+4	; 0x04
     3dc:	91 83       	std	Z+1, r25	; 0x01
	if (buttons.left_button == 0) {
     3de:	81 11       	cpse	r24, r1
     3e0:	02 c0       	rjmp	.+4      	; 0x3e6 <CAN_readPosition+0xa8>
		shooting = 0;
     3e2:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <shooting>
	}

	joystick_pos.x_pos = mess.data[4];
     3e6:	8d 81       	ldd	r24, Y+5	; 0x05
     3e8:	0c e7       	ldi	r16, 0x7C	; 124
     3ea:	13 e0       	ldi	r17, 0x03	; 3
     3ec:	f8 01       	movw	r30, r16
     3ee:	80 83       	st	Z, r24
	joystick_pos.y_pos = mess.data[5];
     3f0:	8e 81       	ldd	r24, Y+6	; 0x06
     3f2:	81 83       	std	Z+1, r24	; 0x01
	joystick_pos.angle = atan2(joystick_pos.y_pos, joystick_pos.x_pos)*360/2.0/3.14;
     3f4:	60 81       	ld	r22, Z
     3f6:	f1 80       	ldd	r15, Z+1	; 0x01
     3f8:	06 2e       	mov	r0, r22
     3fa:	00 0c       	add	r0, r0
     3fc:	77 0b       	sbc	r23, r23
     3fe:	88 0b       	sbc	r24, r24
     400:	99 0b       	sbc	r25, r25
     402:	33 d6       	rcall	.+3174   	; 0x106a <__floatsisf>
     404:	4b 01       	movw	r8, r22
     406:	5c 01       	movw	r10, r24
     408:	6f 2d       	mov	r22, r15
     40a:	ff 0c       	add	r15, r15
     40c:	77 0b       	sbc	r23, r23
     40e:	88 0b       	sbc	r24, r24
     410:	99 0b       	sbc	r25, r25
     412:	2b d6       	rcall	.+3158   	; 0x106a <__floatsisf>
     414:	a5 01       	movw	r20, r10
     416:	94 01       	movw	r18, r8
     418:	36 d5       	rcall	.+2668   	; 0xe86 <atan2>
     41a:	20 e0       	ldi	r18, 0x00	; 0
     41c:	30 e0       	ldi	r19, 0x00	; 0
     41e:	44 eb       	ldi	r20, 0xB4	; 180
     420:	53 e4       	ldi	r21, 0x43	; 67
     422:	03 d7       	rcall	.+3590   	; 0x122a <__mulsf3>
     424:	20 e0       	ldi	r18, 0x00	; 0
     426:	30 e0       	ldi	r19, 0x00	; 0
     428:	40 e0       	ldi	r20, 0x00	; 0
     42a:	5f e3       	ldi	r21, 0x3F	; 63
     42c:	fe d6       	rcall	.+3580   	; 0x122a <__mulsf3>
     42e:	23 ec       	ldi	r18, 0xC3	; 195
     430:	35 ef       	ldi	r19, 0xF5	; 245
     432:	48 e4       	ldi	r20, 0x48	; 72
     434:	50 e4       	ldi	r21, 0x40	; 64
     436:	7e d5       	rcall	.+2812   	; 0xf34 <__divsf3>
     438:	e5 d5       	rcall	.+3018   	; 0x1004 <__fixsfsi>
     43a:	f8 01       	movw	r30, r16
     43c:	73 83       	std	Z+3, r23	; 0x03
     43e:	62 83       	std	Z+2, r22	; 0x02
     440:	2b 96       	adiw	r28, 0x0b	; 11
     442:	0f b6       	in	r0, 0x3f	; 63
     444:	f8 94       	cli
     446:	de bf       	out	0x3e, r29	; 62
     448:	0f be       	out	0x3f, r0	; 63
     44a:	cd bf       	out	0x3d, r28	; 61
     44c:	df 91       	pop	r29
     44e:	cf 91       	pop	r28
     450:	1f 91       	pop	r17
     452:	0f 91       	pop	r16
     454:	ff 90       	pop	r15
     456:	ef 90       	pop	r14
     458:	bf 90       	pop	r11
     45a:	af 90       	pop	r10
     45c:	9f 90       	pop	r9
     45e:	8f 90       	pop	r8
     460:	08 95       	ret

00000462 <CAN_receiveMessage>:
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     462:	ef 92       	push	r14
     464:	ff 92       	push	r15
     466:	0f 93       	push	r16
     468:	1f 93       	push	r17
     46a:	cf 93       	push	r28
     46c:	df 93       	push	r29
     46e:	cd b7       	in	r28, 0x3d	; 61
     470:	de b7       	in	r29, 0x3e	; 62
     472:	2b 97       	sbiw	r28, 0x0b	; 11
     474:	0f b6       	in	r0, 0x3f	; 63
     476:	f8 94       	cli
     478:	de bf       	out	0x3e, r29	; 62
     47a:	0f be       	out	0x3f, r0	; 63
     47c:	cd bf       	out	0x3d, r28	; 61
	//printf("Receiving message");
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     47e:	82 e6       	ldi	r24, 0x62	; 98
     480:	3f d0       	rcall	.+126    	; 0x500 <CAN_controller_read>
     482:	18 2f       	mov	r17, r24
     484:	81 e6       	ldi	r24, 0x61	; 97
     486:	3c d0       	rcall	.+120    	; 0x500 <CAN_controller_read>
     488:	12 95       	swap	r17
     48a:	16 95       	lsr	r17
     48c:	17 70       	andi	r17, 0x07	; 7
     48e:	28 e0       	ldi	r18, 0x08	; 8
     490:	82 9f       	mul	r24, r18
     492:	c0 01       	movw	r24, r0
     494:	11 24       	eor	r1, r1
     496:	81 0f       	add	r24, r17
     498:	91 1d       	adc	r25, r1
     49a:	9a 87       	std	Y+10, r25	; 0x0a
     49c:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     49e:	85 e6       	ldi	r24, 0x65	; 101
     4a0:	2f d0       	rcall	.+94     	; 0x500 <CAN_controller_read>
     4a2:	8f 70       	andi	r24, 0x0F	; 15
     4a4:	8b 87       	std	Y+11, r24	; 0x0b
     4a6:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     4a8:	88 23       	and	r24, r24
     4aa:	89 f0       	breq	.+34     	; 0x4ce <CAN_receiveMessage+0x6c>
     4ac:	10 e0       	ldi	r17, 0x00	; 0
     4ae:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     4b0:	f1 2c       	mov	r15, r1
     4b2:	86 e6       	ldi	r24, 0x66	; 102
     4b4:	81 0f       	add	r24, r17
     4b6:	24 d0       	rcall	.+72     	; 0x500 <CAN_controller_read>
     4b8:	e1 e0       	ldi	r30, 0x01	; 1
     4ba:	f0 e0       	ldi	r31, 0x00	; 0
     4bc:	ec 0f       	add	r30, r28
     4be:	fd 1f       	adc	r31, r29
     4c0:	ee 0d       	add	r30, r14
     4c2:	ff 1d       	adc	r31, r15
     4c4:	80 83       	st	Z, r24
     4c6:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     4c8:	8b 85       	ldd	r24, Y+11	; 0x0b
     4ca:	81 13       	cpse	r24, r17
     4cc:	f0 cf       	rjmp	.-32     	; 0x4ae <CAN_receiveMessage+0x4c>
     4ce:	e9 80       	ldd	r14, Y+1	; 0x01

				}
				break;
				*/
	}
	CAN_readPosition(received_message);
     4d0:	fa 80       	ldd	r15, Y+2	; 0x02
     4d2:	0b 81       	ldd	r16, Y+3	; 0x03
     4d4:	1c 81       	ldd	r17, Y+4	; 0x04
     4d6:	2d 81       	ldd	r18, Y+5	; 0x05
     4d8:	3e 81       	ldd	r19, Y+6	; 0x06
     4da:	4f 81       	ldd	r20, Y+7	; 0x07
     4dc:	58 85       	ldd	r21, Y+8	; 0x08
     4de:	69 85       	ldd	r22, Y+9	; 0x09
     4e0:	7a 85       	ldd	r23, Y+10	; 0x0a
     4e2:	8b 85       	ldd	r24, Y+11	; 0x0b
     4e4:	2c df       	rcall	.-424    	; 0x33e <CAN_readPosition>
     4e6:	2b 96       	adiw	r28, 0x0b	; 11
	}
	
	
	*/
	
}
     4e8:	0f b6       	in	r0, 0x3f	; 63
     4ea:	f8 94       	cli
     4ec:	de bf       	out	0x3e, r29	; 62
     4ee:	0f be       	out	0x3f, r0	; 63
     4f0:	cd bf       	out	0x3d, r28	; 61
     4f2:	df 91       	pop	r29
     4f4:	cf 91       	pop	r28
     4f6:	1f 91       	pop	r17
     4f8:	0f 91       	pop	r16
     4fa:	ff 90       	pop	r15
     4fc:	ef 90       	pop	r14
     4fe:	08 95       	ret

00000500 <CAN_controller_read>:
     500:	cf 93       	push	r28
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
}
     502:	c8 2f       	mov	r28, r24
     504:	60 e0       	ldi	r22, 0x00	; 0
     506:	87 e0       	ldi	r24, 0x07	; 7
     508:	3a d3       	rcall	.+1652   	; 0xb7e <SPI_setChipSelect>
     50a:	83 e0       	ldi	r24, 0x03	; 3
     50c:	2d d3       	rcall	.+1626   	; 0xb68 <SPI_masterWrite>
     50e:	8c 2f       	mov	r24, r28
     510:	2b d3       	rcall	.+1622   	; 0xb68 <SPI_masterWrite>
     512:	2f d3       	rcall	.+1630   	; 0xb72 <SPI_masterRead>
     514:	c8 2f       	mov	r28, r24
     516:	61 e0       	ldi	r22, 0x01	; 1
     518:	87 e0       	ldi	r24, 0x07	; 7
     51a:	31 d3       	rcall	.+1634   	; 0xb7e <SPI_setChipSelect>
     51c:	8c 2f       	mov	r24, r28
     51e:	cf 91       	pop	r28
     520:	08 95       	ret

00000522 <CAN_controller_bitModify>:
     522:	1f 93       	push	r17
     524:	cf 93       	push	r28
     526:	df 93       	push	r29
     528:	d8 2f       	mov	r29, r24
     52a:	16 2f       	mov	r17, r22
     52c:	c4 2f       	mov	r28, r20
     52e:	60 e0       	ldi	r22, 0x00	; 0
     530:	87 e0       	ldi	r24, 0x07	; 7
     532:	25 d3       	rcall	.+1610   	; 0xb7e <SPI_setChipSelect>
     534:	85 e0       	ldi	r24, 0x05	; 5
     536:	18 d3       	rcall	.+1584   	; 0xb68 <SPI_masterWrite>
     538:	81 2f       	mov	r24, r17
     53a:	16 d3       	rcall	.+1580   	; 0xb68 <SPI_masterWrite>
     53c:	8d 2f       	mov	r24, r29
     53e:	14 d3       	rcall	.+1576   	; 0xb68 <SPI_masterWrite>
     540:	8c 2f       	mov	r24, r28
     542:	12 d3       	rcall	.+1572   	; 0xb68 <SPI_masterWrite>
     544:	61 e0       	ldi	r22, 0x01	; 1
     546:	87 e0       	ldi	r24, 0x07	; 7
     548:	1a d3       	rcall	.+1588   	; 0xb7e <SPI_setChipSelect>
     54a:	df 91       	pop	r29
     54c:	cf 91       	pop	r28
     54e:	1f 91       	pop	r17
     550:	08 95       	ret

00000552 <CAN_controller_reset>:
     552:	60 e0       	ldi	r22, 0x00	; 0
     554:	87 e0       	ldi	r24, 0x07	; 7
     556:	13 d3       	rcall	.+1574   	; 0xb7e <SPI_setChipSelect>
     558:	8f e5       	ldi	r24, 0x5F	; 95
     55a:	92 e0       	ldi	r25, 0x02	; 2
     55c:	9f 93       	push	r25
     55e:	8f 93       	push	r24
     560:	90 d7       	rcall	.+3872   	; 0x1482 <printf>
     562:	80 ec       	ldi	r24, 0xC0	; 192
     564:	01 d3       	rcall	.+1538   	; 0xb68 <SPI_masterWrite>
     566:	61 e0       	ldi	r22, 0x01	; 1
     568:	87 e0       	ldi	r24, 0x07	; 7
     56a:	09 d3       	rcall	.+1554   	; 0xb7e <SPI_setChipSelect>
     56c:	0f 90       	pop	r0
     56e:	0f 90       	pop	r0
     570:	08 95       	ret

00000572 <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     572:	cf 93       	push	r28
     574:	df 93       	push	r29
     576:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     578:	ec df       	rcall	.-40     	; 0x552 <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     57a:	8e e0       	ldi	r24, 0x0E	; 14
     57c:	c1 df       	rcall	.-126    	; 0x500 <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
     57e:	80 7e       	andi	r24, 0xE0	; 224
	
	if (mode_bits != MODE_CONFIG) {
     580:	80 38       	cpi	r24, 0x80	; 128
     582:	61 f0       	breq	.+24     	; 0x59c <CAN_controller_setMode+0x2a>
		printf("Not in config mode, \t %i\n\r", mode_bits);
     584:	1f 92       	push	r1
     586:	8f 93       	push	r24
     588:	8b e6       	ldi	r24, 0x6B	; 107
     58a:	92 e0       	ldi	r25, 0x02	; 2
     58c:	9f 93       	push	r25
     58e:	8f 93       	push	r24
     590:	78 d7       	rcall	.+3824   	; 0x1482 <printf>
		return;
     592:	0f 90       	pop	r0
     594:	0f 90       	pop	r0
     596:	0f 90       	pop	r0
     598:	0f 90       	pop	r0
     59a:	32 c0       	rjmp	.+100    	; 0x600 <CAN_controller_setMode+0x8e>
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     59c:	4c 2f       	mov	r20, r28
     59e:	4c 60       	ori	r20, 0x0C	; 12
     5a0:	6f e0       	ldi	r22, 0x0F	; 15
     5a2:	8e ee       	ldi	r24, 0xEE	; 238
     5a4:	be df       	rcall	.-132    	; 0x522 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     5a6:	41 e0       	ldi	r20, 0x01	; 1
     5a8:	6b e2       	ldi	r22, 0x2B	; 43
     5aa:	8f ef       	ldi	r24, 0xFF	; 255
     5ac:	ba df       	rcall	.-140    	; 0x522 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     5ae:	40 e6       	ldi	r20, 0x60	; 96
     5b0:	60 e6       	ldi	r22, 0x60	; 96
     5b2:	80 e6       	ldi	r24, 0x60	; 96
     5b4:	b6 df       	rcall	.-148    	; 0x522 <CAN_controller_bitModify>
     5b6:	2f ef       	ldi	r18, 0xFF	; 255
     5b8:	83 ec       	ldi	r24, 0xC3	; 195
     5ba:	99 e0       	ldi	r25, 0x09	; 9
     5bc:	21 50       	subi	r18, 0x01	; 1
     5be:	80 40       	sbci	r24, 0x00	; 0
     5c0:	90 40       	sbci	r25, 0x00	; 0
     5c2:	e1 f7       	brne	.-8      	; 0x5bc <CAN_controller_setMode+0x4a>
     5c4:	00 c0       	rjmp	.+0      	; 0x5c6 <CAN_controller_setMode+0x54>
     5c6:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     5c8:	8e e0       	ldi	r24, 0x0E	; 14
     5ca:	9a df       	rcall	.-204    	; 0x500 <CAN_controller_read>
     5cc:	d8 2f       	mov	r29, r24
	mode_bits = (status & MODE_MASK);
     5ce:	d0 7e       	andi	r29, 0xE0	; 224
     5d0:	cd 17       	cp	r28, r29
	if (mode_bits != mode) {
     5d2:	59 f0       	breq	.+22     	; 0x5ea <CAN_controller_setMode+0x78>
		printf("Not in correct mode: Mode: %i\n\r", mode_bits);
     5d4:	1f 92       	push	r1
     5d6:	df 93       	push	r29
     5d8:	86 e8       	ldi	r24, 0x86	; 134
     5da:	92 e0       	ldi	r25, 0x02	; 2
     5dc:	9f 93       	push	r25
     5de:	8f 93       	push	r24
     5e0:	50 d7       	rcall	.+3744   	; 0x1482 <printf>
     5e2:	0f 90       	pop	r0
     5e4:	0f 90       	pop	r0
     5e6:	0f 90       	pop	r0
     5e8:	0f 90       	pop	r0

	}
	printf("Mode set: %i\n\r", status & MODE_MASK);
     5ea:	1f 92       	push	r1
     5ec:	df 93       	push	r29
     5ee:	86 ea       	ldi	r24, 0xA6	; 166
     5f0:	92 e0       	ldi	r25, 0x02	; 2
     5f2:	9f 93       	push	r25
     5f4:	8f 93       	push	r24
     5f6:	45 d7       	rcall	.+3722   	; 0x1482 <printf>
     5f8:	0f 90       	pop	r0
     5fa:	0f 90       	pop	r0
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
     600:	df 91       	pop	r29
}
     602:	cf 91       	pop	r28
     604:	08 95       	ret

00000606 <CAN_controller_init>:
     606:	85 eb       	ldi	r24, 0xB5	; 181
	printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
	printf("Can controller init \n\r");
     608:	92 e0       	ldi	r25, 0x02	; 2
     60a:	9f 93       	push	r25
     60c:	8f 93       	push	r24
     60e:	39 d7       	rcall	.+3698   	; 0x1482 <printf>
	SPI_masterInit();
     610:	a2 d2       	rcall	.+1348   	; 0xb56 <SPI_masterInit>
     612:	8c ec       	ldi	r24, 0xCC	; 204
	printf("SPI master init done \n\r");
     614:	92 e0       	ldi	r25, 0x02	; 2
     616:	9f 93       	push	r25
     618:	8f 93       	push	r24
     61a:	33 d7       	rcall	.+3686   	; 0x1482 <printf>

	CAN_controller_setMode(MODE_LOOPBACK);
     61c:	80 e4       	ldi	r24, 0x40	; 64
     61e:	a9 df       	rcall	.-174    	; 0x572 <CAN_controller_setMode>
     620:	84 ee       	ldi	r24, 0xE4	; 228
	printf("Modes set \n\r");
     622:	92 e0       	ldi	r25, 0x02	; 2
     624:	9f 93       	push	r25
     626:	8f 93       	push	r24
     628:	2c d7       	rcall	.+3672   	; 0x1482 <printf>
     62a:	ec 9a       	sbi	0x1d, 4	; 29

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     62c:	ea e6       	ldi	r30, 0x6A	; 106
	EICRB |= 1 << ISC41; //Turn on falling edge
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	80 81       	ld	r24, Z
     632:	82 60       	ori	r24, 0x02	; 2
     634:	80 83       	st	Z, r24
     636:	80 81       	ld	r24, Z
	EICRB &= ~(1 << ISC40); //....
     638:	8e 7f       	andi	r24, 0xFE	; 254
     63a:	80 83       	st	Z, r24
     63c:	8d b1       	in	r24, 0x0d	; 13

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     63e:	80 71       	andi	r24, 0x10	; 16
     640:	8d b9       	out	0x0d, r24	; 13
     642:	2f ef       	ldi	r18, 0xFF	; 255
     644:	83 ec       	ldi	r24, 0xC3	; 195
     646:	99 e0       	ldi	r25, 0x09	; 9
     648:	21 50       	subi	r18, 0x01	; 1
     64a:	80 40       	sbci	r24, 0x00	; 0
     64c:	90 40       	sbci	r25, 0x00	; 0
     64e:	e1 f7       	brne	.-8      	; 0x648 <CAN_controller_init+0x42>
     650:	00 c0       	rjmp	.+0      	; 0x652 <CAN_controller_init+0x4c>
     652:	00 00       	nop
	
	
	
	_delay_ms(200);
	printf("after write to canctrl\n\r");
     654:	81 ef       	ldi	r24, 0xF1	; 241
     656:	92 e0       	ldi	r25, 0x02	; 2
     658:	9f 93       	push	r25
     65a:	8f 93       	push	r24
     65c:	12 d7       	rcall	.+3620   	; 0x1482 <printf>
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     65e:	8e e0       	ldi	r24, 0x0E	; 14
     660:	4f df       	rcall	.-354    	; 0x500 <CAN_controller_read>
	printf("Data: %i\n\r", status);
     662:	1f 92       	push	r1
     664:	8f 93       	push	r24
     666:	8a e0       	ldi	r24, 0x0A	; 10
     668:	93 e0       	ldi	r25, 0x03	; 3
     66a:	9f 93       	push	r25
     66c:	8f 93       	push	r24
     66e:	09 d7       	rcall	.+3602   	; 0x1482 <printf>
     670:	8d b7       	in	r24, 0x3d	; 61
}
     672:	9e b7       	in	r25, 0x3e	; 62
     674:	0c 96       	adiw	r24, 0x0c	; 12
     676:	0f b6       	in	r0, 0x3f	; 63
     678:	f8 94       	cli
     67a:	9e bf       	out	0x3e, r25	; 62
     67c:	0f be       	out	0x3f, r0	; 63
     67e:	8d bf       	out	0x3d, r24	; 61
     680:	08 95       	ret

00000682 <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     682:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     684:	aa e7       	ldi	r26, 0x7A	; 122
     686:	b0 e0       	ldi	r27, 0x00	; 0
     688:	8c 91       	ld	r24, X
     68a:	87 60       	ori	r24, 0x07	; 7
     68c:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     68e:	ec e7       	ldi	r30, 0x7C	; 124
     690:	f0 e0       	ldi	r31, 0x00	; 0
     692:	80 81       	ld	r24, Z
     694:	8f 7d       	andi	r24, 0xDF	; 223
     696:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     698:	80 81       	ld	r24, Z
     69a:	8f 77       	andi	r24, 0x7F	; 127
     69c:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     69e:	80 81       	ld	r24, Z
     6a0:	80 64       	ori	r24, 0x40	; 64
     6a2:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     6a4:	8c 91       	ld	r24, X
     6a6:	80 68       	ori	r24, 0x80	; 128
     6a8:	8c 93       	st	X, r24
     6aa:	08 95       	ret

000006ac <encoder_init>:

#include <util/delay.h>
#include <avr/io.h>

void encoder_init() {
	DDRH |= (1 <<PH5);
     6ac:	e1 e0       	ldi	r30, 0x01	; 1
     6ae:	f1 e0       	ldi	r31, 0x01	; 1
     6b0:	80 81       	ld	r24, Z
     6b2:	80 62       	ori	r24, 0x20	; 32
     6b4:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     6b6:	80 81       	ld	r24, Z
     6b8:	88 60       	ori	r24, 0x08	; 8
     6ba:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     6bc:	80 81       	ld	r24, Z
     6be:	80 64       	ori	r24, 0x40	; 64
     6c0:	80 83       	st	Z, r24

   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     6c2:	e2 e0       	ldi	r30, 0x02	; 2
     6c4:	f1 e0       	ldi	r31, 0x01	; 1
     6c6:	80 81       	ld	r24, Z
     6c8:	8f 7d       	andi	r24, 0xDF	; 223
     6ca:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6cc:	8a e6       	ldi	r24, 0x6A	; 106
     6ce:	8a 95       	dec	r24
     6d0:	f1 f7       	brne	.-4      	; 0x6ce <encoder_init+0x22>
     6d2:	00 c0       	rjmp	.+0      	; 0x6d4 <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     6d4:	80 81       	ld	r24, Z
     6d6:	80 64       	ori	r24, 0x40	; 64
     6d8:	80 83       	st	Z, r24
     6da:	8a e6       	ldi	r24, 0x6A	; 106
     6dc:	8a 95       	dec	r24
     6de:	f1 f7       	brne	.-4      	; 0x6dc <encoder_init+0x30>
     6e0:	00 c0       	rjmp	.+0      	; 0x6e2 <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     6e2:	80 81       	ld	r24, Z
     6e4:	8f 7b       	andi	r24, 0xBF	; 191
     6e6:	80 83       	st	Z, r24
     6e8:	8a e6       	ldi	r24, 0x6A	; 106
     6ea:	8a 95       	dec	r24
     6ec:	f1 f7       	brne	.-4      	; 0x6ea <encoder_init+0x3e>
     6ee:	00 c0       	rjmp	.+0      	; 0x6f0 <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     6f0:	80 81       	ld	r24, Z
     6f2:	80 64       	ori	r24, 0x40	; 64
     6f4:	80 83       	st	Z, r24
     6f6:	8a e6       	ldi	r24, 0x6A	; 106
     6f8:	8a 95       	dec	r24
     6fa:	f1 f7       	brne	.-4      	; 0x6f8 <encoder_init+0x4c>
     6fc:	00 c0       	rjmp	.+0      	; 0x6fe <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     6fe:	80 81       	ld	r24, Z
     700:	80 62       	ori	r24, 0x20	; 32
     702:	80 83       	st	Z, r24
     704:	08 95       	ret

00000706 <encoder_convertValues>:
}

void encoder_convertValues() {
	float a = -0.02309;
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     706:	60 91 7a 03 	lds	r22, 0x037A	; 0x80037a <encoder_value>
     70a:	70 91 7b 03 	lds	r23, 0x037B	; 0x80037b <encoder_value+0x1>
     70e:	07 2e       	mov	r0, r23
     710:	00 0c       	add	r0, r0
     712:	88 0b       	sbc	r24, r24
     714:	99 0b       	sbc	r25, r25
     716:	a9 d4       	rcall	.+2386   	; 0x106a <__floatsisf>
     718:	2d e3       	ldi	r18, 0x3D	; 61
     71a:	37 e2       	ldi	r19, 0x27	; 39
     71c:	4d eb       	ldi	r20, 0xBD	; 189
     71e:	5c eb       	ldi	r21, 0xBC	; 188
     720:	84 d5       	rcall	.+2824   	; 0x122a <__mulsf3>
     722:	20 e0       	ldi	r18, 0x00	; 0
     724:	30 e0       	ldi	r19, 0x00	; 0
     726:	48 ec       	ldi	r20, 0xC8	; 200
     728:	52 e4       	ldi	r21, 0x42	; 66
     72a:	39 d3       	rcall	.+1650   	; 0xd9e <__subsf3>
     72c:	6b d4       	rcall	.+2262   	; 0x1004 <__fixsfsi>
     72e:	70 93 81 03 	sts	0x0381, r23	; 0x800381 <converted_encoderValue+0x1>
     732:	60 93 80 03 	sts	0x0380, r22	; 0x800380 <converted_encoderValue>
     736:	08 95       	ret

00000738 <encoder_readValues>:

}
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     738:	e2 e0       	ldi	r30, 0x02	; 2
     73a:	f1 e0       	ldi	r31, 0x01	; 1
     73c:	80 81       	ld	r24, Z
     73e:	8f 7d       	andi	r24, 0xDF	; 223
     740:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     742:	80 81       	ld	r24, Z
     744:	87 7f       	andi	r24, 0xF7	; 247
     746:	80 83       	st	Z, r24
     748:	2a e6       	ldi	r18, 0x6A	; 106
     74a:	2a 95       	dec	r18
     74c:	f1 f7       	brne	.-4      	; 0x74a <encoder_readValues+0x12>
     74e:	00 c0       	rjmp	.+0      	; 0x750 <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t high_val = PINK & 0xff;
     750:	a6 e0       	ldi	r26, 0x06	; 6
     752:	b1 e0       	ldi	r27, 0x01	; 1
     754:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     756:	90 81       	ld	r25, Z
     758:	98 60       	ori	r25, 0x08	; 8
     75a:	90 83       	st	Z, r25
     75c:	9a e6       	ldi	r25, 0x6A	; 106
     75e:	9a 95       	dec	r25
     760:	f1 f7       	brne	.-4      	; 0x75e <encoder_readValues+0x26>
     762:	00 c0       	rjmp	.+0      	; 0x764 <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t low_val =  PINK & 0xff;
     764:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     766:	90 81       	ld	r25, Z
     768:	90 62       	ori	r25, 0x20	; 32
     76a:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	98 2f       	mov	r25, r24
     770:	88 27       	eor	r24, r24
     772:	82 0f       	add	r24, r18
     774:	91 1d       	adc	r25, r1
	//convert from two-complement
	if (rec_data >= 0) {
		encoder_value = rec_data;
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     776:	90 93 7b 03 	sts	0x037B, r25	; 0x80037b <encoder_value+0x1>
     77a:	80 93 7a 03 	sts	0x037A, r24	; 0x80037a <encoder_value>
	}
	if (encoder_value>0) {
     77e:	18 16       	cp	r1, r24
     780:	19 06       	cpc	r1, r25
     782:	2c f4       	brge	.+10     	; 0x78e <encoder_readValues+0x56>
		encoder_value = 0;
     784:	10 92 7b 03 	sts	0x037B, r1	; 0x80037b <encoder_value+0x1>
     788:	10 92 7a 03 	sts	0x037A, r1	; 0x80037a <encoder_value>
     78c:	09 c0       	rjmp	.+18     	; 0x7a0 <encoder_readValues+0x68>
		
	} else if (encoder_value <-8368) {
     78e:	80 35       	cpi	r24, 0x50	; 80
     790:	9f 4d       	sbci	r25, 0xDF	; 223
     792:	34 f4       	brge	.+12     	; 0x7a0 <encoder_readValues+0x68>
		encoder_value = -8368;
     794:	80 e5       	ldi	r24, 0x50	; 80
     796:	9f ed       	ldi	r25, 0xDF	; 223
     798:	90 93 7b 03 	sts	0x037B, r25	; 0x80037b <encoder_value+0x1>
     79c:	80 93 7a 03 	sts	0x037A, r24	; 0x80037a <encoder_value>
	}
	encoder_convertValues();
     7a0:	b2 cf       	rjmp	.-156    	; 0x706 <encoder_convertValues>
     7a2:	08 95       	ret

000007a4 <joystick_setServo>:
void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     7a4:	60 91 7c 03 	lds	r22, 0x037C	; 0x80037c <joystick_pos>
		//printf("servo value: %i\n\r",(int)(var*100));
		pwm_setPulseWidth(var);
     7a8:	06 2e       	mov	r0, r22
     7aa:	00 0c       	add	r0, r0
     7ac:	77 0b       	sbc	r23, r23
     7ae:	88 0b       	sbc	r24, r24
     7b0:	99 0b       	sbc	r25, r25
     7b2:	5b d4       	rcall	.+2230   	; 0x106a <__floatsisf>
     7b4:	20 e0       	ldi	r18, 0x00	; 0
     7b6:	30 e0       	ldi	r19, 0x00	; 0
     7b8:	48 ec       	ldi	r20, 0xC8	; 200
     7ba:	52 e4       	ldi	r21, 0x42	; 66
     7bc:	f1 d2       	rcall	.+1506   	; 0xda0 <__addsf3>
     7be:	20 e0       	ldi	r18, 0x00	; 0
     7c0:	30 e0       	ldi	r19, 0x00	; 0
     7c2:	48 e4       	ldi	r20, 0x48	; 72
     7c4:	53 e4       	ldi	r21, 0x43	; 67
     7c6:	b6 d3       	rcall	.+1900   	; 0xf34 <__divsf3>
     7c8:	29 e9       	ldi	r18, 0x99	; 153
     7ca:	39 e9       	ldi	r19, 0x99	; 153
     7cc:	49 e9       	ldi	r20, 0x99	; 153
     7ce:	5f e3       	ldi	r21, 0x3F	; 63
     7d0:	2c d5       	rcall	.+2648   	; 0x122a <__mulsf3>
     7d2:	26 e6       	ldi	r18, 0x66	; 102
     7d4:	36 e6       	ldi	r19, 0x66	; 102
     7d6:	46 e6       	ldi	r20, 0x66	; 102
     7d8:	5f e3       	ldi	r21, 0x3F	; 63
     7da:	e2 d2       	rcall	.+1476   	; 0xda0 <__addsf3>
     7dc:	9b 01       	movw	r18, r22
     7de:	ac 01       	movw	r20, r24
     7e0:	60 e0       	ldi	r22, 0x00	; 0
     7e2:	70 e0       	ldi	r23, 0x00	; 0
     7e4:	80 e4       	ldi	r24, 0x40	; 64
     7e6:	90 e4       	ldi	r25, 0x40	; 64
     7e8:	da d2       	rcall	.+1460   	; 0xd9e <__subsf3>
     7ea:	33 c1       	rjmp	.+614    	; 0xa52 <pwm_setPulseWidth>
     7ec:	08 95       	ret

000007ee <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     7ee:	e2 e0       	ldi	r30, 0x02	; 2
     7f0:	f1 e0       	ldi	r31, 0x01	; 1
     7f2:	80 81       	ld	r24, Z
     7f4:	80 61       	ori	r24, 0x10	; 16
     7f6:	80 83       	st	Z, r24
     7f8:	08 95       	ret

000007fa <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     7fa:	88 23       	and	r24, r24
     7fc:	31 f0       	breq	.+12     	; 0x80a <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     7fe:	e2 e0       	ldi	r30, 0x02	; 2
     800:	f1 e0       	ldi	r31, 0x01	; 1
     802:	80 81       	ld	r24, Z
     804:	82 60       	ori	r24, 0x02	; 2
     806:	80 83       	st	Z, r24
     808:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     80a:	e2 e0       	ldi	r30, 0x02	; 2
     80c:	f1 e0       	ldi	r31, 0x01	; 1
     80e:	80 81       	ld	r24, Z
     810:	8d 7f       	andi	r24, 0xFD	; 253
     812:	80 83       	st	Z, r24
     814:	08 95       	ret

00000816 <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     816:	cf 93       	push	r28
     818:	df 93       	push	r29
     81a:	00 d0       	rcall	.+0      	; 0x81c <motor_setSpeed+0x6>
     81c:	cd b7       	in	r28, 0x3d	; 61
     81e:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     820:	90 e5       	ldi	r25, 0x50	; 80
     822:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     824:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     826:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     828:	63 e0       	ldi	r22, 0x03	; 3
     82a:	ce 01       	movw	r24, r28
     82c:	01 96       	adiw	r24, 0x01	; 1
     82e:	e4 d1       	rcall	.+968    	; 0xbf8 <TWI_Start_Transceiver_With_Data>
}
     830:	0f 90       	pop	r0
     832:	0f 90       	pop	r0
     834:	0f 90       	pop	r0
     836:	df 91       	pop	r29
     838:	cf 91       	pop	r28
     83a:	08 95       	ret

0000083c <motor_init>:
float summed_error;
float prev_error; 

void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     83c:	e1 e0       	ldi	r30, 0x01	; 1
     83e:	f1 e0       	ldi	r31, 0x01	; 1
     840:	80 81       	ld	r24, Z
     842:	82 60       	ori	r24, 0x02	; 2
     844:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     846:	80 81       	ld	r24, Z
     848:	80 61       	ori	r24, 0x10	; 16
     84a:	80 83       	st	Z, r24
	
	motor_setSpeed(0);
     84c:	80 e0       	ldi	r24, 0x00	; 0
     84e:	e3 df       	rcall	.-58     	; 0x816 <motor_setSpeed>
	motor_enable();
     850:	ce df       	rcall	.-100    	; 0x7ee <motor_enable>
     852:	10 92 98 03 	sts	0x0398, r1	; 0x800398 <summed_error>
	summed_error = 0;
     856:	10 92 99 03 	sts	0x0399, r1	; 0x800399 <summed_error+0x1>
     85a:	10 92 9a 03 	sts	0x039A, r1	; 0x80039a <summed_error+0x2>
     85e:	10 92 9b 03 	sts	0x039B, r1	; 0x80039b <summed_error+0x3>
     862:	10 92 9c 03 	sts	0x039C, r1	; 0x80039c <prev_error>
	prev_error = 0;
     866:	10 92 9d 03 	sts	0x039D, r1	; 0x80039d <prev_error+0x1>
     86a:	10 92 9e 03 	sts	0x039E, r1	; 0x80039e <prev_error+0x2>
     86e:	10 92 9f 03 	sts	0x039F, r1	; 0x80039f <prev_error+0x3>
     872:	08 95       	ret

00000874 <motor_control>:
     874:	4f 92       	push	r4
	data[1] = command_byte;
	data[2] = speed;
	TWI_Start_Transceiver_With_Data(data, 3);
}

void motor_control() {
     876:	5f 92       	push	r5
     878:	6f 92       	push	r6
     87a:	7f 92       	push	r7
     87c:	8f 92       	push	r8
     87e:	9f 92       	push	r9
     880:	af 92       	push	r10
     882:	bf 92       	push	r11
     884:	cf 92       	push	r12
     886:	df 92       	push	r13
     888:	ef 92       	push	r14
     88a:	ff 92       	push	r15
     88c:	cf 93       	push	r28
     88e:	df 93       	push	r29
     890:	00 d0       	rcall	.+0      	; 0x892 <motor_control+0x1e>
     892:	1f 92       	push	r1
     894:	cd b7       	in	r28, 0x3d	; 61
     896:	de b7       	in	r29, 0x3e	; 62
	
	
	int32_t reference_position = slider_pos.right_pos;
     898:	80 91 89 03 	lds	r24, 0x0389	; 0x800389 <slider_pos+0x4>
     89c:	90 91 8a 03 	lds	r25, 0x038A	; 0x80038a <slider_pos+0x5>
     8a0:	a0 91 8b 03 	lds	r26, 0x038B	; 0x80038b <slider_pos+0x6>
     8a4:	b0 91 8c 03 	lds	r27, 0x038C	; 0x80038c <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.2;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
	summed_error += error*TIMER3_SECONDS;
     8a8:	20 91 80 03 	lds	r18, 0x0380	; 0x800380 <converted_encoderValue>
     8ac:	30 91 81 03 	lds	r19, 0x0381	; 0x800381 <converted_encoderValue+0x1>
     8b0:	bc 01       	movw	r22, r24
     8b2:	62 1b       	sub	r22, r18
     8b4:	73 0b       	sbc	r23, r19
     8b6:	07 2e       	mov	r0, r23
     8b8:	00 0c       	add	r0, r0
     8ba:	88 0b       	sbc	r24, r24
     8bc:	99 0b       	sbc	r25, r25
     8be:	d5 d3       	rcall	.+1962   	; 0x106a <__floatsisf>
     8c0:	6b 01       	movw	r12, r22
     8c2:	7c 01       	movw	r14, r24
     8c4:	2d ec       	ldi	r18, 0xCD	; 205
     8c6:	3c ec       	ldi	r19, 0xCC	; 204
     8c8:	4c e4       	ldi	r20, 0x4C	; 76
     8ca:	5d e3       	ldi	r21, 0x3D	; 61
     8cc:	ae d4       	rcall	.+2396   	; 0x122a <__mulsf3>
     8ce:	20 91 98 03 	lds	r18, 0x0398	; 0x800398 <summed_error>
     8d2:	30 91 99 03 	lds	r19, 0x0399	; 0x800399 <summed_error+0x1>
     8d6:	40 91 9a 03 	lds	r20, 0x039A	; 0x80039a <summed_error+0x2>
     8da:	50 91 9b 03 	lds	r21, 0x039B	; 0x80039b <summed_error+0x3>
     8de:	60 d2       	rcall	.+1216   	; 0xda0 <__addsf3>
     8e0:	4b 01       	movw	r8, r22
     8e2:	5c 01       	movw	r10, r24
     8e4:	60 93 98 03 	sts	0x0398, r22	; 0x800398 <summed_error>
     8e8:	70 93 99 03 	sts	0x0399, r23	; 0x800399 <summed_error+0x1>
     8ec:	80 93 9a 03 	sts	0x039A, r24	; 0x80039a <summed_error+0x2>
     8f0:	90 93 9b 03 	sts	0x039B, r25	; 0x80039b <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     8f4:	20 91 9c 03 	lds	r18, 0x039C	; 0x80039c <prev_error>
     8f8:	30 91 9d 03 	lds	r19, 0x039D	; 0x80039d <prev_error+0x1>
     8fc:	40 91 9e 03 	lds	r20, 0x039E	; 0x80039e <prev_error+0x2>
     900:	50 91 9f 03 	lds	r21, 0x039F	; 0x80039f <prev_error+0x3>
     904:	c7 01       	movw	r24, r14
     906:	b6 01       	movw	r22, r12
     908:	4a d2       	rcall	.+1172   	; 0xd9e <__subsf3>
     90a:	2d ec       	ldi	r18, 0xCD	; 205
     90c:	3c ec       	ldi	r19, 0xCC	; 204
     90e:	4c e4       	ldi	r20, 0x4C	; 76
     910:	5d e3       	ldi	r21, 0x3D	; 61
     912:	10 d3       	rcall	.+1568   	; 0xf34 <__divsf3>
     914:	69 83       	std	Y+1, r22	; 0x01
     916:	7a 83       	std	Y+2, r23	; 0x02
     918:	8b 83       	std	Y+3, r24	; 0x03
     91a:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     91c:	c0 92 9c 03 	sts	0x039C, r12	; 0x80039c <prev_error>
     920:	d0 92 9d 03 	sts	0x039D, r13	; 0x80039d <prev_error+0x1>
     924:	e0 92 9e 03 	sts	0x039E, r14	; 0x80039e <prev_error+0x2>
     928:	f0 92 9f 03 	sts	0x039F, r15	; 0x80039f <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     92c:	20 e0       	ldi	r18, 0x00	; 0
     92e:	30 e0       	ldi	r19, 0x00	; 0
     930:	40 e0       	ldi	r20, 0x00	; 0
     932:	5f e3       	ldi	r21, 0x3F	; 63
     934:	c7 01       	movw	r24, r14
     936:	b6 01       	movw	r22, r12
     938:	78 d4       	rcall	.+2288   	; 0x122a <__mulsf3>
     93a:	2b 01       	movw	r4, r22
     93c:	3c 01       	movw	r6, r24
     93e:	2d ec       	ldi	r18, 0xCD	; 205
     940:	3c ec       	ldi	r19, 0xCC	; 204
     942:	4c e4       	ldi	r20, 0x4C	; 76
     944:	5e e3       	ldi	r21, 0x3E	; 62
     946:	c5 01       	movw	r24, r10
     948:	b4 01       	movw	r22, r8
     94a:	6f d4       	rcall	.+2270   	; 0x122a <__mulsf3>
     94c:	9b 01       	movw	r18, r22
     94e:	ac 01       	movw	r20, r24
     950:	c3 01       	movw	r24, r6
     952:	b2 01       	movw	r22, r4
     954:	25 d2       	rcall	.+1098   	; 0xda0 <__addsf3>
     956:	4b 01       	movw	r8, r22
     958:	5c 01       	movw	r10, r24
     95a:	2f e8       	ldi	r18, 0x8F	; 143
     95c:	32 ec       	ldi	r19, 0xC2	; 194
     95e:	45 e7       	ldi	r20, 0x75	; 117
     960:	5d e3       	ldi	r21, 0x3D	; 61
     962:	69 81       	ldd	r22, Y+1	; 0x01
     964:	7a 81       	ldd	r23, Y+2	; 0x02
     966:	8b 81       	ldd	r24, Y+3	; 0x03
     968:	9c 81       	ldd	r25, Y+4	; 0x04
     96a:	5f d4       	rcall	.+2238   	; 0x122a <__mulsf3>
     96c:	9b 01       	movw	r18, r22
     96e:	ac 01       	movw	r20, r24
     970:	c5 01       	movw	r24, r10
     972:	b4 01       	movw	r22, r8
     974:	15 d2       	rcall	.+1066   	; 0xda0 <__addsf3>
     976:	46 d3       	rcall	.+1676   	; 0x1004 <__fixsfsi>
     978:	4b 01       	movw	r8, r22
	//printf("Summed error %d\n\r", summed_error);
	//printf("sumE %d\n\r",  summed_error);
	//printf("U %d\n\r",  u);
	//attempting to get u varying between -100 and 100;
	
	if (u>0)
     97a:	5c 01       	movw	r10, r24
     97c:	16 16       	cp	r1, r22
	{
		motor_setDirection(1);
     97e:	17 06       	cpc	r1, r23
     980:	64 f4       	brge	.+24     	; 0x99a <motor_control+0x126>
		u = (u*255)/100;
     982:	81 e0       	ldi	r24, 0x01	; 1
     984:	3a df       	rcall	.-396    	; 0x7fa <motor_setDirection>
     986:	2f ef       	ldi	r18, 0xFF	; 255
     988:	28 9d       	mul	r18, r8
     98a:	c0 01       	movw	r24, r0
     98c:	29 9d       	mul	r18, r9
     98e:	90 0d       	add	r25, r0
     990:	11 24       	eor	r1, r1
     992:	64 e6       	ldi	r22, 0x64	; 100
     994:	70 e0       	ldi	r23, 0x00	; 0
		
	} else {
		motor_setDirection(0);
     996:	af d4       	rcall	.+2398   	; 0x12f6 <__divmodhi4>
     998:	0c c0       	rjmp	.+24     	; 0x9b2 <motor_control+0x13e>
     99a:	80 e0       	ldi	r24, 0x00	; 0
		u = -(u*255)/100;
     99c:	2e df       	rcall	.-420    	; 0x7fa <motor_setDirection>
     99e:	21 e0       	ldi	r18, 0x01	; 1
     9a0:	28 9d       	mul	r18, r8
     9a2:	c0 01       	movw	r24, r0
     9a4:	29 9d       	mul	r18, r9
     9a6:	90 0d       	add	r25, r0
     9a8:	98 19       	sub	r25, r8
     9aa:	11 24       	eor	r1, r1
     9ac:	64 e6       	ldi	r22, 0x64	; 100
     9ae:	70 e0       	ldi	r23, 0x00	; 0
     9b0:	a2 d4       	rcall	.+2372   	; 0x12f6 <__divmodhi4>
		
	}
	int offset = 25;
	u = u+offset;
     9b2:	cb 01       	movw	r24, r22

	if (u>255) {
     9b4:	49 96       	adiw	r24, 0x19	; 25
     9b6:	8f 3f       	cpi	r24, 0xFF	; 255
     9b8:	91 05       	cpc	r25, r1
     9ba:	b1 f0       	breq	.+44     	; 0x9e8 <motor_control+0x174>
		u = 255;
		summed_error -= error; // anti-windup (Regtek for life)
     9bc:	ac f0       	brlt	.+42     	; 0x9e8 <motor_control+0x174>
     9be:	a7 01       	movw	r20, r14
     9c0:	96 01       	movw	r18, r12
     9c2:	60 91 98 03 	lds	r22, 0x0398	; 0x800398 <summed_error>
     9c6:	70 91 99 03 	lds	r23, 0x0399	; 0x800399 <summed_error+0x1>
     9ca:	80 91 9a 03 	lds	r24, 0x039A	; 0x80039a <summed_error+0x2>
     9ce:	90 91 9b 03 	lds	r25, 0x039B	; 0x80039b <summed_error+0x3>
     9d2:	e5 d1       	rcall	.+970    	; 0xd9e <__subsf3>
     9d4:	60 93 98 03 	sts	0x0398, r22	; 0x800398 <summed_error>
     9d8:	70 93 99 03 	sts	0x0399, r23	; 0x800399 <summed_error+0x1>
     9dc:	80 93 9a 03 	sts	0x039A, r24	; 0x80039a <summed_error+0x2>
     9e0:	90 93 9b 03 	sts	0x039B, r25	; 0x80039b <summed_error+0x3>
	}
	int offset = 25;
	u = u+offset;

	if (u>255) {
		u = 255;
     9e4:	8f ef       	ldi	r24, 0xFF	; 255
		summed_error -= error; // anti-windup (Regtek for life)
	}
	
	//printf("Reference position: %i\n\r", reference_position);
	//printf("u: %i\n\r", u);
	motor_setSpeed((uint8_t) u);
     9e6:	90 e0       	ldi	r25, 0x00	; 0
     9e8:	16 df       	rcall	.-468    	; 0x816 <motor_setSpeed>
	
	

}
     9ea:	0f 90       	pop	r0
     9ec:	0f 90       	pop	r0
     9ee:	0f 90       	pop	r0
     9f0:	0f 90       	pop	r0
     9f2:	df 91       	pop	r29
     9f4:	cf 91       	pop	r28
     9f6:	ff 90       	pop	r15
     9f8:	ef 90       	pop	r14
     9fa:	df 90       	pop	r13
     9fc:	cf 90       	pop	r12
     9fe:	bf 90       	pop	r11
     a00:	af 90       	pop	r10
     a02:	9f 90       	pop	r9
     a04:	8f 90       	pop	r8
     a06:	7f 90       	pop	r7
     a08:	6f 90       	pop	r6
     a0a:	5f 90       	pop	r5
     a0c:	4f 90       	pop	r4
     a0e:	08 95       	ret

00000a10 <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     a10:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     a12:	e1 e8       	ldi	r30, 0x81	; 129
     a14:	f0 e0       	ldi	r31, 0x00	; 0
     a16:	80 81       	ld	r24, Z
     a18:	88 7f       	andi	r24, 0xF8	; 248
     a1a:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     a1c:	80 81       	ld	r24, Z
     a1e:	82 60       	ori	r24, 0x02	; 2
     a20:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     a22:	a0 e8       	ldi	r26, 0x80	; 128
     a24:	b0 e0       	ldi	r27, 0x00	; 0
     a26:	8c 91       	ld	r24, X
     a28:	82 60       	ori	r24, 0x02	; 2
     a2a:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM13 | 1 << WGM12);
     a2c:	80 81       	ld	r24, Z
     a2e:	88 61       	ori	r24, 0x18	; 24
     a30:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= (1 << COM1A1 & ~(COM1A0));
     a32:	8c 91       	ld	r24, X
     a34:	80 68       	ori	r24, 0x80	; 128
     a36:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     a38:	80 e4       	ldi	r24, 0x40	; 64
     a3a:	9c e9       	ldi	r25, 0x9C	; 156
     a3c:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     a40:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     a44:	88 eb       	ldi	r24, 0xB8	; 184
     a46:	9b e0       	ldi	r25, 0x0B	; 11
     a48:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     a4c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     a50:	08 95       	ret

00000a52 <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     a52:	cf 92       	push	r12
     a54:	df 92       	push	r13
     a56:	ef 92       	push	r14
     a58:	ff 92       	push	r15
     a5a:	6b 01       	movw	r12, r22
     a5c:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     a5e:	26 e6       	ldi	r18, 0x66	; 102
     a60:	36 e6       	ldi	r19, 0x66	; 102
     a62:	46 e6       	ldi	r20, 0x66	; 102
     a64:	5f e3       	ldi	r21, 0x3F	; 63
     a66:	d6 d3       	rcall	.+1964   	; 0x1214 <__gesf2>
     a68:	88 23       	and	r24, r24
     a6a:	d4 f0       	brlt	.+52     	; 0xaa0 <pwm_setPulseWidth+0x4e>
     a6c:	26 e6       	ldi	r18, 0x66	; 102
     a6e:	36 e6       	ldi	r19, 0x66	; 102
     a70:	46 e0       	ldi	r20, 0x06	; 6
     a72:	50 e4       	ldi	r21, 0x40	; 64
     a74:	c7 01       	movw	r24, r14
     a76:	b6 01       	movw	r22, r12
     a78:	59 d2       	rcall	.+1202   	; 0xf2c <__cmpsf2>
     a7a:	18 16       	cp	r1, r24
     a7c:	8c f0       	brlt	.+34     	; 0xaa0 <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     a7e:	20 e0       	ldi	r18, 0x00	; 0
     a80:	30 e0       	ldi	r19, 0x00	; 0
     a82:	40 ea       	ldi	r20, 0xA0	; 160
     a84:	51 e4       	ldi	r21, 0x41	; 65
     a86:	c7 01       	movw	r24, r14
     a88:	b6 01       	movw	r22, r12
     a8a:	54 d2       	rcall	.+1192   	; 0xf34 <__divsf3>
     a8c:	20 e0       	ldi	r18, 0x00	; 0
     a8e:	30 e4       	ldi	r19, 0x40	; 64
     a90:	4c e1       	ldi	r20, 0x1C	; 28
     a92:	57 e4       	ldi	r21, 0x47	; 71
     a94:	ca d3       	rcall	.+1940   	; 0x122a <__mulsf3>
     a96:	bb d2       	rcall	.+1398   	; 0x100e <__fixunssfsi>
     a98:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     a9c:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
		
	}
	
	
     aa0:	ff 90       	pop	r15
     aa2:	ef 90       	pop	r14
     aa4:	df 90       	pop	r13
     aa6:	cf 90       	pop	r12
     aa8:	08 95       	ret

00000aaa <setupInit>:
#include "ADC.h"
#include "sleep.h"
#include "TWI_Master.h"
#include "solenoid.h"
void setupInit(void){
	cli();
     aaa:	f8 94       	cli
	USART_init(MYUBRR);
     aac:	87 e6       	ldi	r24, 0x67	; 103
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	5b d1       	rcall	.+694    	; 0xd68 <USART_init>
	printf("finished uart setup2)");
     ab2:	85 e1       	ldi	r24, 0x15	; 21
     ab4:	93 e0       	ldi	r25, 0x03	; 3
     ab6:	9f 93       	push	r25
     ab8:	8f 93       	push	r24
	CAN_controller_init();
     aba:	e3 d4       	rcall	.+2502   	; 0x1482 <printf>
     abc:	a4 dd       	rcall	.-1208   	; 0x606 <CAN_controller_init>
	printf("finished can setup");
     abe:	8b e2       	ldi	r24, 0x2B	; 43
     ac0:	93 e0       	ldi	r25, 0x03	; 3
     ac2:	9f 93       	push	r25
     ac4:	8f 93       	push	r24
	pwm_init();
     ac6:	dd d4       	rcall	.+2490   	; 0x1482 <printf>
	printf("finished pwm");
     ac8:	a3 df       	rcall	.-186    	; 0xa10 <pwm_init>
     aca:	8e e3       	ldi	r24, 0x3E	; 62
     acc:	93 e0       	ldi	r25, 0x03	; 3
     ace:	9f 93       	push	r25
     ad0:	8f 93       	push	r24
	ADC_init();
     ad2:	d7 d4       	rcall	.+2478   	; 0x1482 <printf>
	printf("Finished setup");
     ad4:	d6 dd       	rcall	.-1108   	; 0x682 <ADC_init>
     ad6:	8b e4       	ldi	r24, 0x4B	; 75
     ad8:	93 e0       	ldi	r25, 0x03	; 3
	timer_init();
     ada:	9f 93       	push	r25
     adc:	8f 93       	push	r24
	sleep_init();
     ade:	d1 d4       	rcall	.+2466   	; 0x1482 <printf>
     ae0:	6b d0       	rcall	.+214    	; 0xbb8 <timer_init>
	TWI_Master_Initialise();
     ae2:	0e d0       	rcall	.+28     	; 0xb00 <sleep_init>
     ae4:	7f d0       	rcall	.+254    	; 0xbe4 <TWI_Master_Initialise>
	motor_init();
     ae6:	aa de       	rcall	.-684    	; 0x83c <motor_init>
     ae8:	e1 dd       	rcall	.-1086   	; 0x6ac <encoder_init>
	encoder_init();
     aea:	21 d0       	rcall	.+66     	; 0xb2e <solenoid_init>
     aec:	78 94       	sei
	solenoid_init();
     aee:	8d b7       	in	r24, 0x3d	; 61
     af0:	9e b7       	in	r25, 0x3e	; 62
	sei();
     af2:	08 96       	adiw	r24, 0x08	; 8
     af4:	0f b6       	in	r0, 0x3f	; 63
     af6:	f8 94       	cli
     af8:	9e bf       	out	0x3e, r25	; 62
     afa:	0f be       	out	0x3f, r0	; 63
     afc:	8d bf       	out	0x3d, r24	; 61
     afe:	08 95       	ret

00000b00 <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     b00:	83 b7       	in	r24, 0x33	; 51
     b02:	81 7f       	andi	r24, 0xF1	; 241
     b04:	83 bf       	out	0x33, r24	; 51
     b06:	08 95       	ret

00000b08 <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
     b08:	80 b7       	in	r24, 0x30	; 48
     b0a:	88 68       	ori	r24, 0x88	; 136
     b0c:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
     b0e:	ea e7       	ldi	r30, 0x7A	; 122
     b10:	f0 e0       	ldi	r31, 0x00	; 0
     b12:	80 81       	ld	r24, Z
     b14:	8f 77       	andi	r24, 0x7F	; 127
     b16:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
     b18:	83 b7       	in	r24, 0x33	; 51
     b1a:	81 60       	ori	r24, 0x01	; 1
     b1c:	83 bf       	out	0x33, r24	; 51
     b1e:	88 95       	sleep
     b20:	83 b7       	in	r24, 0x33	; 51
     b22:	8e 7f       	andi	r24, 0xFE	; 254
     b24:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
     b26:	80 81       	ld	r24, Z
     b28:	80 68       	ori	r24, 0x80	; 128
     b2a:	80 83       	st	Z, r24
     b2c:	08 95       	ret

00000b2e <solenoid_init>:

#include <util/delay.h>
#include <avr/io.h>
#include "solenoid.h"
void solenoid_init() {
	DDRE  |= (1 << PE5);
     b2e:	6d 9a       	sbi	0x0d, 5	; 13
	PORTE |= (1 << PE5);
     b30:	75 9a       	sbi	0x0e, 5	; 14

	shooting = 0;
     b32:	10 92 84 03 	sts	0x0384, r1	; 0x800384 <shooting>
     b36:	08 95       	ret

00000b38 <solenoid_setPulse>:
}
void solenoid_setPulse() {
	shooting = 1;
     b38:	81 e0       	ldi	r24, 0x01	; 1
     b3a:	80 93 84 03 	sts	0x0384, r24	; 0x800384 <shooting>
	PORTE &= ~(1 << PE5);
     b3e:	75 98       	cbi	0x0e, 5	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b40:	2f e7       	ldi	r18, 0x7F	; 127
     b42:	89 ea       	ldi	r24, 0xA9	; 169
     b44:	93 e0       	ldi	r25, 0x03	; 3
     b46:	21 50       	subi	r18, 0x01	; 1
     b48:	80 40       	sbci	r24, 0x00	; 0
     b4a:	90 40       	sbci	r25, 0x00	; 0
     b4c:	e1 f7       	brne	.-8      	; 0xb46 <solenoid_setPulse+0xe>
     b4e:	00 c0       	rjmp	.+0      	; 0xb50 <solenoid_setPulse+0x18>
     b50:	00 00       	nop
	_delay_ms(75);
	PORTE |= (1 << PE5);
     b52:	75 9a       	sbi	0x0e, 5	; 14
     b54:	08 95       	ret

00000b56 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     b56:	84 b1       	in	r24, 0x04	; 4
     b58:	87 60       	ori	r24, 0x07	; 7
     b5a:	84 b9       	out	0x04, r24	; 4
     b5c:	27 9a       	sbi	0x04, 7	; 4
     b5e:	8c b5       	in	r24, 0x2c	; 44
     b60:	81 65       	ori	r24, 0x51	; 81
     b62:	8c bd       	out	0x2c, r24	; 44
     b64:	2f 9a       	sbi	0x05, 7	; 5
     b66:	08 95       	ret

00000b68 <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     b68:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     b6a:	0d b4       	in	r0, 0x2d	; 45
     b6c:	07 fe       	sbrs	r0, 7
     b6e:	fd cf       	rjmp	.-6      	; 0xb6a <SPI_masterWrite+0x2>

}
     b70:	08 95       	ret

00000b72 <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     b72:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     b74:	0d b4       	in	r0, 0x2d	; 45
     b76:	07 fe       	sbrs	r0, 7
     b78:	fd cf       	rjmp	.-6      	; 0xb74 <SPI_masterRead+0x2>
	return SPDR;
     b7a:	8e b5       	in	r24, 0x2e	; 46
}
     b7c:	08 95       	ret

00000b7e <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     b7e:	66 23       	and	r22, r22
     b80:	69 f0       	breq	.+26     	; 0xb9c <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
     b82:	45 b1       	in	r20, 0x05	; 5
     b84:	21 e0       	ldi	r18, 0x01	; 1
     b86:	30 e0       	ldi	r19, 0x00	; 0
     b88:	b9 01       	movw	r22, r18
     b8a:	02 c0       	rjmp	.+4      	; 0xb90 <SPI_setChipSelect+0x12>
     b8c:	66 0f       	add	r22, r22
     b8e:	77 1f       	adc	r23, r23
     b90:	8a 95       	dec	r24
     b92:	e2 f7       	brpl	.-8      	; 0xb8c <SPI_setChipSelect+0xe>
     b94:	cb 01       	movw	r24, r22
     b96:	84 2b       	or	r24, r20
     b98:	85 b9       	out	0x05, r24	; 5
     b9a:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
     b9c:	45 b1       	in	r20, 0x05	; 5
     b9e:	21 e0       	ldi	r18, 0x01	; 1
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	b9 01       	movw	r22, r18
     ba4:	02 c0       	rjmp	.+4      	; 0xbaa <SPI_setChipSelect+0x2c>
     ba6:	66 0f       	add	r22, r22
     ba8:	77 1f       	adc	r23, r23
     baa:	8a 95       	dec	r24
     bac:	e2 f7       	brpl	.-8      	; 0xba6 <SPI_setChipSelect+0x28>
     bae:	cb 01       	movw	r24, r22
     bb0:	80 95       	com	r24
     bb2:	84 23       	and	r24, r20
     bb4:	85 b9       	out	0x05, r24	; 5
     bb6:	08 95       	ret

00000bb8 <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
     bb8:	e1 e7       	ldi	r30, 0x71	; 113
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	84 60       	ori	r24, 0x04	; 4
     bc0:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
     bc2:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     bc6:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
     bca:	80 e3       	ldi	r24, 0x30	; 48
     bcc:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = (1 << CS12 | 1 << CS00);
     bd0:	85 e0       	ldi	r24, 0x05	; 5
     bd2:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
     bd6:	8d e0       	ldi	r24, 0x0D	; 13
     bd8:	93 e0       	ldi	r25, 0x03	; 3
     bda:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
     bde:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
     be2:	08 95       	ret

00000be4 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     be4:	8c e0       	ldi	r24, 0x0C	; 12
     be6:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     bea:	8f ef       	ldi	r24, 0xFF	; 255
     bec:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     bf0:	84 e0       	ldi	r24, 0x04	; 4
     bf2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     bf6:	08 95       	ret

00000bf8 <TWI_Start_Transceiver_With_Data>:
     bf8:	dc 01       	movw	r26, r24
     bfa:	ec eb       	ldi	r30, 0xBC	; 188
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	90 81       	ld	r25, Z
     c00:	90 fd       	sbrc	r25, 0
     c02:	fd cf       	rjmp	.-6      	; 0xbfe <TWI_Start_Transceiver_With_Data+0x6>
     c04:	60 93 75 03 	sts	0x0375, r22	; 0x800375 <TWI_msgSize>
     c08:	8c 91       	ld	r24, X
     c0a:	80 93 76 03 	sts	0x0376, r24	; 0x800376 <TWI_buf>
     c0e:	80 fd       	sbrc	r24, 0
     c10:	0c c0       	rjmp	.+24     	; 0xc2a <TWI_Start_Transceiver_With_Data+0x32>
     c12:	62 30       	cpi	r22, 0x02	; 2
     c14:	50 f0       	brcs	.+20     	; 0xc2a <TWI_Start_Transceiver_With_Data+0x32>
     c16:	fd 01       	movw	r30, r26
     c18:	31 96       	adiw	r30, 0x01	; 1
     c1a:	a7 e7       	ldi	r26, 0x77	; 119
     c1c:	b3 e0       	ldi	r27, 0x03	; 3
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	91 91       	ld	r25, Z+
     c22:	9d 93       	st	X+, r25
     c24:	8f 5f       	subi	r24, 0xFF	; 255
     c26:	68 13       	cpse	r22, r24
     c28:	fb cf       	rjmp	.-10     	; 0xc20 <TWI_Start_Transceiver_With_Data+0x28>
     c2a:	10 92 74 03 	sts	0x0374, r1	; 0x800374 <TWI_statusReg>
     c2e:	88 ef       	ldi	r24, 0xF8	; 248
     c30:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     c34:	85 ea       	ldi	r24, 0xA5	; 165
     c36:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c3a:	08 95       	ret

00000c3c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     c3c:	1f 92       	push	r1
     c3e:	0f 92       	push	r0
     c40:	0f b6       	in	r0, 0x3f	; 63
     c42:	0f 92       	push	r0
     c44:	11 24       	eor	r1, r1
     c46:	0b b6       	in	r0, 0x3b	; 59
     c48:	0f 92       	push	r0
     c4a:	2f 93       	push	r18
     c4c:	3f 93       	push	r19
     c4e:	8f 93       	push	r24
     c50:	9f 93       	push	r25
     c52:	af 93       	push	r26
     c54:	bf 93       	push	r27
     c56:	ef 93       	push	r30
     c58:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     c5a:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     c5e:	8e 2f       	mov	r24, r30
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	fc 01       	movw	r30, r24
     c64:	38 97       	sbiw	r30, 0x08	; 8
     c66:	e1 35       	cpi	r30, 0x51	; 81
     c68:	f1 05       	cpc	r31, r1
     c6a:	08 f0       	brcs	.+2      	; 0xc6e <__vector_39+0x32>
     c6c:	57 c0       	rjmp	.+174    	; 0xd1c <__vector_39+0xe0>
     c6e:	88 27       	eor	r24, r24
     c70:	ee 58       	subi	r30, 0x8E	; 142
     c72:	ff 4f       	sbci	r31, 0xFF	; 255
     c74:	8f 4f       	sbci	r24, 0xFF	; 255
     c76:	6e c3       	rjmp	.+1756   	; 0x1354 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c78:	10 92 73 03 	sts	0x0373, r1	; 0x800373 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     c7c:	e0 91 73 03 	lds	r30, 0x0373	; 0x800373 <TWI_bufPtr.1672>
     c80:	80 91 75 03 	lds	r24, 0x0375	; 0x800375 <TWI_msgSize>
     c84:	e8 17       	cp	r30, r24
     c86:	70 f4       	brcc	.+28     	; 0xca4 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     c88:	81 e0       	ldi	r24, 0x01	; 1
     c8a:	8e 0f       	add	r24, r30
     c8c:	80 93 73 03 	sts	0x0373, r24	; 0x800373 <TWI_bufPtr.1672>
     c90:	f0 e0       	ldi	r31, 0x00	; 0
     c92:	ea 58       	subi	r30, 0x8A	; 138
     c94:	fc 4f       	sbci	r31, 0xFC	; 252
     c96:	80 81       	ld	r24, Z
     c98:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c9c:	85 e8       	ldi	r24, 0x85	; 133
     c9e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ca2:	43 c0       	rjmp	.+134    	; 0xd2a <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ca4:	80 91 74 03 	lds	r24, 0x0374	; 0x800374 <TWI_statusReg>
     ca8:	81 60       	ori	r24, 0x01	; 1
     caa:	80 93 74 03 	sts	0x0374, r24	; 0x800374 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cae:	84 e9       	ldi	r24, 0x94	; 148
     cb0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     cb4:	3a c0       	rjmp	.+116    	; 0xd2a <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     cb6:	e0 91 73 03 	lds	r30, 0x0373	; 0x800373 <TWI_bufPtr.1672>
     cba:	81 e0       	ldi	r24, 0x01	; 1
     cbc:	8e 0f       	add	r24, r30
     cbe:	80 93 73 03 	sts	0x0373, r24	; 0x800373 <TWI_bufPtr.1672>
     cc2:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	ea 58       	subi	r30, 0x8A	; 138
     cca:	fc 4f       	sbci	r31, 0xFC	; 252
     ccc:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     cce:	20 91 73 03 	lds	r18, 0x0373	; 0x800373 <TWI_bufPtr.1672>
     cd2:	30 e0       	ldi	r19, 0x00	; 0
     cd4:	80 91 75 03 	lds	r24, 0x0375	; 0x800375 <TWI_msgSize>
     cd8:	90 e0       	ldi	r25, 0x00	; 0
     cda:	01 97       	sbiw	r24, 0x01	; 1
     cdc:	28 17       	cp	r18, r24
     cde:	39 07       	cpc	r19, r25
     ce0:	24 f4       	brge	.+8      	; 0xcea <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ce2:	85 ec       	ldi	r24, 0xC5	; 197
     ce4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ce8:	20 c0       	rjmp	.+64     	; 0xd2a <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cea:	85 e8       	ldi	r24, 0x85	; 133
     cec:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     cf0:	1c c0       	rjmp	.+56     	; 0xd2a <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     cf2:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     cf6:	e0 91 73 03 	lds	r30, 0x0373	; 0x800373 <TWI_bufPtr.1672>
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	ea 58       	subi	r30, 0x8A	; 138
     cfe:	fc 4f       	sbci	r31, 0xFC	; 252
     d00:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     d02:	80 91 74 03 	lds	r24, 0x0374	; 0x800374 <TWI_statusReg>
     d06:	81 60       	ori	r24, 0x01	; 1
     d08:	80 93 74 03 	sts	0x0374, r24	; 0x800374 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d0c:	84 e9       	ldi	r24, 0x94	; 148
     d0e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     d12:	0b c0       	rjmp	.+22     	; 0xd2a <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     d14:	85 ea       	ldi	r24, 0xA5	; 165
     d16:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     d1a:	07 c0       	rjmp	.+14     	; 0xd2a <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     d1c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     d20:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     d24:	84 e0       	ldi	r24, 0x04	; 4
     d26:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     d2a:	ff 91       	pop	r31
     d2c:	ef 91       	pop	r30
     d2e:	bf 91       	pop	r27
     d30:	af 91       	pop	r26
     d32:	9f 91       	pop	r25
     d34:	8f 91       	pop	r24
     d36:	3f 91       	pop	r19
     d38:	2f 91       	pop	r18
     d3a:	0f 90       	pop	r0
     d3c:	0b be       	out	0x3b, r0	; 59
     d3e:	0f 90       	pop	r0
     d40:	0f be       	out	0x3f, r0	; 63
     d42:	0f 90       	pop	r0
     d44:	1f 90       	pop	r1
     d46:	18 95       	reti

00000d48 <USART_transmitChar>:
	printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
     d48:	e0 ec       	ldi	r30, 0xC0	; 192
     d4a:	f0 e0       	ldi	r31, 0x00	; 0
     d4c:	90 81       	ld	r25, Z
     d4e:	95 ff       	sbrs	r25, 5
     d50:	fd cf       	rjmp	.-6      	; 0xd4c <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
     d52:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     d56:	08 95       	ret

00000d58 <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
     d58:	e0 ec       	ldi	r30, 0xC0	; 192
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	80 81       	ld	r24, Z
     d5e:	88 23       	and	r24, r24
     d60:	ec f7       	brge	.-6      	; 0xd5c <USART_receiveChar+0x4>
		;
	
	return UDR0;
     d62:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     d66:	08 95       	ret

00000d68 <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
     d68:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) (ubrr);
     d6c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = (1<<RXEN0) | (1 <<TXEN0);
     d70:	88 e1       	ldi	r24, 0x18	; 24
     d72:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     d76:	8e e0       	ldi	r24, 0x0E	; 14
     d78:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
     d7c:	6c ea       	ldi	r22, 0xAC	; 172
     d7e:	76 e0       	ldi	r23, 0x06	; 6
     d80:	84 ea       	ldi	r24, 0xA4	; 164
     d82:	96 e0       	ldi	r25, 0x06	; 6
     d84:	34 d3       	rcall	.+1640   	; 0x13ee <fdevopen>
     d86:	90 93 a1 03 	sts	0x03A1, r25	; 0x8003a1 <uart+0x1>
     d8a:	80 93 a0 03 	sts	0x03A0, r24	; 0x8003a0 <uart>
	printf("uart setup finished\n\r");
     d8e:	8a e5       	ldi	r24, 0x5A	; 90
     d90:	93 e0       	ldi	r25, 0x03	; 3
     d92:	9f 93       	push	r25
     d94:	8f 93       	push	r24
     d96:	75 d3       	rcall	.+1770   	; 0x1482 <printf>
}
     d98:	0f 90       	pop	r0
     d9a:	0f 90       	pop	r0
     d9c:	08 95       	ret

00000d9e <__subsf3>:
     d9e:	50 58       	subi	r21, 0x80	; 128

00000da0 <__addsf3>:
     da0:	bb 27       	eor	r27, r27
     da2:	aa 27       	eor	r26, r26
     da4:	0e d0       	rcall	.+28     	; 0xdc2 <__addsf3x>
     da6:	fc c1       	rjmp	.+1016   	; 0x11a0 <__fp_round>
     da8:	ed d1       	rcall	.+986    	; 0x1184 <__fp_pscA>
     daa:	30 f0       	brcs	.+12     	; 0xdb8 <__addsf3+0x18>
     dac:	f2 d1       	rcall	.+996    	; 0x1192 <__fp_pscB>
     dae:	20 f0       	brcs	.+8      	; 0xdb8 <__addsf3+0x18>
     db0:	31 f4       	brne	.+12     	; 0xdbe <__addsf3+0x1e>
     db2:	9f 3f       	cpi	r25, 0xFF	; 255
     db4:	11 f4       	brne	.+4      	; 0xdba <__addsf3+0x1a>
     db6:	1e f4       	brtc	.+6      	; 0xdbe <__addsf3+0x1e>
     db8:	bd c1       	rjmp	.+890    	; 0x1134 <__fp_nan>
     dba:	0e f4       	brtc	.+2      	; 0xdbe <__addsf3+0x1e>
     dbc:	e0 95       	com	r30
     dbe:	e7 fb       	bst	r30, 7
     dc0:	b3 c1       	rjmp	.+870    	; 0x1128 <__fp_inf>

00000dc2 <__addsf3x>:
     dc2:	e9 2f       	mov	r30, r25
     dc4:	fe d1       	rcall	.+1020   	; 0x11c2 <__fp_split3>
     dc6:	80 f3       	brcs	.-32     	; 0xda8 <__addsf3+0x8>
     dc8:	ba 17       	cp	r27, r26
     dca:	62 07       	cpc	r22, r18
     dcc:	73 07       	cpc	r23, r19
     dce:	84 07       	cpc	r24, r20
     dd0:	95 07       	cpc	r25, r21
     dd2:	18 f0       	brcs	.+6      	; 0xdda <__addsf3x+0x18>
     dd4:	71 f4       	brne	.+28     	; 0xdf2 <__addsf3x+0x30>
     dd6:	9e f5       	brtc	.+102    	; 0xe3e <__addsf3x+0x7c>
     dd8:	16 c2       	rjmp	.+1068   	; 0x1206 <__fp_zero>
     dda:	0e f4       	brtc	.+2      	; 0xdde <__addsf3x+0x1c>
     ddc:	e0 95       	com	r30
     dde:	0b 2e       	mov	r0, r27
     de0:	ba 2f       	mov	r27, r26
     de2:	a0 2d       	mov	r26, r0
     de4:	0b 01       	movw	r0, r22
     de6:	b9 01       	movw	r22, r18
     de8:	90 01       	movw	r18, r0
     dea:	0c 01       	movw	r0, r24
     dec:	ca 01       	movw	r24, r20
     dee:	a0 01       	movw	r20, r0
     df0:	11 24       	eor	r1, r1
     df2:	ff 27       	eor	r31, r31
     df4:	59 1b       	sub	r21, r25
     df6:	99 f0       	breq	.+38     	; 0xe1e <__addsf3x+0x5c>
     df8:	59 3f       	cpi	r21, 0xF9	; 249
     dfa:	50 f4       	brcc	.+20     	; 0xe10 <__addsf3x+0x4e>
     dfc:	50 3e       	cpi	r21, 0xE0	; 224
     dfe:	68 f1       	brcs	.+90     	; 0xe5a <__addsf3x+0x98>
     e00:	1a 16       	cp	r1, r26
     e02:	f0 40       	sbci	r31, 0x00	; 0
     e04:	a2 2f       	mov	r26, r18
     e06:	23 2f       	mov	r18, r19
     e08:	34 2f       	mov	r19, r20
     e0a:	44 27       	eor	r20, r20
     e0c:	58 5f       	subi	r21, 0xF8	; 248
     e0e:	f3 cf       	rjmp	.-26     	; 0xdf6 <__addsf3x+0x34>
     e10:	46 95       	lsr	r20
     e12:	37 95       	ror	r19
     e14:	27 95       	ror	r18
     e16:	a7 95       	ror	r26
     e18:	f0 40       	sbci	r31, 0x00	; 0
     e1a:	53 95       	inc	r21
     e1c:	c9 f7       	brne	.-14     	; 0xe10 <__addsf3x+0x4e>
     e1e:	7e f4       	brtc	.+30     	; 0xe3e <__addsf3x+0x7c>
     e20:	1f 16       	cp	r1, r31
     e22:	ba 0b       	sbc	r27, r26
     e24:	62 0b       	sbc	r22, r18
     e26:	73 0b       	sbc	r23, r19
     e28:	84 0b       	sbc	r24, r20
     e2a:	ba f0       	brmi	.+46     	; 0xe5a <__addsf3x+0x98>
     e2c:	91 50       	subi	r25, 0x01	; 1
     e2e:	a1 f0       	breq	.+40     	; 0xe58 <__addsf3x+0x96>
     e30:	ff 0f       	add	r31, r31
     e32:	bb 1f       	adc	r27, r27
     e34:	66 1f       	adc	r22, r22
     e36:	77 1f       	adc	r23, r23
     e38:	88 1f       	adc	r24, r24
     e3a:	c2 f7       	brpl	.-16     	; 0xe2c <__addsf3x+0x6a>
     e3c:	0e c0       	rjmp	.+28     	; 0xe5a <__addsf3x+0x98>
     e3e:	ba 0f       	add	r27, r26
     e40:	62 1f       	adc	r22, r18
     e42:	73 1f       	adc	r23, r19
     e44:	84 1f       	adc	r24, r20
     e46:	48 f4       	brcc	.+18     	; 0xe5a <__addsf3x+0x98>
     e48:	87 95       	ror	r24
     e4a:	77 95       	ror	r23
     e4c:	67 95       	ror	r22
     e4e:	b7 95       	ror	r27
     e50:	f7 95       	ror	r31
     e52:	9e 3f       	cpi	r25, 0xFE	; 254
     e54:	08 f0       	brcs	.+2      	; 0xe58 <__addsf3x+0x96>
     e56:	b3 cf       	rjmp	.-154    	; 0xdbe <__addsf3+0x1e>
     e58:	93 95       	inc	r25
     e5a:	88 0f       	add	r24, r24
     e5c:	08 f0       	brcs	.+2      	; 0xe60 <__addsf3x+0x9e>
     e5e:	99 27       	eor	r25, r25
     e60:	ee 0f       	add	r30, r30
     e62:	97 95       	ror	r25
     e64:	87 95       	ror	r24
     e66:	08 95       	ret
     e68:	8d d1       	rcall	.+794    	; 0x1184 <__fp_pscA>
     e6a:	58 f0       	brcs	.+22     	; 0xe82 <__addsf3x+0xc0>
     e6c:	80 e8       	ldi	r24, 0x80	; 128
     e6e:	91 e0       	ldi	r25, 0x01	; 1
     e70:	09 f4       	brne	.+2      	; 0xe74 <__addsf3x+0xb2>
     e72:	9e ef       	ldi	r25, 0xFE	; 254
     e74:	8e d1       	rcall	.+796    	; 0x1192 <__fp_pscB>
     e76:	28 f0       	brcs	.+10     	; 0xe82 <__addsf3x+0xc0>
     e78:	40 e8       	ldi	r20, 0x80	; 128
     e7a:	51 e0       	ldi	r21, 0x01	; 1
     e7c:	59 f4       	brne	.+22     	; 0xe94 <atan2+0xe>
     e7e:	5e ef       	ldi	r21, 0xFE	; 254
     e80:	09 c0       	rjmp	.+18     	; 0xe94 <atan2+0xe>
     e82:	58 c1       	rjmp	.+688    	; 0x1134 <__fp_nan>
     e84:	c0 c1       	rjmp	.+896    	; 0x1206 <__fp_zero>

00000e86 <atan2>:
     e86:	e9 2f       	mov	r30, r25
     e88:	e0 78       	andi	r30, 0x80	; 128
     e8a:	9b d1       	rcall	.+822    	; 0x11c2 <__fp_split3>
     e8c:	68 f3       	brcs	.-38     	; 0xe68 <__addsf3x+0xa6>
     e8e:	09 2e       	mov	r0, r25
     e90:	05 2a       	or	r0, r21
     e92:	c1 f3       	breq	.-16     	; 0xe84 <__addsf3x+0xc2>
     e94:	26 17       	cp	r18, r22
     e96:	37 07       	cpc	r19, r23
     e98:	48 07       	cpc	r20, r24
     e9a:	59 07       	cpc	r21, r25
     e9c:	38 f0       	brcs	.+14     	; 0xeac <atan2+0x26>
     e9e:	0e 2e       	mov	r0, r30
     ea0:	07 f8       	bld	r0, 7
     ea2:	e0 25       	eor	r30, r0
     ea4:	69 f0       	breq	.+26     	; 0xec0 <atan2+0x3a>
     ea6:	e0 25       	eor	r30, r0
     ea8:	e0 64       	ori	r30, 0x40	; 64
     eaa:	0a c0       	rjmp	.+20     	; 0xec0 <atan2+0x3a>
     eac:	ef 63       	ori	r30, 0x3F	; 63
     eae:	07 f8       	bld	r0, 7
     eb0:	00 94       	com	r0
     eb2:	07 fa       	bst	r0, 7
     eb4:	db 01       	movw	r26, r22
     eb6:	b9 01       	movw	r22, r18
     eb8:	9d 01       	movw	r18, r26
     eba:	dc 01       	movw	r26, r24
     ebc:	ca 01       	movw	r24, r20
     ebe:	ad 01       	movw	r20, r26
     ec0:	ef 93       	push	r30
     ec2:	47 d0       	rcall	.+142    	; 0xf52 <__divsf3_pse>
     ec4:	6d d1       	rcall	.+730    	; 0x11a0 <__fp_round>
     ec6:	0a d0       	rcall	.+20     	; 0xedc <atan>
     ec8:	5f 91       	pop	r21
     eca:	55 23       	and	r21, r21
     ecc:	31 f0       	breq	.+12     	; 0xeda <atan2+0x54>
     ece:	2b ed       	ldi	r18, 0xDB	; 219
     ed0:	3f e0       	ldi	r19, 0x0F	; 15
     ed2:	49 e4       	ldi	r20, 0x49	; 73
     ed4:	50 fd       	sbrc	r21, 0
     ed6:	49 ec       	ldi	r20, 0xC9	; 201
     ed8:	63 cf       	rjmp	.-314    	; 0xda0 <__addsf3>
     eda:	08 95       	ret

00000edc <atan>:
     edc:	df 93       	push	r29
     ede:	dd 27       	eor	r29, r29
     ee0:	b9 2f       	mov	r27, r25
     ee2:	bf 77       	andi	r27, 0x7F	; 127
     ee4:	40 e8       	ldi	r20, 0x80	; 128
     ee6:	5f e3       	ldi	r21, 0x3F	; 63
     ee8:	16 16       	cp	r1, r22
     eea:	17 06       	cpc	r1, r23
     eec:	48 07       	cpc	r20, r24
     eee:	5b 07       	cpc	r21, r27
     ef0:	10 f4       	brcc	.+4      	; 0xef6 <atan+0x1a>
     ef2:	d9 2f       	mov	r29, r25
     ef4:	93 d1       	rcall	.+806    	; 0x121c <inverse>
     ef6:	9f 93       	push	r25
     ef8:	8f 93       	push	r24
     efa:	7f 93       	push	r23
     efc:	6f 93       	push	r22
     efe:	f8 d1       	rcall	.+1008   	; 0x12f0 <square>
     f00:	e6 e8       	ldi	r30, 0x86	; 134
     f02:	f1 e0       	ldi	r31, 0x01	; 1
     f04:	1a d1       	rcall	.+564    	; 0x113a <__fp_powser>
     f06:	4c d1       	rcall	.+664    	; 0x11a0 <__fp_round>
     f08:	2f 91       	pop	r18
     f0a:	3f 91       	pop	r19
     f0c:	4f 91       	pop	r20
     f0e:	5f 91       	pop	r21
     f10:	98 d1       	rcall	.+816    	; 0x1242 <__mulsf3x>
     f12:	dd 23       	and	r29, r29
     f14:	49 f0       	breq	.+18     	; 0xf28 <atan+0x4c>
     f16:	90 58       	subi	r25, 0x80	; 128
     f18:	a2 ea       	ldi	r26, 0xA2	; 162
     f1a:	2a ed       	ldi	r18, 0xDA	; 218
     f1c:	3f e0       	ldi	r19, 0x0F	; 15
     f1e:	49 ec       	ldi	r20, 0xC9	; 201
     f20:	5f e3       	ldi	r21, 0x3F	; 63
     f22:	d0 78       	andi	r29, 0x80	; 128
     f24:	5d 27       	eor	r21, r29
     f26:	4d df       	rcall	.-358    	; 0xdc2 <__addsf3x>
     f28:	df 91       	pop	r29
     f2a:	3a c1       	rjmp	.+628    	; 0x11a0 <__fp_round>

00000f2c <__cmpsf2>:
     f2c:	d9 d0       	rcall	.+434    	; 0x10e0 <__fp_cmp>
     f2e:	08 f4       	brcc	.+2      	; 0xf32 <__cmpsf2+0x6>
     f30:	81 e0       	ldi	r24, 0x01	; 1
     f32:	08 95       	ret

00000f34 <__divsf3>:
     f34:	0c d0       	rcall	.+24     	; 0xf4e <__divsf3x>
     f36:	34 c1       	rjmp	.+616    	; 0x11a0 <__fp_round>
     f38:	2c d1       	rcall	.+600    	; 0x1192 <__fp_pscB>
     f3a:	40 f0       	brcs	.+16     	; 0xf4c <__divsf3+0x18>
     f3c:	23 d1       	rcall	.+582    	; 0x1184 <__fp_pscA>
     f3e:	30 f0       	brcs	.+12     	; 0xf4c <__divsf3+0x18>
     f40:	21 f4       	brne	.+8      	; 0xf4a <__divsf3+0x16>
     f42:	5f 3f       	cpi	r21, 0xFF	; 255
     f44:	19 f0       	breq	.+6      	; 0xf4c <__divsf3+0x18>
     f46:	f0 c0       	rjmp	.+480    	; 0x1128 <__fp_inf>
     f48:	51 11       	cpse	r21, r1
     f4a:	5e c1       	rjmp	.+700    	; 0x1208 <__fp_szero>
     f4c:	f3 c0       	rjmp	.+486    	; 0x1134 <__fp_nan>

00000f4e <__divsf3x>:
     f4e:	39 d1       	rcall	.+626    	; 0x11c2 <__fp_split3>
     f50:	98 f3       	brcs	.-26     	; 0xf38 <__divsf3+0x4>

00000f52 <__divsf3_pse>:
     f52:	99 23       	and	r25, r25
     f54:	c9 f3       	breq	.-14     	; 0xf48 <__divsf3+0x14>
     f56:	55 23       	and	r21, r21
     f58:	b1 f3       	breq	.-20     	; 0xf46 <__divsf3+0x12>
     f5a:	95 1b       	sub	r25, r21
     f5c:	55 0b       	sbc	r21, r21
     f5e:	bb 27       	eor	r27, r27
     f60:	aa 27       	eor	r26, r26
     f62:	62 17       	cp	r22, r18
     f64:	73 07       	cpc	r23, r19
     f66:	84 07       	cpc	r24, r20
     f68:	38 f0       	brcs	.+14     	; 0xf78 <__divsf3_pse+0x26>
     f6a:	9f 5f       	subi	r25, 0xFF	; 255
     f6c:	5f 4f       	sbci	r21, 0xFF	; 255
     f6e:	22 0f       	add	r18, r18
     f70:	33 1f       	adc	r19, r19
     f72:	44 1f       	adc	r20, r20
     f74:	aa 1f       	adc	r26, r26
     f76:	a9 f3       	breq	.-22     	; 0xf62 <__divsf3_pse+0x10>
     f78:	33 d0       	rcall	.+102    	; 0xfe0 <__divsf3_pse+0x8e>
     f7a:	0e 2e       	mov	r0, r30
     f7c:	3a f0       	brmi	.+14     	; 0xf8c <__divsf3_pse+0x3a>
     f7e:	e0 e8       	ldi	r30, 0x80	; 128
     f80:	30 d0       	rcall	.+96     	; 0xfe2 <__divsf3_pse+0x90>
     f82:	91 50       	subi	r25, 0x01	; 1
     f84:	50 40       	sbci	r21, 0x00	; 0
     f86:	e6 95       	lsr	r30
     f88:	00 1c       	adc	r0, r0
     f8a:	ca f7       	brpl	.-14     	; 0xf7e <__divsf3_pse+0x2c>
     f8c:	29 d0       	rcall	.+82     	; 0xfe0 <__divsf3_pse+0x8e>
     f8e:	fe 2f       	mov	r31, r30
     f90:	27 d0       	rcall	.+78     	; 0xfe0 <__divsf3_pse+0x8e>
     f92:	66 0f       	add	r22, r22
     f94:	77 1f       	adc	r23, r23
     f96:	88 1f       	adc	r24, r24
     f98:	bb 1f       	adc	r27, r27
     f9a:	26 17       	cp	r18, r22
     f9c:	37 07       	cpc	r19, r23
     f9e:	48 07       	cpc	r20, r24
     fa0:	ab 07       	cpc	r26, r27
     fa2:	b0 e8       	ldi	r27, 0x80	; 128
     fa4:	09 f0       	breq	.+2      	; 0xfa8 <__divsf3_pse+0x56>
     fa6:	bb 0b       	sbc	r27, r27
     fa8:	80 2d       	mov	r24, r0
     faa:	bf 01       	movw	r22, r30
     fac:	ff 27       	eor	r31, r31
     fae:	93 58       	subi	r25, 0x83	; 131
     fb0:	5f 4f       	sbci	r21, 0xFF	; 255
     fb2:	2a f0       	brmi	.+10     	; 0xfbe <__divsf3_pse+0x6c>
     fb4:	9e 3f       	cpi	r25, 0xFE	; 254
     fb6:	51 05       	cpc	r21, r1
     fb8:	68 f0       	brcs	.+26     	; 0xfd4 <__divsf3_pse+0x82>
     fba:	b6 c0       	rjmp	.+364    	; 0x1128 <__fp_inf>
     fbc:	25 c1       	rjmp	.+586    	; 0x1208 <__fp_szero>
     fbe:	5f 3f       	cpi	r21, 0xFF	; 255
     fc0:	ec f3       	brlt	.-6      	; 0xfbc <__divsf3_pse+0x6a>
     fc2:	98 3e       	cpi	r25, 0xE8	; 232
     fc4:	dc f3       	brlt	.-10     	; 0xfbc <__divsf3_pse+0x6a>
     fc6:	86 95       	lsr	r24
     fc8:	77 95       	ror	r23
     fca:	67 95       	ror	r22
     fcc:	b7 95       	ror	r27
     fce:	f7 95       	ror	r31
     fd0:	9f 5f       	subi	r25, 0xFF	; 255
     fd2:	c9 f7       	brne	.-14     	; 0xfc6 <__divsf3_pse+0x74>
     fd4:	88 0f       	add	r24, r24
     fd6:	91 1d       	adc	r25, r1
     fd8:	96 95       	lsr	r25
     fda:	87 95       	ror	r24
     fdc:	97 f9       	bld	r25, 7
     fde:	08 95       	ret
     fe0:	e1 e0       	ldi	r30, 0x01	; 1
     fe2:	66 0f       	add	r22, r22
     fe4:	77 1f       	adc	r23, r23
     fe6:	88 1f       	adc	r24, r24
     fe8:	bb 1f       	adc	r27, r27
     fea:	62 17       	cp	r22, r18
     fec:	73 07       	cpc	r23, r19
     fee:	84 07       	cpc	r24, r20
     ff0:	ba 07       	cpc	r27, r26
     ff2:	20 f0       	brcs	.+8      	; 0xffc <__divsf3_pse+0xaa>
     ff4:	62 1b       	sub	r22, r18
     ff6:	73 0b       	sbc	r23, r19
     ff8:	84 0b       	sbc	r24, r20
     ffa:	ba 0b       	sbc	r27, r26
     ffc:	ee 1f       	adc	r30, r30
     ffe:	88 f7       	brcc	.-30     	; 0xfe2 <__divsf3_pse+0x90>
    1000:	e0 95       	com	r30
    1002:	08 95       	ret

00001004 <__fixsfsi>:
    1004:	04 d0       	rcall	.+8      	; 0x100e <__fixunssfsi>
    1006:	68 94       	set
    1008:	b1 11       	cpse	r27, r1
    100a:	fe c0       	rjmp	.+508    	; 0x1208 <__fp_szero>
    100c:	08 95       	ret

0000100e <__fixunssfsi>:
    100e:	e1 d0       	rcall	.+450    	; 0x11d2 <__fp_splitA>
    1010:	88 f0       	brcs	.+34     	; 0x1034 <__fixunssfsi+0x26>
    1012:	9f 57       	subi	r25, 0x7F	; 127
    1014:	90 f0       	brcs	.+36     	; 0x103a <__fixunssfsi+0x2c>
    1016:	b9 2f       	mov	r27, r25
    1018:	99 27       	eor	r25, r25
    101a:	b7 51       	subi	r27, 0x17	; 23
    101c:	a0 f0       	brcs	.+40     	; 0x1046 <__fixunssfsi+0x38>
    101e:	d1 f0       	breq	.+52     	; 0x1054 <__fixunssfsi+0x46>
    1020:	66 0f       	add	r22, r22
    1022:	77 1f       	adc	r23, r23
    1024:	88 1f       	adc	r24, r24
    1026:	99 1f       	adc	r25, r25
    1028:	1a f0       	brmi	.+6      	; 0x1030 <__fixunssfsi+0x22>
    102a:	ba 95       	dec	r27
    102c:	c9 f7       	brne	.-14     	; 0x1020 <__fixunssfsi+0x12>
    102e:	12 c0       	rjmp	.+36     	; 0x1054 <__fixunssfsi+0x46>
    1030:	b1 30       	cpi	r27, 0x01	; 1
    1032:	81 f0       	breq	.+32     	; 0x1054 <__fixunssfsi+0x46>
    1034:	e8 d0       	rcall	.+464    	; 0x1206 <__fp_zero>
    1036:	b1 e0       	ldi	r27, 0x01	; 1
    1038:	08 95       	ret
    103a:	e5 c0       	rjmp	.+458    	; 0x1206 <__fp_zero>
    103c:	67 2f       	mov	r22, r23
    103e:	78 2f       	mov	r23, r24
    1040:	88 27       	eor	r24, r24
    1042:	b8 5f       	subi	r27, 0xF8	; 248
    1044:	39 f0       	breq	.+14     	; 0x1054 <__fixunssfsi+0x46>
    1046:	b9 3f       	cpi	r27, 0xF9	; 249
    1048:	cc f3       	brlt	.-14     	; 0x103c <__fixunssfsi+0x2e>
    104a:	86 95       	lsr	r24
    104c:	77 95       	ror	r23
    104e:	67 95       	ror	r22
    1050:	b3 95       	inc	r27
    1052:	d9 f7       	brne	.-10     	; 0x104a <__fixunssfsi+0x3c>
    1054:	3e f4       	brtc	.+14     	; 0x1064 <__fixunssfsi+0x56>
    1056:	90 95       	com	r25
    1058:	80 95       	com	r24
    105a:	70 95       	com	r23
    105c:	61 95       	neg	r22
    105e:	7f 4f       	sbci	r23, 0xFF	; 255
    1060:	8f 4f       	sbci	r24, 0xFF	; 255
    1062:	9f 4f       	sbci	r25, 0xFF	; 255
    1064:	08 95       	ret

00001066 <__floatunsisf>:
    1066:	e8 94       	clt
    1068:	09 c0       	rjmp	.+18     	; 0x107c <__floatsisf+0x12>

0000106a <__floatsisf>:
    106a:	97 fb       	bst	r25, 7
    106c:	3e f4       	brtc	.+14     	; 0x107c <__floatsisf+0x12>
    106e:	90 95       	com	r25
    1070:	80 95       	com	r24
    1072:	70 95       	com	r23
    1074:	61 95       	neg	r22
    1076:	7f 4f       	sbci	r23, 0xFF	; 255
    1078:	8f 4f       	sbci	r24, 0xFF	; 255
    107a:	9f 4f       	sbci	r25, 0xFF	; 255
    107c:	99 23       	and	r25, r25
    107e:	a9 f0       	breq	.+42     	; 0x10aa <__floatsisf+0x40>
    1080:	f9 2f       	mov	r31, r25
    1082:	96 e9       	ldi	r25, 0x96	; 150
    1084:	bb 27       	eor	r27, r27
    1086:	93 95       	inc	r25
    1088:	f6 95       	lsr	r31
    108a:	87 95       	ror	r24
    108c:	77 95       	ror	r23
    108e:	67 95       	ror	r22
    1090:	b7 95       	ror	r27
    1092:	f1 11       	cpse	r31, r1
    1094:	f8 cf       	rjmp	.-16     	; 0x1086 <__floatsisf+0x1c>
    1096:	fa f4       	brpl	.+62     	; 0x10d6 <__floatsisf+0x6c>
    1098:	bb 0f       	add	r27, r27
    109a:	11 f4       	brne	.+4      	; 0x10a0 <__floatsisf+0x36>
    109c:	60 ff       	sbrs	r22, 0
    109e:	1b c0       	rjmp	.+54     	; 0x10d6 <__floatsisf+0x6c>
    10a0:	6f 5f       	subi	r22, 0xFF	; 255
    10a2:	7f 4f       	sbci	r23, 0xFF	; 255
    10a4:	8f 4f       	sbci	r24, 0xFF	; 255
    10a6:	9f 4f       	sbci	r25, 0xFF	; 255
    10a8:	16 c0       	rjmp	.+44     	; 0x10d6 <__floatsisf+0x6c>
    10aa:	88 23       	and	r24, r24
    10ac:	11 f0       	breq	.+4      	; 0x10b2 <__floatsisf+0x48>
    10ae:	96 e9       	ldi	r25, 0x96	; 150
    10b0:	11 c0       	rjmp	.+34     	; 0x10d4 <__floatsisf+0x6a>
    10b2:	77 23       	and	r23, r23
    10b4:	21 f0       	breq	.+8      	; 0x10be <__floatsisf+0x54>
    10b6:	9e e8       	ldi	r25, 0x8E	; 142
    10b8:	87 2f       	mov	r24, r23
    10ba:	76 2f       	mov	r23, r22
    10bc:	05 c0       	rjmp	.+10     	; 0x10c8 <__floatsisf+0x5e>
    10be:	66 23       	and	r22, r22
    10c0:	71 f0       	breq	.+28     	; 0x10de <__floatsisf+0x74>
    10c2:	96 e8       	ldi	r25, 0x86	; 134
    10c4:	86 2f       	mov	r24, r22
    10c6:	70 e0       	ldi	r23, 0x00	; 0
    10c8:	60 e0       	ldi	r22, 0x00	; 0
    10ca:	2a f0       	brmi	.+10     	; 0x10d6 <__floatsisf+0x6c>
    10cc:	9a 95       	dec	r25
    10ce:	66 0f       	add	r22, r22
    10d0:	77 1f       	adc	r23, r23
    10d2:	88 1f       	adc	r24, r24
    10d4:	da f7       	brpl	.-10     	; 0x10cc <__floatsisf+0x62>
    10d6:	88 0f       	add	r24, r24
    10d8:	96 95       	lsr	r25
    10da:	87 95       	ror	r24
    10dc:	97 f9       	bld	r25, 7
    10de:	08 95       	ret

000010e0 <__fp_cmp>:
    10e0:	99 0f       	add	r25, r25
    10e2:	00 08       	sbc	r0, r0
    10e4:	55 0f       	add	r21, r21
    10e6:	aa 0b       	sbc	r26, r26
    10e8:	e0 e8       	ldi	r30, 0x80	; 128
    10ea:	fe ef       	ldi	r31, 0xFE	; 254
    10ec:	16 16       	cp	r1, r22
    10ee:	17 06       	cpc	r1, r23
    10f0:	e8 07       	cpc	r30, r24
    10f2:	f9 07       	cpc	r31, r25
    10f4:	c0 f0       	brcs	.+48     	; 0x1126 <__fp_cmp+0x46>
    10f6:	12 16       	cp	r1, r18
    10f8:	13 06       	cpc	r1, r19
    10fa:	e4 07       	cpc	r30, r20
    10fc:	f5 07       	cpc	r31, r21
    10fe:	98 f0       	brcs	.+38     	; 0x1126 <__fp_cmp+0x46>
    1100:	62 1b       	sub	r22, r18
    1102:	73 0b       	sbc	r23, r19
    1104:	84 0b       	sbc	r24, r20
    1106:	95 0b       	sbc	r25, r21
    1108:	39 f4       	brne	.+14     	; 0x1118 <__fp_cmp+0x38>
    110a:	0a 26       	eor	r0, r26
    110c:	61 f0       	breq	.+24     	; 0x1126 <__fp_cmp+0x46>
    110e:	23 2b       	or	r18, r19
    1110:	24 2b       	or	r18, r20
    1112:	25 2b       	or	r18, r21
    1114:	21 f4       	brne	.+8      	; 0x111e <__fp_cmp+0x3e>
    1116:	08 95       	ret
    1118:	0a 26       	eor	r0, r26
    111a:	09 f4       	brne	.+2      	; 0x111e <__fp_cmp+0x3e>
    111c:	a1 40       	sbci	r26, 0x01	; 1
    111e:	a6 95       	lsr	r26
    1120:	8f ef       	ldi	r24, 0xFF	; 255
    1122:	81 1d       	adc	r24, r1
    1124:	81 1d       	adc	r24, r1
    1126:	08 95       	ret

00001128 <__fp_inf>:
    1128:	97 f9       	bld	r25, 7
    112a:	9f 67       	ori	r25, 0x7F	; 127
    112c:	80 e8       	ldi	r24, 0x80	; 128
    112e:	70 e0       	ldi	r23, 0x00	; 0
    1130:	60 e0       	ldi	r22, 0x00	; 0
    1132:	08 95       	ret

00001134 <__fp_nan>:
    1134:	9f ef       	ldi	r25, 0xFF	; 255
    1136:	80 ec       	ldi	r24, 0xC0	; 192
    1138:	08 95       	ret

0000113a <__fp_powser>:
    113a:	df 93       	push	r29
    113c:	cf 93       	push	r28
    113e:	1f 93       	push	r17
    1140:	0f 93       	push	r16
    1142:	ff 92       	push	r15
    1144:	ef 92       	push	r14
    1146:	df 92       	push	r13
    1148:	7b 01       	movw	r14, r22
    114a:	8c 01       	movw	r16, r24
    114c:	68 94       	set
    114e:	05 c0       	rjmp	.+10     	; 0x115a <__fp_powser+0x20>
    1150:	da 2e       	mov	r13, r26
    1152:	ef 01       	movw	r28, r30
    1154:	76 d0       	rcall	.+236    	; 0x1242 <__mulsf3x>
    1156:	fe 01       	movw	r30, r28
    1158:	e8 94       	clt
    115a:	a5 91       	lpm	r26, Z+
    115c:	25 91       	lpm	r18, Z+
    115e:	35 91       	lpm	r19, Z+
    1160:	45 91       	lpm	r20, Z+
    1162:	55 91       	lpm	r21, Z+
    1164:	ae f3       	brts	.-22     	; 0x1150 <__fp_powser+0x16>
    1166:	ef 01       	movw	r28, r30
    1168:	2c de       	rcall	.-936    	; 0xdc2 <__addsf3x>
    116a:	fe 01       	movw	r30, r28
    116c:	97 01       	movw	r18, r14
    116e:	a8 01       	movw	r20, r16
    1170:	da 94       	dec	r13
    1172:	79 f7       	brne	.-34     	; 0x1152 <__fp_powser+0x18>
    1174:	df 90       	pop	r13
    1176:	ef 90       	pop	r14
    1178:	ff 90       	pop	r15
    117a:	0f 91       	pop	r16
    117c:	1f 91       	pop	r17
    117e:	cf 91       	pop	r28
    1180:	df 91       	pop	r29
    1182:	08 95       	ret

00001184 <__fp_pscA>:
    1184:	00 24       	eor	r0, r0
    1186:	0a 94       	dec	r0
    1188:	16 16       	cp	r1, r22
    118a:	17 06       	cpc	r1, r23
    118c:	18 06       	cpc	r1, r24
    118e:	09 06       	cpc	r0, r25
    1190:	08 95       	ret

00001192 <__fp_pscB>:
    1192:	00 24       	eor	r0, r0
    1194:	0a 94       	dec	r0
    1196:	12 16       	cp	r1, r18
    1198:	13 06       	cpc	r1, r19
    119a:	14 06       	cpc	r1, r20
    119c:	05 06       	cpc	r0, r21
    119e:	08 95       	ret

000011a0 <__fp_round>:
    11a0:	09 2e       	mov	r0, r25
    11a2:	03 94       	inc	r0
    11a4:	00 0c       	add	r0, r0
    11a6:	11 f4       	brne	.+4      	; 0x11ac <__fp_round+0xc>
    11a8:	88 23       	and	r24, r24
    11aa:	52 f0       	brmi	.+20     	; 0x11c0 <__fp_round+0x20>
    11ac:	bb 0f       	add	r27, r27
    11ae:	40 f4       	brcc	.+16     	; 0x11c0 <__fp_round+0x20>
    11b0:	bf 2b       	or	r27, r31
    11b2:	11 f4       	brne	.+4      	; 0x11b8 <__fp_round+0x18>
    11b4:	60 ff       	sbrs	r22, 0
    11b6:	04 c0       	rjmp	.+8      	; 0x11c0 <__fp_round+0x20>
    11b8:	6f 5f       	subi	r22, 0xFF	; 255
    11ba:	7f 4f       	sbci	r23, 0xFF	; 255
    11bc:	8f 4f       	sbci	r24, 0xFF	; 255
    11be:	9f 4f       	sbci	r25, 0xFF	; 255
    11c0:	08 95       	ret

000011c2 <__fp_split3>:
    11c2:	57 fd       	sbrc	r21, 7
    11c4:	90 58       	subi	r25, 0x80	; 128
    11c6:	44 0f       	add	r20, r20
    11c8:	55 1f       	adc	r21, r21
    11ca:	59 f0       	breq	.+22     	; 0x11e2 <__fp_splitA+0x10>
    11cc:	5f 3f       	cpi	r21, 0xFF	; 255
    11ce:	71 f0       	breq	.+28     	; 0x11ec <__fp_splitA+0x1a>
    11d0:	47 95       	ror	r20

000011d2 <__fp_splitA>:
    11d2:	88 0f       	add	r24, r24
    11d4:	97 fb       	bst	r25, 7
    11d6:	99 1f       	adc	r25, r25
    11d8:	61 f0       	breq	.+24     	; 0x11f2 <__fp_splitA+0x20>
    11da:	9f 3f       	cpi	r25, 0xFF	; 255
    11dc:	79 f0       	breq	.+30     	; 0x11fc <__fp_splitA+0x2a>
    11de:	87 95       	ror	r24
    11e0:	08 95       	ret
    11e2:	12 16       	cp	r1, r18
    11e4:	13 06       	cpc	r1, r19
    11e6:	14 06       	cpc	r1, r20
    11e8:	55 1f       	adc	r21, r21
    11ea:	f2 cf       	rjmp	.-28     	; 0x11d0 <__fp_split3+0xe>
    11ec:	46 95       	lsr	r20
    11ee:	f1 df       	rcall	.-30     	; 0x11d2 <__fp_splitA>
    11f0:	08 c0       	rjmp	.+16     	; 0x1202 <__fp_splitA+0x30>
    11f2:	16 16       	cp	r1, r22
    11f4:	17 06       	cpc	r1, r23
    11f6:	18 06       	cpc	r1, r24
    11f8:	99 1f       	adc	r25, r25
    11fa:	f1 cf       	rjmp	.-30     	; 0x11de <__fp_splitA+0xc>
    11fc:	86 95       	lsr	r24
    11fe:	71 05       	cpc	r23, r1
    1200:	61 05       	cpc	r22, r1
    1202:	08 94       	sec
    1204:	08 95       	ret

00001206 <__fp_zero>:
    1206:	e8 94       	clt

00001208 <__fp_szero>:
    1208:	bb 27       	eor	r27, r27
    120a:	66 27       	eor	r22, r22
    120c:	77 27       	eor	r23, r23
    120e:	cb 01       	movw	r24, r22
    1210:	97 f9       	bld	r25, 7
    1212:	08 95       	ret

00001214 <__gesf2>:
    1214:	65 df       	rcall	.-310    	; 0x10e0 <__fp_cmp>
    1216:	08 f4       	brcc	.+2      	; 0x121a <__gesf2+0x6>
    1218:	8f ef       	ldi	r24, 0xFF	; 255
    121a:	08 95       	ret

0000121c <inverse>:
    121c:	9b 01       	movw	r18, r22
    121e:	ac 01       	movw	r20, r24
    1220:	60 e0       	ldi	r22, 0x00	; 0
    1222:	70 e0       	ldi	r23, 0x00	; 0
    1224:	80 e8       	ldi	r24, 0x80	; 128
    1226:	9f e3       	ldi	r25, 0x3F	; 63
    1228:	85 ce       	rjmp	.-758    	; 0xf34 <__divsf3>

0000122a <__mulsf3>:
    122a:	0b d0       	rcall	.+22     	; 0x1242 <__mulsf3x>
    122c:	b9 cf       	rjmp	.-142    	; 0x11a0 <__fp_round>
    122e:	aa df       	rcall	.-172    	; 0x1184 <__fp_pscA>
    1230:	28 f0       	brcs	.+10     	; 0x123c <__mulsf3+0x12>
    1232:	af df       	rcall	.-162    	; 0x1192 <__fp_pscB>
    1234:	18 f0       	brcs	.+6      	; 0x123c <__mulsf3+0x12>
    1236:	95 23       	and	r25, r21
    1238:	09 f0       	breq	.+2      	; 0x123c <__mulsf3+0x12>
    123a:	76 cf       	rjmp	.-276    	; 0x1128 <__fp_inf>
    123c:	7b cf       	rjmp	.-266    	; 0x1134 <__fp_nan>
    123e:	11 24       	eor	r1, r1
    1240:	e3 cf       	rjmp	.-58     	; 0x1208 <__fp_szero>

00001242 <__mulsf3x>:
    1242:	bf df       	rcall	.-130    	; 0x11c2 <__fp_split3>
    1244:	a0 f3       	brcs	.-24     	; 0x122e <__mulsf3+0x4>

00001246 <__mulsf3_pse>:
    1246:	95 9f       	mul	r25, r21
    1248:	d1 f3       	breq	.-12     	; 0x123e <__mulsf3+0x14>
    124a:	95 0f       	add	r25, r21
    124c:	50 e0       	ldi	r21, 0x00	; 0
    124e:	55 1f       	adc	r21, r21
    1250:	62 9f       	mul	r22, r18
    1252:	f0 01       	movw	r30, r0
    1254:	72 9f       	mul	r23, r18
    1256:	bb 27       	eor	r27, r27
    1258:	f0 0d       	add	r31, r0
    125a:	b1 1d       	adc	r27, r1
    125c:	63 9f       	mul	r22, r19
    125e:	aa 27       	eor	r26, r26
    1260:	f0 0d       	add	r31, r0
    1262:	b1 1d       	adc	r27, r1
    1264:	aa 1f       	adc	r26, r26
    1266:	64 9f       	mul	r22, r20
    1268:	66 27       	eor	r22, r22
    126a:	b0 0d       	add	r27, r0
    126c:	a1 1d       	adc	r26, r1
    126e:	66 1f       	adc	r22, r22
    1270:	82 9f       	mul	r24, r18
    1272:	22 27       	eor	r18, r18
    1274:	b0 0d       	add	r27, r0
    1276:	a1 1d       	adc	r26, r1
    1278:	62 1f       	adc	r22, r18
    127a:	73 9f       	mul	r23, r19
    127c:	b0 0d       	add	r27, r0
    127e:	a1 1d       	adc	r26, r1
    1280:	62 1f       	adc	r22, r18
    1282:	83 9f       	mul	r24, r19
    1284:	a0 0d       	add	r26, r0
    1286:	61 1d       	adc	r22, r1
    1288:	22 1f       	adc	r18, r18
    128a:	74 9f       	mul	r23, r20
    128c:	33 27       	eor	r19, r19
    128e:	a0 0d       	add	r26, r0
    1290:	61 1d       	adc	r22, r1
    1292:	23 1f       	adc	r18, r19
    1294:	84 9f       	mul	r24, r20
    1296:	60 0d       	add	r22, r0
    1298:	21 1d       	adc	r18, r1
    129a:	82 2f       	mov	r24, r18
    129c:	76 2f       	mov	r23, r22
    129e:	6a 2f       	mov	r22, r26
    12a0:	11 24       	eor	r1, r1
    12a2:	9f 57       	subi	r25, 0x7F	; 127
    12a4:	50 40       	sbci	r21, 0x00	; 0
    12a6:	8a f0       	brmi	.+34     	; 0x12ca <__mulsf3_pse+0x84>
    12a8:	e1 f0       	breq	.+56     	; 0x12e2 <__mulsf3_pse+0x9c>
    12aa:	88 23       	and	r24, r24
    12ac:	4a f0       	brmi	.+18     	; 0x12c0 <__mulsf3_pse+0x7a>
    12ae:	ee 0f       	add	r30, r30
    12b0:	ff 1f       	adc	r31, r31
    12b2:	bb 1f       	adc	r27, r27
    12b4:	66 1f       	adc	r22, r22
    12b6:	77 1f       	adc	r23, r23
    12b8:	88 1f       	adc	r24, r24
    12ba:	91 50       	subi	r25, 0x01	; 1
    12bc:	50 40       	sbci	r21, 0x00	; 0
    12be:	a9 f7       	brne	.-22     	; 0x12aa <__mulsf3_pse+0x64>
    12c0:	9e 3f       	cpi	r25, 0xFE	; 254
    12c2:	51 05       	cpc	r21, r1
    12c4:	70 f0       	brcs	.+28     	; 0x12e2 <__mulsf3_pse+0x9c>
    12c6:	30 cf       	rjmp	.-416    	; 0x1128 <__fp_inf>
    12c8:	9f cf       	rjmp	.-194    	; 0x1208 <__fp_szero>
    12ca:	5f 3f       	cpi	r21, 0xFF	; 255
    12cc:	ec f3       	brlt	.-6      	; 0x12c8 <__mulsf3_pse+0x82>
    12ce:	98 3e       	cpi	r25, 0xE8	; 232
    12d0:	dc f3       	brlt	.-10     	; 0x12c8 <__mulsf3_pse+0x82>
    12d2:	86 95       	lsr	r24
    12d4:	77 95       	ror	r23
    12d6:	67 95       	ror	r22
    12d8:	b7 95       	ror	r27
    12da:	f7 95       	ror	r31
    12dc:	e7 95       	ror	r30
    12de:	9f 5f       	subi	r25, 0xFF	; 255
    12e0:	c1 f7       	brne	.-16     	; 0x12d2 <__mulsf3_pse+0x8c>
    12e2:	fe 2b       	or	r31, r30
    12e4:	88 0f       	add	r24, r24
    12e6:	91 1d       	adc	r25, r1
    12e8:	96 95       	lsr	r25
    12ea:	87 95       	ror	r24
    12ec:	97 f9       	bld	r25, 7
    12ee:	08 95       	ret

000012f0 <square>:
    12f0:	9b 01       	movw	r18, r22
    12f2:	ac 01       	movw	r20, r24
    12f4:	9a cf       	rjmp	.-204    	; 0x122a <__mulsf3>

000012f6 <__divmodhi4>:
    12f6:	97 fb       	bst	r25, 7
    12f8:	07 2e       	mov	r0, r23
    12fa:	16 f4       	brtc	.+4      	; 0x1300 <__divmodhi4+0xa>
    12fc:	00 94       	com	r0
    12fe:	06 d0       	rcall	.+12     	; 0x130c <__divmodhi4_neg1>
    1300:	77 fd       	sbrc	r23, 7
    1302:	08 d0       	rcall	.+16     	; 0x1314 <__divmodhi4_neg2>
    1304:	3e d0       	rcall	.+124    	; 0x1382 <__udivmodhi4>
    1306:	07 fc       	sbrc	r0, 7
    1308:	05 d0       	rcall	.+10     	; 0x1314 <__divmodhi4_neg2>
    130a:	3e f4       	brtc	.+14     	; 0x131a <__divmodhi4_exit>

0000130c <__divmodhi4_neg1>:
    130c:	90 95       	com	r25
    130e:	81 95       	neg	r24
    1310:	9f 4f       	sbci	r25, 0xFF	; 255
    1312:	08 95       	ret

00001314 <__divmodhi4_neg2>:
    1314:	70 95       	com	r23
    1316:	61 95       	neg	r22
    1318:	7f 4f       	sbci	r23, 0xFF	; 255

0000131a <__divmodhi4_exit>:
    131a:	08 95       	ret

0000131c <__divmodsi4>:
    131c:	05 2e       	mov	r0, r21
    131e:	97 fb       	bst	r25, 7
    1320:	16 f4       	brtc	.+4      	; 0x1326 <__divmodsi4+0xa>
    1322:	00 94       	com	r0
    1324:	0f d0       	rcall	.+30     	; 0x1344 <__negsi2>
    1326:	57 fd       	sbrc	r21, 7
    1328:	05 d0       	rcall	.+10     	; 0x1334 <__divmodsi4_neg2>
    132a:	3f d0       	rcall	.+126    	; 0x13aa <__udivmodsi4>
    132c:	07 fc       	sbrc	r0, 7
    132e:	02 d0       	rcall	.+4      	; 0x1334 <__divmodsi4_neg2>
    1330:	46 f4       	brtc	.+16     	; 0x1342 <__divmodsi4_exit>
    1332:	08 c0       	rjmp	.+16     	; 0x1344 <__negsi2>

00001334 <__divmodsi4_neg2>:
    1334:	50 95       	com	r21
    1336:	40 95       	com	r20
    1338:	30 95       	com	r19
    133a:	21 95       	neg	r18
    133c:	3f 4f       	sbci	r19, 0xFF	; 255
    133e:	4f 4f       	sbci	r20, 0xFF	; 255
    1340:	5f 4f       	sbci	r21, 0xFF	; 255

00001342 <__divmodsi4_exit>:
    1342:	08 95       	ret

00001344 <__negsi2>:
    1344:	90 95       	com	r25
    1346:	80 95       	com	r24
    1348:	70 95       	com	r23
    134a:	61 95       	neg	r22
    134c:	7f 4f       	sbci	r23, 0xFF	; 255
    134e:	8f 4f       	sbci	r24, 0xFF	; 255
    1350:	9f 4f       	sbci	r25, 0xFF	; 255
    1352:	08 95       	ret

00001354 <__tablejump2__>:
    1354:	ee 0f       	add	r30, r30
    1356:	ff 1f       	adc	r31, r31
    1358:	88 1f       	adc	r24, r24
    135a:	8b bf       	out	0x3b, r24	; 59
    135c:	07 90       	elpm	r0, Z+
    135e:	f6 91       	elpm	r31, Z
    1360:	e0 2d       	mov	r30, r0
    1362:	19 94       	eijmp

00001364 <__umulhisi3>:
    1364:	a2 9f       	mul	r26, r18
    1366:	b0 01       	movw	r22, r0
    1368:	b3 9f       	mul	r27, r19
    136a:	c0 01       	movw	r24, r0
    136c:	a3 9f       	mul	r26, r19
    136e:	70 0d       	add	r23, r0
    1370:	81 1d       	adc	r24, r1
    1372:	11 24       	eor	r1, r1
    1374:	91 1d       	adc	r25, r1
    1376:	b2 9f       	mul	r27, r18
    1378:	70 0d       	add	r23, r0
    137a:	81 1d       	adc	r24, r1
    137c:	11 24       	eor	r1, r1
    137e:	91 1d       	adc	r25, r1
    1380:	08 95       	ret

00001382 <__udivmodhi4>:
    1382:	aa 1b       	sub	r26, r26
    1384:	bb 1b       	sub	r27, r27
    1386:	51 e1       	ldi	r21, 0x11	; 17
    1388:	07 c0       	rjmp	.+14     	; 0x1398 <__udivmodhi4_ep>

0000138a <__udivmodhi4_loop>:
    138a:	aa 1f       	adc	r26, r26
    138c:	bb 1f       	adc	r27, r27
    138e:	a6 17       	cp	r26, r22
    1390:	b7 07       	cpc	r27, r23
    1392:	10 f0       	brcs	.+4      	; 0x1398 <__udivmodhi4_ep>
    1394:	a6 1b       	sub	r26, r22
    1396:	b7 0b       	sbc	r27, r23

00001398 <__udivmodhi4_ep>:
    1398:	88 1f       	adc	r24, r24
    139a:	99 1f       	adc	r25, r25
    139c:	5a 95       	dec	r21
    139e:	a9 f7       	brne	.-22     	; 0x138a <__udivmodhi4_loop>
    13a0:	80 95       	com	r24
    13a2:	90 95       	com	r25
    13a4:	bc 01       	movw	r22, r24
    13a6:	cd 01       	movw	r24, r26
    13a8:	08 95       	ret

000013aa <__udivmodsi4>:
    13aa:	a1 e2       	ldi	r26, 0x21	; 33
    13ac:	1a 2e       	mov	r1, r26
    13ae:	aa 1b       	sub	r26, r26
    13b0:	bb 1b       	sub	r27, r27
    13b2:	fd 01       	movw	r30, r26
    13b4:	0d c0       	rjmp	.+26     	; 0x13d0 <__udivmodsi4_ep>

000013b6 <__udivmodsi4_loop>:
    13b6:	aa 1f       	adc	r26, r26
    13b8:	bb 1f       	adc	r27, r27
    13ba:	ee 1f       	adc	r30, r30
    13bc:	ff 1f       	adc	r31, r31
    13be:	a2 17       	cp	r26, r18
    13c0:	b3 07       	cpc	r27, r19
    13c2:	e4 07       	cpc	r30, r20
    13c4:	f5 07       	cpc	r31, r21
    13c6:	20 f0       	brcs	.+8      	; 0x13d0 <__udivmodsi4_ep>
    13c8:	a2 1b       	sub	r26, r18
    13ca:	b3 0b       	sbc	r27, r19
    13cc:	e4 0b       	sbc	r30, r20
    13ce:	f5 0b       	sbc	r31, r21

000013d0 <__udivmodsi4_ep>:
    13d0:	66 1f       	adc	r22, r22
    13d2:	77 1f       	adc	r23, r23
    13d4:	88 1f       	adc	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	1a 94       	dec	r1
    13da:	69 f7       	brne	.-38     	; 0x13b6 <__udivmodsi4_loop>
    13dc:	60 95       	com	r22
    13de:	70 95       	com	r23
    13e0:	80 95       	com	r24
    13e2:	90 95       	com	r25
    13e4:	9b 01       	movw	r18, r22
    13e6:	ac 01       	movw	r20, r24
    13e8:	bd 01       	movw	r22, r26
    13ea:	cf 01       	movw	r24, r30
    13ec:	08 95       	ret

000013ee <fdevopen>:
    13ee:	0f 93       	push	r16
    13f0:	1f 93       	push	r17
    13f2:	cf 93       	push	r28
    13f4:	df 93       	push	r29
    13f6:	00 97       	sbiw	r24, 0x00	; 0
    13f8:	31 f4       	brne	.+12     	; 0x1406 <fdevopen+0x18>
    13fa:	61 15       	cp	r22, r1
    13fc:	71 05       	cpc	r23, r1
    13fe:	19 f4       	brne	.+6      	; 0x1406 <fdevopen+0x18>
    1400:	80 e0       	ldi	r24, 0x00	; 0
    1402:	90 e0       	ldi	r25, 0x00	; 0
    1404:	39 c0       	rjmp	.+114    	; 0x1478 <fdevopen+0x8a>
    1406:	8b 01       	movw	r16, r22
    1408:	ec 01       	movw	r28, r24
    140a:	6e e0       	ldi	r22, 0x0E	; 14
    140c:	70 e0       	ldi	r23, 0x00	; 0
    140e:	81 e0       	ldi	r24, 0x01	; 1
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	47 d2       	rcall	.+1166   	; 0x18a2 <calloc>
    1414:	fc 01       	movw	r30, r24
    1416:	89 2b       	or	r24, r25
    1418:	99 f3       	breq	.-26     	; 0x1400 <fdevopen+0x12>
    141a:	80 e8       	ldi	r24, 0x80	; 128
    141c:	83 83       	std	Z+3, r24	; 0x03
    141e:	01 15       	cp	r16, r1
    1420:	11 05       	cpc	r17, r1
    1422:	71 f0       	breq	.+28     	; 0x1440 <fdevopen+0x52>
    1424:	13 87       	std	Z+11, r17	; 0x0b
    1426:	02 87       	std	Z+10, r16	; 0x0a
    1428:	81 e8       	ldi	r24, 0x81	; 129
    142a:	83 83       	std	Z+3, r24	; 0x03
    142c:	80 91 a2 03 	lds	r24, 0x03A2	; 0x8003a2 <__iob>
    1430:	90 91 a3 03 	lds	r25, 0x03A3	; 0x8003a3 <__iob+0x1>
    1434:	89 2b       	or	r24, r25
    1436:	21 f4       	brne	.+8      	; 0x1440 <fdevopen+0x52>
    1438:	f0 93 a3 03 	sts	0x03A3, r31	; 0x8003a3 <__iob+0x1>
    143c:	e0 93 a2 03 	sts	0x03A2, r30	; 0x8003a2 <__iob>
    1440:	20 97       	sbiw	r28, 0x00	; 0
    1442:	c9 f0       	breq	.+50     	; 0x1476 <fdevopen+0x88>
    1444:	d1 87       	std	Z+9, r29	; 0x09
    1446:	c0 87       	std	Z+8, r28	; 0x08
    1448:	83 81       	ldd	r24, Z+3	; 0x03
    144a:	82 60       	ori	r24, 0x02	; 2
    144c:	83 83       	std	Z+3, r24	; 0x03
    144e:	80 91 a4 03 	lds	r24, 0x03A4	; 0x8003a4 <__iob+0x2>
    1452:	90 91 a5 03 	lds	r25, 0x03A5	; 0x8003a5 <__iob+0x3>
    1456:	89 2b       	or	r24, r25
    1458:	71 f4       	brne	.+28     	; 0x1476 <fdevopen+0x88>
    145a:	f0 93 a5 03 	sts	0x03A5, r31	; 0x8003a5 <__iob+0x3>
    145e:	e0 93 a4 03 	sts	0x03A4, r30	; 0x8003a4 <__iob+0x2>
    1462:	80 91 a6 03 	lds	r24, 0x03A6	; 0x8003a6 <__iob+0x4>
    1466:	90 91 a7 03 	lds	r25, 0x03A7	; 0x8003a7 <__iob+0x5>
    146a:	89 2b       	or	r24, r25
    146c:	21 f4       	brne	.+8      	; 0x1476 <fdevopen+0x88>
    146e:	f0 93 a7 03 	sts	0x03A7, r31	; 0x8003a7 <__iob+0x5>
    1472:	e0 93 a6 03 	sts	0x03A6, r30	; 0x8003a6 <__iob+0x4>
    1476:	cf 01       	movw	r24, r30
    1478:	df 91       	pop	r29
    147a:	cf 91       	pop	r28
    147c:	1f 91       	pop	r17
    147e:	0f 91       	pop	r16
    1480:	08 95       	ret

00001482 <printf>:
    1482:	cf 93       	push	r28
    1484:	df 93       	push	r29
    1486:	cd b7       	in	r28, 0x3d	; 61
    1488:	de b7       	in	r29, 0x3e	; 62
    148a:	ae 01       	movw	r20, r28
    148c:	4a 5f       	subi	r20, 0xFA	; 250
    148e:	5f 4f       	sbci	r21, 0xFF	; 255
    1490:	fa 01       	movw	r30, r20
    1492:	61 91       	ld	r22, Z+
    1494:	71 91       	ld	r23, Z+
    1496:	af 01       	movw	r20, r30
    1498:	80 91 a4 03 	lds	r24, 0x03A4	; 0x8003a4 <__iob+0x2>
    149c:	90 91 a5 03 	lds	r25, 0x03A5	; 0x8003a5 <__iob+0x3>
    14a0:	03 d0       	rcall	.+6      	; 0x14a8 <vfprintf>
    14a2:	df 91       	pop	r29
    14a4:	cf 91       	pop	r28
    14a6:	08 95       	ret

000014a8 <vfprintf>:
    14a8:	2f 92       	push	r2
    14aa:	3f 92       	push	r3
    14ac:	4f 92       	push	r4
    14ae:	5f 92       	push	r5
    14b0:	6f 92       	push	r6
    14b2:	7f 92       	push	r7
    14b4:	8f 92       	push	r8
    14b6:	9f 92       	push	r9
    14b8:	af 92       	push	r10
    14ba:	bf 92       	push	r11
    14bc:	cf 92       	push	r12
    14be:	df 92       	push	r13
    14c0:	ef 92       	push	r14
    14c2:	ff 92       	push	r15
    14c4:	0f 93       	push	r16
    14c6:	1f 93       	push	r17
    14c8:	cf 93       	push	r28
    14ca:	df 93       	push	r29
    14cc:	cd b7       	in	r28, 0x3d	; 61
    14ce:	de b7       	in	r29, 0x3e	; 62
    14d0:	2b 97       	sbiw	r28, 0x0b	; 11
    14d2:	0f b6       	in	r0, 0x3f	; 63
    14d4:	f8 94       	cli
    14d6:	de bf       	out	0x3e, r29	; 62
    14d8:	0f be       	out	0x3f, r0	; 63
    14da:	cd bf       	out	0x3d, r28	; 61
    14dc:	6c 01       	movw	r12, r24
    14de:	7b 01       	movw	r14, r22
    14e0:	8a 01       	movw	r16, r20
    14e2:	fc 01       	movw	r30, r24
    14e4:	17 82       	std	Z+7, r1	; 0x07
    14e6:	16 82       	std	Z+6, r1	; 0x06
    14e8:	83 81       	ldd	r24, Z+3	; 0x03
    14ea:	81 ff       	sbrs	r24, 1
    14ec:	bf c1       	rjmp	.+894    	; 0x186c <vfprintf+0x3c4>
    14ee:	ce 01       	movw	r24, r28
    14f0:	01 96       	adiw	r24, 0x01	; 1
    14f2:	3c 01       	movw	r6, r24
    14f4:	f6 01       	movw	r30, r12
    14f6:	93 81       	ldd	r25, Z+3	; 0x03
    14f8:	f7 01       	movw	r30, r14
    14fa:	93 fd       	sbrc	r25, 3
    14fc:	85 91       	lpm	r24, Z+
    14fe:	93 ff       	sbrs	r25, 3
    1500:	81 91       	ld	r24, Z+
    1502:	7f 01       	movw	r14, r30
    1504:	88 23       	and	r24, r24
    1506:	09 f4       	brne	.+2      	; 0x150a <vfprintf+0x62>
    1508:	ad c1       	rjmp	.+858    	; 0x1864 <vfprintf+0x3bc>
    150a:	85 32       	cpi	r24, 0x25	; 37
    150c:	39 f4       	brne	.+14     	; 0x151c <vfprintf+0x74>
    150e:	93 fd       	sbrc	r25, 3
    1510:	85 91       	lpm	r24, Z+
    1512:	93 ff       	sbrs	r25, 3
    1514:	81 91       	ld	r24, Z+
    1516:	7f 01       	movw	r14, r30
    1518:	85 32       	cpi	r24, 0x25	; 37
    151a:	21 f4       	brne	.+8      	; 0x1524 <vfprintf+0x7c>
    151c:	b6 01       	movw	r22, r12
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	18 d3       	rcall	.+1584   	; 0x1b52 <fputc>
    1522:	e8 cf       	rjmp	.-48     	; 0x14f4 <vfprintf+0x4c>
    1524:	91 2c       	mov	r9, r1
    1526:	21 2c       	mov	r2, r1
    1528:	31 2c       	mov	r3, r1
    152a:	ff e1       	ldi	r31, 0x1F	; 31
    152c:	f3 15       	cp	r31, r3
    152e:	d8 f0       	brcs	.+54     	; 0x1566 <vfprintf+0xbe>
    1530:	8b 32       	cpi	r24, 0x2B	; 43
    1532:	79 f0       	breq	.+30     	; 0x1552 <vfprintf+0xaa>
    1534:	38 f4       	brcc	.+14     	; 0x1544 <vfprintf+0x9c>
    1536:	80 32       	cpi	r24, 0x20	; 32
    1538:	79 f0       	breq	.+30     	; 0x1558 <vfprintf+0xb0>
    153a:	83 32       	cpi	r24, 0x23	; 35
    153c:	a1 f4       	brne	.+40     	; 0x1566 <vfprintf+0xbe>
    153e:	23 2d       	mov	r18, r3
    1540:	20 61       	ori	r18, 0x10	; 16
    1542:	1d c0       	rjmp	.+58     	; 0x157e <vfprintf+0xd6>
    1544:	8d 32       	cpi	r24, 0x2D	; 45
    1546:	61 f0       	breq	.+24     	; 0x1560 <vfprintf+0xb8>
    1548:	80 33       	cpi	r24, 0x30	; 48
    154a:	69 f4       	brne	.+26     	; 0x1566 <vfprintf+0xbe>
    154c:	23 2d       	mov	r18, r3
    154e:	21 60       	ori	r18, 0x01	; 1
    1550:	16 c0       	rjmp	.+44     	; 0x157e <vfprintf+0xd6>
    1552:	83 2d       	mov	r24, r3
    1554:	82 60       	ori	r24, 0x02	; 2
    1556:	38 2e       	mov	r3, r24
    1558:	e3 2d       	mov	r30, r3
    155a:	e4 60       	ori	r30, 0x04	; 4
    155c:	3e 2e       	mov	r3, r30
    155e:	2a c0       	rjmp	.+84     	; 0x15b4 <vfprintf+0x10c>
    1560:	f3 2d       	mov	r31, r3
    1562:	f8 60       	ori	r31, 0x08	; 8
    1564:	1d c0       	rjmp	.+58     	; 0x15a0 <vfprintf+0xf8>
    1566:	37 fc       	sbrc	r3, 7
    1568:	2d c0       	rjmp	.+90     	; 0x15c4 <vfprintf+0x11c>
    156a:	20 ed       	ldi	r18, 0xD0	; 208
    156c:	28 0f       	add	r18, r24
    156e:	2a 30       	cpi	r18, 0x0A	; 10
    1570:	40 f0       	brcs	.+16     	; 0x1582 <vfprintf+0xda>
    1572:	8e 32       	cpi	r24, 0x2E	; 46
    1574:	b9 f4       	brne	.+46     	; 0x15a4 <vfprintf+0xfc>
    1576:	36 fc       	sbrc	r3, 6
    1578:	75 c1       	rjmp	.+746    	; 0x1864 <vfprintf+0x3bc>
    157a:	23 2d       	mov	r18, r3
    157c:	20 64       	ori	r18, 0x40	; 64
    157e:	32 2e       	mov	r3, r18
    1580:	19 c0       	rjmp	.+50     	; 0x15b4 <vfprintf+0x10c>
    1582:	36 fe       	sbrs	r3, 6
    1584:	06 c0       	rjmp	.+12     	; 0x1592 <vfprintf+0xea>
    1586:	8a e0       	ldi	r24, 0x0A	; 10
    1588:	98 9e       	mul	r9, r24
    158a:	20 0d       	add	r18, r0
    158c:	11 24       	eor	r1, r1
    158e:	92 2e       	mov	r9, r18
    1590:	11 c0       	rjmp	.+34     	; 0x15b4 <vfprintf+0x10c>
    1592:	ea e0       	ldi	r30, 0x0A	; 10
    1594:	2e 9e       	mul	r2, r30
    1596:	20 0d       	add	r18, r0
    1598:	11 24       	eor	r1, r1
    159a:	22 2e       	mov	r2, r18
    159c:	f3 2d       	mov	r31, r3
    159e:	f0 62       	ori	r31, 0x20	; 32
    15a0:	3f 2e       	mov	r3, r31
    15a2:	08 c0       	rjmp	.+16     	; 0x15b4 <vfprintf+0x10c>
    15a4:	8c 36       	cpi	r24, 0x6C	; 108
    15a6:	21 f4       	brne	.+8      	; 0x15b0 <vfprintf+0x108>
    15a8:	83 2d       	mov	r24, r3
    15aa:	80 68       	ori	r24, 0x80	; 128
    15ac:	38 2e       	mov	r3, r24
    15ae:	02 c0       	rjmp	.+4      	; 0x15b4 <vfprintf+0x10c>
    15b0:	88 36       	cpi	r24, 0x68	; 104
    15b2:	41 f4       	brne	.+16     	; 0x15c4 <vfprintf+0x11c>
    15b4:	f7 01       	movw	r30, r14
    15b6:	93 fd       	sbrc	r25, 3
    15b8:	85 91       	lpm	r24, Z+
    15ba:	93 ff       	sbrs	r25, 3
    15bc:	81 91       	ld	r24, Z+
    15be:	7f 01       	movw	r14, r30
    15c0:	81 11       	cpse	r24, r1
    15c2:	b3 cf       	rjmp	.-154    	; 0x152a <vfprintf+0x82>
    15c4:	98 2f       	mov	r25, r24
    15c6:	9f 7d       	andi	r25, 0xDF	; 223
    15c8:	95 54       	subi	r25, 0x45	; 69
    15ca:	93 30       	cpi	r25, 0x03	; 3
    15cc:	28 f4       	brcc	.+10     	; 0x15d8 <vfprintf+0x130>
    15ce:	0c 5f       	subi	r16, 0xFC	; 252
    15d0:	1f 4f       	sbci	r17, 0xFF	; 255
    15d2:	9f e3       	ldi	r25, 0x3F	; 63
    15d4:	99 83       	std	Y+1, r25	; 0x01
    15d6:	0d c0       	rjmp	.+26     	; 0x15f2 <vfprintf+0x14a>
    15d8:	83 36       	cpi	r24, 0x63	; 99
    15da:	31 f0       	breq	.+12     	; 0x15e8 <vfprintf+0x140>
    15dc:	83 37       	cpi	r24, 0x73	; 115
    15de:	71 f0       	breq	.+28     	; 0x15fc <vfprintf+0x154>
    15e0:	83 35       	cpi	r24, 0x53	; 83
    15e2:	09 f0       	breq	.+2      	; 0x15e6 <vfprintf+0x13e>
    15e4:	55 c0       	rjmp	.+170    	; 0x1690 <vfprintf+0x1e8>
    15e6:	20 c0       	rjmp	.+64     	; 0x1628 <vfprintf+0x180>
    15e8:	f8 01       	movw	r30, r16
    15ea:	80 81       	ld	r24, Z
    15ec:	89 83       	std	Y+1, r24	; 0x01
    15ee:	0e 5f       	subi	r16, 0xFE	; 254
    15f0:	1f 4f       	sbci	r17, 0xFF	; 255
    15f2:	88 24       	eor	r8, r8
    15f4:	83 94       	inc	r8
    15f6:	91 2c       	mov	r9, r1
    15f8:	53 01       	movw	r10, r6
    15fa:	12 c0       	rjmp	.+36     	; 0x1620 <vfprintf+0x178>
    15fc:	28 01       	movw	r4, r16
    15fe:	f2 e0       	ldi	r31, 0x02	; 2
    1600:	4f 0e       	add	r4, r31
    1602:	51 1c       	adc	r5, r1
    1604:	f8 01       	movw	r30, r16
    1606:	a0 80       	ld	r10, Z
    1608:	b1 80       	ldd	r11, Z+1	; 0x01
    160a:	36 fe       	sbrs	r3, 6
    160c:	03 c0       	rjmp	.+6      	; 0x1614 <vfprintf+0x16c>
    160e:	69 2d       	mov	r22, r9
    1610:	70 e0       	ldi	r23, 0x00	; 0
    1612:	02 c0       	rjmp	.+4      	; 0x1618 <vfprintf+0x170>
    1614:	6f ef       	ldi	r22, 0xFF	; 255
    1616:	7f ef       	ldi	r23, 0xFF	; 255
    1618:	c5 01       	movw	r24, r10
    161a:	90 d2       	rcall	.+1312   	; 0x1b3c <strnlen>
    161c:	4c 01       	movw	r8, r24
    161e:	82 01       	movw	r16, r4
    1620:	f3 2d       	mov	r31, r3
    1622:	ff 77       	andi	r31, 0x7F	; 127
    1624:	3f 2e       	mov	r3, r31
    1626:	15 c0       	rjmp	.+42     	; 0x1652 <vfprintf+0x1aa>
    1628:	28 01       	movw	r4, r16
    162a:	22 e0       	ldi	r18, 0x02	; 2
    162c:	42 0e       	add	r4, r18
    162e:	51 1c       	adc	r5, r1
    1630:	f8 01       	movw	r30, r16
    1632:	a0 80       	ld	r10, Z
    1634:	b1 80       	ldd	r11, Z+1	; 0x01
    1636:	36 fe       	sbrs	r3, 6
    1638:	03 c0       	rjmp	.+6      	; 0x1640 <vfprintf+0x198>
    163a:	69 2d       	mov	r22, r9
    163c:	70 e0       	ldi	r23, 0x00	; 0
    163e:	02 c0       	rjmp	.+4      	; 0x1644 <vfprintf+0x19c>
    1640:	6f ef       	ldi	r22, 0xFF	; 255
    1642:	7f ef       	ldi	r23, 0xFF	; 255
    1644:	c5 01       	movw	r24, r10
    1646:	68 d2       	rcall	.+1232   	; 0x1b18 <strnlen_P>
    1648:	4c 01       	movw	r8, r24
    164a:	f3 2d       	mov	r31, r3
    164c:	f0 68       	ori	r31, 0x80	; 128
    164e:	3f 2e       	mov	r3, r31
    1650:	82 01       	movw	r16, r4
    1652:	33 fc       	sbrc	r3, 3
    1654:	19 c0       	rjmp	.+50     	; 0x1688 <vfprintf+0x1e0>
    1656:	82 2d       	mov	r24, r2
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	88 16       	cp	r8, r24
    165c:	99 06       	cpc	r9, r25
    165e:	a0 f4       	brcc	.+40     	; 0x1688 <vfprintf+0x1e0>
    1660:	b6 01       	movw	r22, r12
    1662:	80 e2       	ldi	r24, 0x20	; 32
    1664:	90 e0       	ldi	r25, 0x00	; 0
    1666:	75 d2       	rcall	.+1258   	; 0x1b52 <fputc>
    1668:	2a 94       	dec	r2
    166a:	f5 cf       	rjmp	.-22     	; 0x1656 <vfprintf+0x1ae>
    166c:	f5 01       	movw	r30, r10
    166e:	37 fc       	sbrc	r3, 7
    1670:	85 91       	lpm	r24, Z+
    1672:	37 fe       	sbrs	r3, 7
    1674:	81 91       	ld	r24, Z+
    1676:	5f 01       	movw	r10, r30
    1678:	b6 01       	movw	r22, r12
    167a:	90 e0       	ldi	r25, 0x00	; 0
    167c:	6a d2       	rcall	.+1236   	; 0x1b52 <fputc>
    167e:	21 10       	cpse	r2, r1
    1680:	2a 94       	dec	r2
    1682:	21 e0       	ldi	r18, 0x01	; 1
    1684:	82 1a       	sub	r8, r18
    1686:	91 08       	sbc	r9, r1
    1688:	81 14       	cp	r8, r1
    168a:	91 04       	cpc	r9, r1
    168c:	79 f7       	brne	.-34     	; 0x166c <vfprintf+0x1c4>
    168e:	e1 c0       	rjmp	.+450    	; 0x1852 <vfprintf+0x3aa>
    1690:	84 36       	cpi	r24, 0x64	; 100
    1692:	11 f0       	breq	.+4      	; 0x1698 <vfprintf+0x1f0>
    1694:	89 36       	cpi	r24, 0x69	; 105
    1696:	39 f5       	brne	.+78     	; 0x16e6 <vfprintf+0x23e>
    1698:	f8 01       	movw	r30, r16
    169a:	37 fe       	sbrs	r3, 7
    169c:	07 c0       	rjmp	.+14     	; 0x16ac <vfprintf+0x204>
    169e:	60 81       	ld	r22, Z
    16a0:	71 81       	ldd	r23, Z+1	; 0x01
    16a2:	82 81       	ldd	r24, Z+2	; 0x02
    16a4:	93 81       	ldd	r25, Z+3	; 0x03
    16a6:	0c 5f       	subi	r16, 0xFC	; 252
    16a8:	1f 4f       	sbci	r17, 0xFF	; 255
    16aa:	08 c0       	rjmp	.+16     	; 0x16bc <vfprintf+0x214>
    16ac:	60 81       	ld	r22, Z
    16ae:	71 81       	ldd	r23, Z+1	; 0x01
    16b0:	07 2e       	mov	r0, r23
    16b2:	00 0c       	add	r0, r0
    16b4:	88 0b       	sbc	r24, r24
    16b6:	99 0b       	sbc	r25, r25
    16b8:	0e 5f       	subi	r16, 0xFE	; 254
    16ba:	1f 4f       	sbci	r17, 0xFF	; 255
    16bc:	f3 2d       	mov	r31, r3
    16be:	ff 76       	andi	r31, 0x6F	; 111
    16c0:	3f 2e       	mov	r3, r31
    16c2:	97 ff       	sbrs	r25, 7
    16c4:	09 c0       	rjmp	.+18     	; 0x16d8 <vfprintf+0x230>
    16c6:	90 95       	com	r25
    16c8:	80 95       	com	r24
    16ca:	70 95       	com	r23
    16cc:	61 95       	neg	r22
    16ce:	7f 4f       	sbci	r23, 0xFF	; 255
    16d0:	8f 4f       	sbci	r24, 0xFF	; 255
    16d2:	9f 4f       	sbci	r25, 0xFF	; 255
    16d4:	f0 68       	ori	r31, 0x80	; 128
    16d6:	3f 2e       	mov	r3, r31
    16d8:	2a e0       	ldi	r18, 0x0A	; 10
    16da:	30 e0       	ldi	r19, 0x00	; 0
    16dc:	a3 01       	movw	r20, r6
    16de:	75 d2       	rcall	.+1258   	; 0x1bca <__ultoa_invert>
    16e0:	88 2e       	mov	r8, r24
    16e2:	86 18       	sub	r8, r6
    16e4:	44 c0       	rjmp	.+136    	; 0x176e <vfprintf+0x2c6>
    16e6:	85 37       	cpi	r24, 0x75	; 117
    16e8:	31 f4       	brne	.+12     	; 0x16f6 <vfprintf+0x24e>
    16ea:	23 2d       	mov	r18, r3
    16ec:	2f 7e       	andi	r18, 0xEF	; 239
    16ee:	b2 2e       	mov	r11, r18
    16f0:	2a e0       	ldi	r18, 0x0A	; 10
    16f2:	30 e0       	ldi	r19, 0x00	; 0
    16f4:	25 c0       	rjmp	.+74     	; 0x1740 <vfprintf+0x298>
    16f6:	93 2d       	mov	r25, r3
    16f8:	99 7f       	andi	r25, 0xF9	; 249
    16fa:	b9 2e       	mov	r11, r25
    16fc:	8f 36       	cpi	r24, 0x6F	; 111
    16fe:	c1 f0       	breq	.+48     	; 0x1730 <vfprintf+0x288>
    1700:	18 f4       	brcc	.+6      	; 0x1708 <vfprintf+0x260>
    1702:	88 35       	cpi	r24, 0x58	; 88
    1704:	79 f0       	breq	.+30     	; 0x1724 <vfprintf+0x27c>
    1706:	ae c0       	rjmp	.+348    	; 0x1864 <vfprintf+0x3bc>
    1708:	80 37       	cpi	r24, 0x70	; 112
    170a:	19 f0       	breq	.+6      	; 0x1712 <vfprintf+0x26a>
    170c:	88 37       	cpi	r24, 0x78	; 120
    170e:	21 f0       	breq	.+8      	; 0x1718 <vfprintf+0x270>
    1710:	a9 c0       	rjmp	.+338    	; 0x1864 <vfprintf+0x3bc>
    1712:	e9 2f       	mov	r30, r25
    1714:	e0 61       	ori	r30, 0x10	; 16
    1716:	be 2e       	mov	r11, r30
    1718:	b4 fe       	sbrs	r11, 4
    171a:	0d c0       	rjmp	.+26     	; 0x1736 <vfprintf+0x28e>
    171c:	fb 2d       	mov	r31, r11
    171e:	f4 60       	ori	r31, 0x04	; 4
    1720:	bf 2e       	mov	r11, r31
    1722:	09 c0       	rjmp	.+18     	; 0x1736 <vfprintf+0x28e>
    1724:	34 fe       	sbrs	r3, 4
    1726:	0a c0       	rjmp	.+20     	; 0x173c <vfprintf+0x294>
    1728:	29 2f       	mov	r18, r25
    172a:	26 60       	ori	r18, 0x06	; 6
    172c:	b2 2e       	mov	r11, r18
    172e:	06 c0       	rjmp	.+12     	; 0x173c <vfprintf+0x294>
    1730:	28 e0       	ldi	r18, 0x08	; 8
    1732:	30 e0       	ldi	r19, 0x00	; 0
    1734:	05 c0       	rjmp	.+10     	; 0x1740 <vfprintf+0x298>
    1736:	20 e1       	ldi	r18, 0x10	; 16
    1738:	30 e0       	ldi	r19, 0x00	; 0
    173a:	02 c0       	rjmp	.+4      	; 0x1740 <vfprintf+0x298>
    173c:	20 e1       	ldi	r18, 0x10	; 16
    173e:	32 e0       	ldi	r19, 0x02	; 2
    1740:	f8 01       	movw	r30, r16
    1742:	b7 fe       	sbrs	r11, 7
    1744:	07 c0       	rjmp	.+14     	; 0x1754 <vfprintf+0x2ac>
    1746:	60 81       	ld	r22, Z
    1748:	71 81       	ldd	r23, Z+1	; 0x01
    174a:	82 81       	ldd	r24, Z+2	; 0x02
    174c:	93 81       	ldd	r25, Z+3	; 0x03
    174e:	0c 5f       	subi	r16, 0xFC	; 252
    1750:	1f 4f       	sbci	r17, 0xFF	; 255
    1752:	06 c0       	rjmp	.+12     	; 0x1760 <vfprintf+0x2b8>
    1754:	60 81       	ld	r22, Z
    1756:	71 81       	ldd	r23, Z+1	; 0x01
    1758:	80 e0       	ldi	r24, 0x00	; 0
    175a:	90 e0       	ldi	r25, 0x00	; 0
    175c:	0e 5f       	subi	r16, 0xFE	; 254
    175e:	1f 4f       	sbci	r17, 0xFF	; 255
    1760:	a3 01       	movw	r20, r6
    1762:	33 d2       	rcall	.+1126   	; 0x1bca <__ultoa_invert>
    1764:	88 2e       	mov	r8, r24
    1766:	86 18       	sub	r8, r6
    1768:	fb 2d       	mov	r31, r11
    176a:	ff 77       	andi	r31, 0x7F	; 127
    176c:	3f 2e       	mov	r3, r31
    176e:	36 fe       	sbrs	r3, 6
    1770:	0d c0       	rjmp	.+26     	; 0x178c <vfprintf+0x2e4>
    1772:	23 2d       	mov	r18, r3
    1774:	2e 7f       	andi	r18, 0xFE	; 254
    1776:	a2 2e       	mov	r10, r18
    1778:	89 14       	cp	r8, r9
    177a:	58 f4       	brcc	.+22     	; 0x1792 <vfprintf+0x2ea>
    177c:	34 fe       	sbrs	r3, 4
    177e:	0b c0       	rjmp	.+22     	; 0x1796 <vfprintf+0x2ee>
    1780:	32 fc       	sbrc	r3, 2
    1782:	09 c0       	rjmp	.+18     	; 0x1796 <vfprintf+0x2ee>
    1784:	83 2d       	mov	r24, r3
    1786:	8e 7e       	andi	r24, 0xEE	; 238
    1788:	a8 2e       	mov	r10, r24
    178a:	05 c0       	rjmp	.+10     	; 0x1796 <vfprintf+0x2ee>
    178c:	b8 2c       	mov	r11, r8
    178e:	a3 2c       	mov	r10, r3
    1790:	03 c0       	rjmp	.+6      	; 0x1798 <vfprintf+0x2f0>
    1792:	b8 2c       	mov	r11, r8
    1794:	01 c0       	rjmp	.+2      	; 0x1798 <vfprintf+0x2f0>
    1796:	b9 2c       	mov	r11, r9
    1798:	a4 fe       	sbrs	r10, 4
    179a:	0f c0       	rjmp	.+30     	; 0x17ba <vfprintf+0x312>
    179c:	fe 01       	movw	r30, r28
    179e:	e8 0d       	add	r30, r8
    17a0:	f1 1d       	adc	r31, r1
    17a2:	80 81       	ld	r24, Z
    17a4:	80 33       	cpi	r24, 0x30	; 48
    17a6:	21 f4       	brne	.+8      	; 0x17b0 <vfprintf+0x308>
    17a8:	9a 2d       	mov	r25, r10
    17aa:	99 7e       	andi	r25, 0xE9	; 233
    17ac:	a9 2e       	mov	r10, r25
    17ae:	09 c0       	rjmp	.+18     	; 0x17c2 <vfprintf+0x31a>
    17b0:	a2 fe       	sbrs	r10, 2
    17b2:	06 c0       	rjmp	.+12     	; 0x17c0 <vfprintf+0x318>
    17b4:	b3 94       	inc	r11
    17b6:	b3 94       	inc	r11
    17b8:	04 c0       	rjmp	.+8      	; 0x17c2 <vfprintf+0x31a>
    17ba:	8a 2d       	mov	r24, r10
    17bc:	86 78       	andi	r24, 0x86	; 134
    17be:	09 f0       	breq	.+2      	; 0x17c2 <vfprintf+0x31a>
    17c0:	b3 94       	inc	r11
    17c2:	a3 fc       	sbrc	r10, 3
    17c4:	10 c0       	rjmp	.+32     	; 0x17e6 <vfprintf+0x33e>
    17c6:	a0 fe       	sbrs	r10, 0
    17c8:	06 c0       	rjmp	.+12     	; 0x17d6 <vfprintf+0x32e>
    17ca:	b2 14       	cp	r11, r2
    17cc:	80 f4       	brcc	.+32     	; 0x17ee <vfprintf+0x346>
    17ce:	28 0c       	add	r2, r8
    17d0:	92 2c       	mov	r9, r2
    17d2:	9b 18       	sub	r9, r11
    17d4:	0d c0       	rjmp	.+26     	; 0x17f0 <vfprintf+0x348>
    17d6:	b2 14       	cp	r11, r2
    17d8:	58 f4       	brcc	.+22     	; 0x17f0 <vfprintf+0x348>
    17da:	b6 01       	movw	r22, r12
    17dc:	80 e2       	ldi	r24, 0x20	; 32
    17de:	90 e0       	ldi	r25, 0x00	; 0
    17e0:	b8 d1       	rcall	.+880    	; 0x1b52 <fputc>
    17e2:	b3 94       	inc	r11
    17e4:	f8 cf       	rjmp	.-16     	; 0x17d6 <vfprintf+0x32e>
    17e6:	b2 14       	cp	r11, r2
    17e8:	18 f4       	brcc	.+6      	; 0x17f0 <vfprintf+0x348>
    17ea:	2b 18       	sub	r2, r11
    17ec:	02 c0       	rjmp	.+4      	; 0x17f2 <vfprintf+0x34a>
    17ee:	98 2c       	mov	r9, r8
    17f0:	21 2c       	mov	r2, r1
    17f2:	a4 fe       	sbrs	r10, 4
    17f4:	0f c0       	rjmp	.+30     	; 0x1814 <vfprintf+0x36c>
    17f6:	b6 01       	movw	r22, r12
    17f8:	80 e3       	ldi	r24, 0x30	; 48
    17fa:	90 e0       	ldi	r25, 0x00	; 0
    17fc:	aa d1       	rcall	.+852    	; 0x1b52 <fputc>
    17fe:	a2 fe       	sbrs	r10, 2
    1800:	16 c0       	rjmp	.+44     	; 0x182e <vfprintf+0x386>
    1802:	a1 fc       	sbrc	r10, 1
    1804:	03 c0       	rjmp	.+6      	; 0x180c <vfprintf+0x364>
    1806:	88 e7       	ldi	r24, 0x78	; 120
    1808:	90 e0       	ldi	r25, 0x00	; 0
    180a:	02 c0       	rjmp	.+4      	; 0x1810 <vfprintf+0x368>
    180c:	88 e5       	ldi	r24, 0x58	; 88
    180e:	90 e0       	ldi	r25, 0x00	; 0
    1810:	b6 01       	movw	r22, r12
    1812:	0c c0       	rjmp	.+24     	; 0x182c <vfprintf+0x384>
    1814:	8a 2d       	mov	r24, r10
    1816:	86 78       	andi	r24, 0x86	; 134
    1818:	51 f0       	breq	.+20     	; 0x182e <vfprintf+0x386>
    181a:	a1 fe       	sbrs	r10, 1
    181c:	02 c0       	rjmp	.+4      	; 0x1822 <vfprintf+0x37a>
    181e:	8b e2       	ldi	r24, 0x2B	; 43
    1820:	01 c0       	rjmp	.+2      	; 0x1824 <vfprintf+0x37c>
    1822:	80 e2       	ldi	r24, 0x20	; 32
    1824:	a7 fc       	sbrc	r10, 7
    1826:	8d e2       	ldi	r24, 0x2D	; 45
    1828:	b6 01       	movw	r22, r12
    182a:	90 e0       	ldi	r25, 0x00	; 0
    182c:	92 d1       	rcall	.+804    	; 0x1b52 <fputc>
    182e:	89 14       	cp	r8, r9
    1830:	30 f4       	brcc	.+12     	; 0x183e <vfprintf+0x396>
    1832:	b6 01       	movw	r22, r12
    1834:	80 e3       	ldi	r24, 0x30	; 48
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	8c d1       	rcall	.+792    	; 0x1b52 <fputc>
    183a:	9a 94       	dec	r9
    183c:	f8 cf       	rjmp	.-16     	; 0x182e <vfprintf+0x386>
    183e:	8a 94       	dec	r8
    1840:	f3 01       	movw	r30, r6
    1842:	e8 0d       	add	r30, r8
    1844:	f1 1d       	adc	r31, r1
    1846:	80 81       	ld	r24, Z
    1848:	b6 01       	movw	r22, r12
    184a:	90 e0       	ldi	r25, 0x00	; 0
    184c:	82 d1       	rcall	.+772    	; 0x1b52 <fputc>
    184e:	81 10       	cpse	r8, r1
    1850:	f6 cf       	rjmp	.-20     	; 0x183e <vfprintf+0x396>
    1852:	22 20       	and	r2, r2
    1854:	09 f4       	brne	.+2      	; 0x1858 <vfprintf+0x3b0>
    1856:	4e ce       	rjmp	.-868    	; 0x14f4 <vfprintf+0x4c>
    1858:	b6 01       	movw	r22, r12
    185a:	80 e2       	ldi	r24, 0x20	; 32
    185c:	90 e0       	ldi	r25, 0x00	; 0
    185e:	79 d1       	rcall	.+754    	; 0x1b52 <fputc>
    1860:	2a 94       	dec	r2
    1862:	f7 cf       	rjmp	.-18     	; 0x1852 <vfprintf+0x3aa>
    1864:	f6 01       	movw	r30, r12
    1866:	86 81       	ldd	r24, Z+6	; 0x06
    1868:	97 81       	ldd	r25, Z+7	; 0x07
    186a:	02 c0       	rjmp	.+4      	; 0x1870 <vfprintf+0x3c8>
    186c:	8f ef       	ldi	r24, 0xFF	; 255
    186e:	9f ef       	ldi	r25, 0xFF	; 255
    1870:	2b 96       	adiw	r28, 0x0b	; 11
    1872:	0f b6       	in	r0, 0x3f	; 63
    1874:	f8 94       	cli
    1876:	de bf       	out	0x3e, r29	; 62
    1878:	0f be       	out	0x3f, r0	; 63
    187a:	cd bf       	out	0x3d, r28	; 61
    187c:	df 91       	pop	r29
    187e:	cf 91       	pop	r28
    1880:	1f 91       	pop	r17
    1882:	0f 91       	pop	r16
    1884:	ff 90       	pop	r15
    1886:	ef 90       	pop	r14
    1888:	df 90       	pop	r13
    188a:	cf 90       	pop	r12
    188c:	bf 90       	pop	r11
    188e:	af 90       	pop	r10
    1890:	9f 90       	pop	r9
    1892:	8f 90       	pop	r8
    1894:	7f 90       	pop	r7
    1896:	6f 90       	pop	r6
    1898:	5f 90       	pop	r5
    189a:	4f 90       	pop	r4
    189c:	3f 90       	pop	r3
    189e:	2f 90       	pop	r2
    18a0:	08 95       	ret

000018a2 <calloc>:
    18a2:	0f 93       	push	r16
    18a4:	1f 93       	push	r17
    18a6:	cf 93       	push	r28
    18a8:	df 93       	push	r29
    18aa:	86 9f       	mul	r24, r22
    18ac:	80 01       	movw	r16, r0
    18ae:	87 9f       	mul	r24, r23
    18b0:	10 0d       	add	r17, r0
    18b2:	96 9f       	mul	r25, r22
    18b4:	10 0d       	add	r17, r0
    18b6:	11 24       	eor	r1, r1
    18b8:	c8 01       	movw	r24, r16
    18ba:	0d d0       	rcall	.+26     	; 0x18d6 <malloc>
    18bc:	ec 01       	movw	r28, r24
    18be:	00 97       	sbiw	r24, 0x00	; 0
    18c0:	21 f0       	breq	.+8      	; 0x18ca <calloc+0x28>
    18c2:	a8 01       	movw	r20, r16
    18c4:	60 e0       	ldi	r22, 0x00	; 0
    18c6:	70 e0       	ldi	r23, 0x00	; 0
    18c8:	32 d1       	rcall	.+612    	; 0x1b2e <memset>
    18ca:	ce 01       	movw	r24, r28
    18cc:	df 91       	pop	r29
    18ce:	cf 91       	pop	r28
    18d0:	1f 91       	pop	r17
    18d2:	0f 91       	pop	r16
    18d4:	08 95       	ret

000018d6 <malloc>:
    18d6:	0f 93       	push	r16
    18d8:	1f 93       	push	r17
    18da:	cf 93       	push	r28
    18dc:	df 93       	push	r29
    18de:	82 30       	cpi	r24, 0x02	; 2
    18e0:	91 05       	cpc	r25, r1
    18e2:	10 f4       	brcc	.+4      	; 0x18e8 <malloc+0x12>
    18e4:	82 e0       	ldi	r24, 0x02	; 2
    18e6:	90 e0       	ldi	r25, 0x00	; 0
    18e8:	e0 91 aa 03 	lds	r30, 0x03AA	; 0x8003aa <__flp>
    18ec:	f0 91 ab 03 	lds	r31, 0x03AB	; 0x8003ab <__flp+0x1>
    18f0:	20 e0       	ldi	r18, 0x00	; 0
    18f2:	30 e0       	ldi	r19, 0x00	; 0
    18f4:	a0 e0       	ldi	r26, 0x00	; 0
    18f6:	b0 e0       	ldi	r27, 0x00	; 0
    18f8:	30 97       	sbiw	r30, 0x00	; 0
    18fa:	19 f1       	breq	.+70     	; 0x1942 <malloc+0x6c>
    18fc:	40 81       	ld	r20, Z
    18fe:	51 81       	ldd	r21, Z+1	; 0x01
    1900:	02 81       	ldd	r16, Z+2	; 0x02
    1902:	13 81       	ldd	r17, Z+3	; 0x03
    1904:	48 17       	cp	r20, r24
    1906:	59 07       	cpc	r21, r25
    1908:	c8 f0       	brcs	.+50     	; 0x193c <malloc+0x66>
    190a:	84 17       	cp	r24, r20
    190c:	95 07       	cpc	r25, r21
    190e:	69 f4       	brne	.+26     	; 0x192a <malloc+0x54>
    1910:	10 97       	sbiw	r26, 0x00	; 0
    1912:	31 f0       	breq	.+12     	; 0x1920 <malloc+0x4a>
    1914:	12 96       	adiw	r26, 0x02	; 2
    1916:	0c 93       	st	X, r16
    1918:	12 97       	sbiw	r26, 0x02	; 2
    191a:	13 96       	adiw	r26, 0x03	; 3
    191c:	1c 93       	st	X, r17
    191e:	27 c0       	rjmp	.+78     	; 0x196e <malloc+0x98>
    1920:	00 93 aa 03 	sts	0x03AA, r16	; 0x8003aa <__flp>
    1924:	10 93 ab 03 	sts	0x03AB, r17	; 0x8003ab <__flp+0x1>
    1928:	22 c0       	rjmp	.+68     	; 0x196e <malloc+0x98>
    192a:	21 15       	cp	r18, r1
    192c:	31 05       	cpc	r19, r1
    192e:	19 f0       	breq	.+6      	; 0x1936 <malloc+0x60>
    1930:	42 17       	cp	r20, r18
    1932:	53 07       	cpc	r21, r19
    1934:	18 f4       	brcc	.+6      	; 0x193c <malloc+0x66>
    1936:	9a 01       	movw	r18, r20
    1938:	bd 01       	movw	r22, r26
    193a:	ef 01       	movw	r28, r30
    193c:	df 01       	movw	r26, r30
    193e:	f8 01       	movw	r30, r16
    1940:	db cf       	rjmp	.-74     	; 0x18f8 <malloc+0x22>
    1942:	21 15       	cp	r18, r1
    1944:	31 05       	cpc	r19, r1
    1946:	f9 f0       	breq	.+62     	; 0x1986 <malloc+0xb0>
    1948:	28 1b       	sub	r18, r24
    194a:	39 0b       	sbc	r19, r25
    194c:	24 30       	cpi	r18, 0x04	; 4
    194e:	31 05       	cpc	r19, r1
    1950:	80 f4       	brcc	.+32     	; 0x1972 <malloc+0x9c>
    1952:	8a 81       	ldd	r24, Y+2	; 0x02
    1954:	9b 81       	ldd	r25, Y+3	; 0x03
    1956:	61 15       	cp	r22, r1
    1958:	71 05       	cpc	r23, r1
    195a:	21 f0       	breq	.+8      	; 0x1964 <malloc+0x8e>
    195c:	fb 01       	movw	r30, r22
    195e:	93 83       	std	Z+3, r25	; 0x03
    1960:	82 83       	std	Z+2, r24	; 0x02
    1962:	04 c0       	rjmp	.+8      	; 0x196c <malloc+0x96>
    1964:	90 93 ab 03 	sts	0x03AB, r25	; 0x8003ab <__flp+0x1>
    1968:	80 93 aa 03 	sts	0x03AA, r24	; 0x8003aa <__flp>
    196c:	fe 01       	movw	r30, r28
    196e:	32 96       	adiw	r30, 0x02	; 2
    1970:	44 c0       	rjmp	.+136    	; 0x19fa <malloc+0x124>
    1972:	fe 01       	movw	r30, r28
    1974:	e2 0f       	add	r30, r18
    1976:	f3 1f       	adc	r31, r19
    1978:	81 93       	st	Z+, r24
    197a:	91 93       	st	Z+, r25
    197c:	22 50       	subi	r18, 0x02	; 2
    197e:	31 09       	sbc	r19, r1
    1980:	39 83       	std	Y+1, r19	; 0x01
    1982:	28 83       	st	Y, r18
    1984:	3a c0       	rjmp	.+116    	; 0x19fa <malloc+0x124>
    1986:	20 91 a8 03 	lds	r18, 0x03A8	; 0x8003a8 <__brkval>
    198a:	30 91 a9 03 	lds	r19, 0x03A9	; 0x8003a9 <__brkval+0x1>
    198e:	23 2b       	or	r18, r19
    1990:	41 f4       	brne	.+16     	; 0x19a2 <malloc+0xcc>
    1992:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1996:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    199a:	30 93 a9 03 	sts	0x03A9, r19	; 0x8003a9 <__brkval+0x1>
    199e:	20 93 a8 03 	sts	0x03A8, r18	; 0x8003a8 <__brkval>
    19a2:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    19a6:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    19aa:	21 15       	cp	r18, r1
    19ac:	31 05       	cpc	r19, r1
    19ae:	41 f4       	brne	.+16     	; 0x19c0 <malloc+0xea>
    19b0:	2d b7       	in	r18, 0x3d	; 61
    19b2:	3e b7       	in	r19, 0x3e	; 62
    19b4:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    19b8:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    19bc:	24 1b       	sub	r18, r20
    19be:	35 0b       	sbc	r19, r21
    19c0:	e0 91 a8 03 	lds	r30, 0x03A8	; 0x8003a8 <__brkval>
    19c4:	f0 91 a9 03 	lds	r31, 0x03A9	; 0x8003a9 <__brkval+0x1>
    19c8:	e2 17       	cp	r30, r18
    19ca:	f3 07       	cpc	r31, r19
    19cc:	a0 f4       	brcc	.+40     	; 0x19f6 <malloc+0x120>
    19ce:	2e 1b       	sub	r18, r30
    19d0:	3f 0b       	sbc	r19, r31
    19d2:	28 17       	cp	r18, r24
    19d4:	39 07       	cpc	r19, r25
    19d6:	78 f0       	brcs	.+30     	; 0x19f6 <malloc+0x120>
    19d8:	ac 01       	movw	r20, r24
    19da:	4e 5f       	subi	r20, 0xFE	; 254
    19dc:	5f 4f       	sbci	r21, 0xFF	; 255
    19de:	24 17       	cp	r18, r20
    19e0:	35 07       	cpc	r19, r21
    19e2:	48 f0       	brcs	.+18     	; 0x19f6 <malloc+0x120>
    19e4:	4e 0f       	add	r20, r30
    19e6:	5f 1f       	adc	r21, r31
    19e8:	50 93 a9 03 	sts	0x03A9, r21	; 0x8003a9 <__brkval+0x1>
    19ec:	40 93 a8 03 	sts	0x03A8, r20	; 0x8003a8 <__brkval>
    19f0:	81 93       	st	Z+, r24
    19f2:	91 93       	st	Z+, r25
    19f4:	02 c0       	rjmp	.+4      	; 0x19fa <malloc+0x124>
    19f6:	e0 e0       	ldi	r30, 0x00	; 0
    19f8:	f0 e0       	ldi	r31, 0x00	; 0
    19fa:	cf 01       	movw	r24, r30
    19fc:	df 91       	pop	r29
    19fe:	cf 91       	pop	r28
    1a00:	1f 91       	pop	r17
    1a02:	0f 91       	pop	r16
    1a04:	08 95       	ret

00001a06 <free>:
    1a06:	cf 93       	push	r28
    1a08:	df 93       	push	r29
    1a0a:	00 97       	sbiw	r24, 0x00	; 0
    1a0c:	09 f4       	brne	.+2      	; 0x1a10 <free+0xa>
    1a0e:	81 c0       	rjmp	.+258    	; 0x1b12 <free+0x10c>
    1a10:	fc 01       	movw	r30, r24
    1a12:	32 97       	sbiw	r30, 0x02	; 2
    1a14:	13 82       	std	Z+3, r1	; 0x03
    1a16:	12 82       	std	Z+2, r1	; 0x02
    1a18:	a0 91 aa 03 	lds	r26, 0x03AA	; 0x8003aa <__flp>
    1a1c:	b0 91 ab 03 	lds	r27, 0x03AB	; 0x8003ab <__flp+0x1>
    1a20:	10 97       	sbiw	r26, 0x00	; 0
    1a22:	81 f4       	brne	.+32     	; 0x1a44 <free+0x3e>
    1a24:	20 81       	ld	r18, Z
    1a26:	31 81       	ldd	r19, Z+1	; 0x01
    1a28:	82 0f       	add	r24, r18
    1a2a:	93 1f       	adc	r25, r19
    1a2c:	20 91 a8 03 	lds	r18, 0x03A8	; 0x8003a8 <__brkval>
    1a30:	30 91 a9 03 	lds	r19, 0x03A9	; 0x8003a9 <__brkval+0x1>
    1a34:	28 17       	cp	r18, r24
    1a36:	39 07       	cpc	r19, r25
    1a38:	51 f5       	brne	.+84     	; 0x1a8e <free+0x88>
    1a3a:	f0 93 a9 03 	sts	0x03A9, r31	; 0x8003a9 <__brkval+0x1>
    1a3e:	e0 93 a8 03 	sts	0x03A8, r30	; 0x8003a8 <__brkval>
    1a42:	67 c0       	rjmp	.+206    	; 0x1b12 <free+0x10c>
    1a44:	ed 01       	movw	r28, r26
    1a46:	20 e0       	ldi	r18, 0x00	; 0
    1a48:	30 e0       	ldi	r19, 0x00	; 0
    1a4a:	ce 17       	cp	r28, r30
    1a4c:	df 07       	cpc	r29, r31
    1a4e:	40 f4       	brcc	.+16     	; 0x1a60 <free+0x5a>
    1a50:	4a 81       	ldd	r20, Y+2	; 0x02
    1a52:	5b 81       	ldd	r21, Y+3	; 0x03
    1a54:	9e 01       	movw	r18, r28
    1a56:	41 15       	cp	r20, r1
    1a58:	51 05       	cpc	r21, r1
    1a5a:	f1 f0       	breq	.+60     	; 0x1a98 <free+0x92>
    1a5c:	ea 01       	movw	r28, r20
    1a5e:	f5 cf       	rjmp	.-22     	; 0x1a4a <free+0x44>
    1a60:	d3 83       	std	Z+3, r29	; 0x03
    1a62:	c2 83       	std	Z+2, r28	; 0x02
    1a64:	40 81       	ld	r20, Z
    1a66:	51 81       	ldd	r21, Z+1	; 0x01
    1a68:	84 0f       	add	r24, r20
    1a6a:	95 1f       	adc	r25, r21
    1a6c:	c8 17       	cp	r28, r24
    1a6e:	d9 07       	cpc	r29, r25
    1a70:	59 f4       	brne	.+22     	; 0x1a88 <free+0x82>
    1a72:	88 81       	ld	r24, Y
    1a74:	99 81       	ldd	r25, Y+1	; 0x01
    1a76:	84 0f       	add	r24, r20
    1a78:	95 1f       	adc	r25, r21
    1a7a:	02 96       	adiw	r24, 0x02	; 2
    1a7c:	91 83       	std	Z+1, r25	; 0x01
    1a7e:	80 83       	st	Z, r24
    1a80:	8a 81       	ldd	r24, Y+2	; 0x02
    1a82:	9b 81       	ldd	r25, Y+3	; 0x03
    1a84:	93 83       	std	Z+3, r25	; 0x03
    1a86:	82 83       	std	Z+2, r24	; 0x02
    1a88:	21 15       	cp	r18, r1
    1a8a:	31 05       	cpc	r19, r1
    1a8c:	29 f4       	brne	.+10     	; 0x1a98 <free+0x92>
    1a8e:	f0 93 ab 03 	sts	0x03AB, r31	; 0x8003ab <__flp+0x1>
    1a92:	e0 93 aa 03 	sts	0x03AA, r30	; 0x8003aa <__flp>
    1a96:	3d c0       	rjmp	.+122    	; 0x1b12 <free+0x10c>
    1a98:	e9 01       	movw	r28, r18
    1a9a:	fb 83       	std	Y+3, r31	; 0x03
    1a9c:	ea 83       	std	Y+2, r30	; 0x02
    1a9e:	49 91       	ld	r20, Y+
    1aa0:	59 91       	ld	r21, Y+
    1aa2:	c4 0f       	add	r28, r20
    1aa4:	d5 1f       	adc	r29, r21
    1aa6:	ec 17       	cp	r30, r28
    1aa8:	fd 07       	cpc	r31, r29
    1aaa:	61 f4       	brne	.+24     	; 0x1ac4 <free+0xbe>
    1aac:	80 81       	ld	r24, Z
    1aae:	91 81       	ldd	r25, Z+1	; 0x01
    1ab0:	84 0f       	add	r24, r20
    1ab2:	95 1f       	adc	r25, r21
    1ab4:	02 96       	adiw	r24, 0x02	; 2
    1ab6:	e9 01       	movw	r28, r18
    1ab8:	99 83       	std	Y+1, r25	; 0x01
    1aba:	88 83       	st	Y, r24
    1abc:	82 81       	ldd	r24, Z+2	; 0x02
    1abe:	93 81       	ldd	r25, Z+3	; 0x03
    1ac0:	9b 83       	std	Y+3, r25	; 0x03
    1ac2:	8a 83       	std	Y+2, r24	; 0x02
    1ac4:	e0 e0       	ldi	r30, 0x00	; 0
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	12 96       	adiw	r26, 0x02	; 2
    1aca:	8d 91       	ld	r24, X+
    1acc:	9c 91       	ld	r25, X
    1ace:	13 97       	sbiw	r26, 0x03	; 3
    1ad0:	00 97       	sbiw	r24, 0x00	; 0
    1ad2:	19 f0       	breq	.+6      	; 0x1ada <free+0xd4>
    1ad4:	fd 01       	movw	r30, r26
    1ad6:	dc 01       	movw	r26, r24
    1ad8:	f7 cf       	rjmp	.-18     	; 0x1ac8 <free+0xc2>
    1ada:	8d 91       	ld	r24, X+
    1adc:	9c 91       	ld	r25, X
    1ade:	11 97       	sbiw	r26, 0x01	; 1
    1ae0:	9d 01       	movw	r18, r26
    1ae2:	2e 5f       	subi	r18, 0xFE	; 254
    1ae4:	3f 4f       	sbci	r19, 0xFF	; 255
    1ae6:	82 0f       	add	r24, r18
    1ae8:	93 1f       	adc	r25, r19
    1aea:	20 91 a8 03 	lds	r18, 0x03A8	; 0x8003a8 <__brkval>
    1aee:	30 91 a9 03 	lds	r19, 0x03A9	; 0x8003a9 <__brkval+0x1>
    1af2:	28 17       	cp	r18, r24
    1af4:	39 07       	cpc	r19, r25
    1af6:	69 f4       	brne	.+26     	; 0x1b12 <free+0x10c>
    1af8:	30 97       	sbiw	r30, 0x00	; 0
    1afa:	29 f4       	brne	.+10     	; 0x1b06 <free+0x100>
    1afc:	10 92 ab 03 	sts	0x03AB, r1	; 0x8003ab <__flp+0x1>
    1b00:	10 92 aa 03 	sts	0x03AA, r1	; 0x8003aa <__flp>
    1b04:	02 c0       	rjmp	.+4      	; 0x1b0a <free+0x104>
    1b06:	13 82       	std	Z+3, r1	; 0x03
    1b08:	12 82       	std	Z+2, r1	; 0x02
    1b0a:	b0 93 a9 03 	sts	0x03A9, r27	; 0x8003a9 <__brkval+0x1>
    1b0e:	a0 93 a8 03 	sts	0x03A8, r26	; 0x8003a8 <__brkval>
    1b12:	df 91       	pop	r29
    1b14:	cf 91       	pop	r28
    1b16:	08 95       	ret

00001b18 <strnlen_P>:
    1b18:	fc 01       	movw	r30, r24
    1b1a:	05 90       	lpm	r0, Z+
    1b1c:	61 50       	subi	r22, 0x01	; 1
    1b1e:	70 40       	sbci	r23, 0x00	; 0
    1b20:	01 10       	cpse	r0, r1
    1b22:	d8 f7       	brcc	.-10     	; 0x1b1a <strnlen_P+0x2>
    1b24:	80 95       	com	r24
    1b26:	90 95       	com	r25
    1b28:	8e 0f       	add	r24, r30
    1b2a:	9f 1f       	adc	r25, r31
    1b2c:	08 95       	ret

00001b2e <memset>:
    1b2e:	dc 01       	movw	r26, r24
    1b30:	01 c0       	rjmp	.+2      	; 0x1b34 <memset+0x6>
    1b32:	6d 93       	st	X+, r22
    1b34:	41 50       	subi	r20, 0x01	; 1
    1b36:	50 40       	sbci	r21, 0x00	; 0
    1b38:	e0 f7       	brcc	.-8      	; 0x1b32 <memset+0x4>
    1b3a:	08 95       	ret

00001b3c <strnlen>:
    1b3c:	fc 01       	movw	r30, r24
    1b3e:	61 50       	subi	r22, 0x01	; 1
    1b40:	70 40       	sbci	r23, 0x00	; 0
    1b42:	01 90       	ld	r0, Z+
    1b44:	01 10       	cpse	r0, r1
    1b46:	d8 f7       	brcc	.-10     	; 0x1b3e <strnlen+0x2>
    1b48:	80 95       	com	r24
    1b4a:	90 95       	com	r25
    1b4c:	8e 0f       	add	r24, r30
    1b4e:	9f 1f       	adc	r25, r31
    1b50:	08 95       	ret

00001b52 <fputc>:
    1b52:	0f 93       	push	r16
    1b54:	1f 93       	push	r17
    1b56:	cf 93       	push	r28
    1b58:	df 93       	push	r29
    1b5a:	fb 01       	movw	r30, r22
    1b5c:	23 81       	ldd	r18, Z+3	; 0x03
    1b5e:	21 fd       	sbrc	r18, 1
    1b60:	03 c0       	rjmp	.+6      	; 0x1b68 <fputc+0x16>
    1b62:	8f ef       	ldi	r24, 0xFF	; 255
    1b64:	9f ef       	ldi	r25, 0xFF	; 255
    1b66:	2c c0       	rjmp	.+88     	; 0x1bc0 <fputc+0x6e>
    1b68:	22 ff       	sbrs	r18, 2
    1b6a:	16 c0       	rjmp	.+44     	; 0x1b98 <fputc+0x46>
    1b6c:	46 81       	ldd	r20, Z+6	; 0x06
    1b6e:	57 81       	ldd	r21, Z+7	; 0x07
    1b70:	24 81       	ldd	r18, Z+4	; 0x04
    1b72:	35 81       	ldd	r19, Z+5	; 0x05
    1b74:	42 17       	cp	r20, r18
    1b76:	53 07       	cpc	r21, r19
    1b78:	44 f4       	brge	.+16     	; 0x1b8a <fputc+0x38>
    1b7a:	a0 81       	ld	r26, Z
    1b7c:	b1 81       	ldd	r27, Z+1	; 0x01
    1b7e:	9d 01       	movw	r18, r26
    1b80:	2f 5f       	subi	r18, 0xFF	; 255
    1b82:	3f 4f       	sbci	r19, 0xFF	; 255
    1b84:	31 83       	std	Z+1, r19	; 0x01
    1b86:	20 83       	st	Z, r18
    1b88:	8c 93       	st	X, r24
    1b8a:	26 81       	ldd	r18, Z+6	; 0x06
    1b8c:	37 81       	ldd	r19, Z+7	; 0x07
    1b8e:	2f 5f       	subi	r18, 0xFF	; 255
    1b90:	3f 4f       	sbci	r19, 0xFF	; 255
    1b92:	37 83       	std	Z+7, r19	; 0x07
    1b94:	26 83       	std	Z+6, r18	; 0x06
    1b96:	14 c0       	rjmp	.+40     	; 0x1bc0 <fputc+0x6e>
    1b98:	8b 01       	movw	r16, r22
    1b9a:	ec 01       	movw	r28, r24
    1b9c:	fb 01       	movw	r30, r22
    1b9e:	00 84       	ldd	r0, Z+8	; 0x08
    1ba0:	f1 85       	ldd	r31, Z+9	; 0x09
    1ba2:	e0 2d       	mov	r30, r0
    1ba4:	19 95       	eicall
    1ba6:	89 2b       	or	r24, r25
    1ba8:	e1 f6       	brne	.-72     	; 0x1b62 <fputc+0x10>
    1baa:	d8 01       	movw	r26, r16
    1bac:	16 96       	adiw	r26, 0x06	; 6
    1bae:	8d 91       	ld	r24, X+
    1bb0:	9c 91       	ld	r25, X
    1bb2:	17 97       	sbiw	r26, 0x07	; 7
    1bb4:	01 96       	adiw	r24, 0x01	; 1
    1bb6:	17 96       	adiw	r26, 0x07	; 7
    1bb8:	9c 93       	st	X, r25
    1bba:	8e 93       	st	-X, r24
    1bbc:	16 97       	sbiw	r26, 0x06	; 6
    1bbe:	ce 01       	movw	r24, r28
    1bc0:	df 91       	pop	r29
    1bc2:	cf 91       	pop	r28
    1bc4:	1f 91       	pop	r17
    1bc6:	0f 91       	pop	r16
    1bc8:	08 95       	ret

00001bca <__ultoa_invert>:
    1bca:	fa 01       	movw	r30, r20
    1bcc:	aa 27       	eor	r26, r26
    1bce:	28 30       	cpi	r18, 0x08	; 8
    1bd0:	51 f1       	breq	.+84     	; 0x1c26 <__ultoa_invert+0x5c>
    1bd2:	20 31       	cpi	r18, 0x10	; 16
    1bd4:	81 f1       	breq	.+96     	; 0x1c36 <__ultoa_invert+0x6c>
    1bd6:	e8 94       	clt
    1bd8:	6f 93       	push	r22
    1bda:	6e 7f       	andi	r22, 0xFE	; 254
    1bdc:	6e 5f       	subi	r22, 0xFE	; 254
    1bde:	7f 4f       	sbci	r23, 0xFF	; 255
    1be0:	8f 4f       	sbci	r24, 0xFF	; 255
    1be2:	9f 4f       	sbci	r25, 0xFF	; 255
    1be4:	af 4f       	sbci	r26, 0xFF	; 255
    1be6:	b1 e0       	ldi	r27, 0x01	; 1
    1be8:	3e d0       	rcall	.+124    	; 0x1c66 <__ultoa_invert+0x9c>
    1bea:	b4 e0       	ldi	r27, 0x04	; 4
    1bec:	3c d0       	rcall	.+120    	; 0x1c66 <__ultoa_invert+0x9c>
    1bee:	67 0f       	add	r22, r23
    1bf0:	78 1f       	adc	r23, r24
    1bf2:	89 1f       	adc	r24, r25
    1bf4:	9a 1f       	adc	r25, r26
    1bf6:	a1 1d       	adc	r26, r1
    1bf8:	68 0f       	add	r22, r24
    1bfa:	79 1f       	adc	r23, r25
    1bfc:	8a 1f       	adc	r24, r26
    1bfe:	91 1d       	adc	r25, r1
    1c00:	a1 1d       	adc	r26, r1
    1c02:	6a 0f       	add	r22, r26
    1c04:	71 1d       	adc	r23, r1
    1c06:	81 1d       	adc	r24, r1
    1c08:	91 1d       	adc	r25, r1
    1c0a:	a1 1d       	adc	r26, r1
    1c0c:	20 d0       	rcall	.+64     	; 0x1c4e <__ultoa_invert+0x84>
    1c0e:	09 f4       	brne	.+2      	; 0x1c12 <__ultoa_invert+0x48>
    1c10:	68 94       	set
    1c12:	3f 91       	pop	r19
    1c14:	2a e0       	ldi	r18, 0x0A	; 10
    1c16:	26 9f       	mul	r18, r22
    1c18:	11 24       	eor	r1, r1
    1c1a:	30 19       	sub	r19, r0
    1c1c:	30 5d       	subi	r19, 0xD0	; 208
    1c1e:	31 93       	st	Z+, r19
    1c20:	de f6       	brtc	.-74     	; 0x1bd8 <__ultoa_invert+0xe>
    1c22:	cf 01       	movw	r24, r30
    1c24:	08 95       	ret
    1c26:	46 2f       	mov	r20, r22
    1c28:	47 70       	andi	r20, 0x07	; 7
    1c2a:	40 5d       	subi	r20, 0xD0	; 208
    1c2c:	41 93       	st	Z+, r20
    1c2e:	b3 e0       	ldi	r27, 0x03	; 3
    1c30:	0f d0       	rcall	.+30     	; 0x1c50 <__ultoa_invert+0x86>
    1c32:	c9 f7       	brne	.-14     	; 0x1c26 <__ultoa_invert+0x5c>
    1c34:	f6 cf       	rjmp	.-20     	; 0x1c22 <__ultoa_invert+0x58>
    1c36:	46 2f       	mov	r20, r22
    1c38:	4f 70       	andi	r20, 0x0F	; 15
    1c3a:	40 5d       	subi	r20, 0xD0	; 208
    1c3c:	4a 33       	cpi	r20, 0x3A	; 58
    1c3e:	18 f0       	brcs	.+6      	; 0x1c46 <__ultoa_invert+0x7c>
    1c40:	49 5d       	subi	r20, 0xD9	; 217
    1c42:	31 fd       	sbrc	r19, 1
    1c44:	40 52       	subi	r20, 0x20	; 32
    1c46:	41 93       	st	Z+, r20
    1c48:	02 d0       	rcall	.+4      	; 0x1c4e <__ultoa_invert+0x84>
    1c4a:	a9 f7       	brne	.-22     	; 0x1c36 <__ultoa_invert+0x6c>
    1c4c:	ea cf       	rjmp	.-44     	; 0x1c22 <__ultoa_invert+0x58>
    1c4e:	b4 e0       	ldi	r27, 0x04	; 4
    1c50:	a6 95       	lsr	r26
    1c52:	97 95       	ror	r25
    1c54:	87 95       	ror	r24
    1c56:	77 95       	ror	r23
    1c58:	67 95       	ror	r22
    1c5a:	ba 95       	dec	r27
    1c5c:	c9 f7       	brne	.-14     	; 0x1c50 <__ultoa_invert+0x86>
    1c5e:	00 97       	sbiw	r24, 0x00	; 0
    1c60:	61 05       	cpc	r22, r1
    1c62:	71 05       	cpc	r23, r1
    1c64:	08 95       	ret
    1c66:	9b 01       	movw	r18, r22
    1c68:	ac 01       	movw	r20, r24
    1c6a:	0a 2e       	mov	r0, r26
    1c6c:	06 94       	lsr	r0
    1c6e:	57 95       	ror	r21
    1c70:	47 95       	ror	r20
    1c72:	37 95       	ror	r19
    1c74:	27 95       	ror	r18
    1c76:	ba 95       	dec	r27
    1c78:	c9 f7       	brne	.-14     	; 0x1c6c <__ultoa_invert+0xa2>
    1c7a:	62 0f       	add	r22, r18
    1c7c:	73 1f       	adc	r23, r19
    1c7e:	84 1f       	adc	r24, r20
    1c80:	95 1f       	adc	r25, r21
    1c82:	a0 1d       	adc	r26, r0
    1c84:	08 95       	ret

00001c86 <_exit>:
    1c86:	f8 94       	cli

00001c88 <__stop_program>:
    1c88:	ff cf       	rjmp	.-2      	; 0x1c88 <__stop_program>
