  interface I; // Interface declaration within module.
            |
xmvlog: *W,NONAIF (testcases/interfaceDeclaration_moduleDefinition_1.sv,15|12): Non Ansi Interface port declaration seen - Not official SystemVerilog syntax - [SystemVerilog].
  interface I; // Interface declaration within module.
            |
xmvlog: *E,ILLPDL (testcases/interfaceDeclaration_moduleDefinition_1.sv,15|12): Mixing of ansi & non-ansi style port declaration is not legal.
  endinterface
             |
xmvlog: *E,EXPENM (testcases/interfaceDeclaration_moduleDefinition_1.sv,20|13): expecting the keyword 'endmodule' [12.1(IEEE)].
    always_ff @(posedge i_clk)
                            |
xmvlog: *E,UNDIDN (testcases/interfaceDeclaration_moduleDefinition_1.sv,30|28): 'i_clk': undeclared identifier [12.5(IEEE)].
  M u_M
      |
xmvlog: *E,NCUITEM (testcases/interfaceDeclaration_moduleDefinition_1.sv,36|6): Not a valid compilation unit/global item: 'module/udp instance' [SystemVerilog].
endmodule
        |
xmvlog: *E,MPANDC (testcases/interfaceDeclaration_moduleDefinition_1.sv,41|8): expecting the keyword 'module', 'macromodule', 'primitive', 'connectmodule','connect', 'discipline' or 'nature' [A.1].
FAILURE
