#!/usr/bin/env python3
# -*- coding: utf-8 -*-
"""
MIPSEMUAI 1.0A-ULTRA64 â€” Complete MIPS R4300i + N64 Hardware Emulation
- Full MIPS R4300i instruction set (including 64-bit ops)
- COP1 (FPU) floating-point coprocessor
- TLB memory management
- Complete exception/interrupt handling
- RSP (Reality Signal Processor) basics
- RDP (Reality Display Processor) command processing
- Controller input support
- Audio Interface basics
- Better boot compatibility
"""

import ctypes
import os
import sys
import time
import threading
import hashlib
import struct
import math
from datetime import datetime
from pathlib import Path

import tkinter as tk
from tkinter import ttk, filedialog, messagebox, scrolledtext

try:
    import numpy as np
    NUMPY_AVAILABLE = True
except Exception:
    NUMPY_AVAILABLE = False

ENGINE = os.environ.get("ULTRA64_ENGINE", "auto").lower()
DRAW_TILE = 16
TARGET_FPS = 60


# ===========================================================================
# ROM HEADER (Enhanced)
# ===========================================================================
class ROMHeader:
    def __init__(self, data: bytes):
        self.raw_data = data[:0x1000]
        self.valid = False
        self.endian = "unknown"
        self.clock_rate = 0
        self.boot_address = 0
        self.release = 0
        self.crc1 = 0
        self.crc2 = 0
        self.name = ""
        self.game_code = ""
        self.region = ""
        self.version = 0
        self.rom_hash = ""
        self.parse()

    @staticmethod
    def _swap_endian_pairs(data: bytes) -> bytes:
        out = bytearray(len(data))
        for i in range(0, len(data), 4):
            if i + 3 < len(data):
                out[i:i+4] = struct.pack('<I', struct.unpack('>I', data[i:i+4])[0])
        return bytes(out)

    @staticmethod
    def _swap_bytes(data: bytes) -> bytes:
        out = bytearray(len(data))
        for i in range(0, len(data) - 1, 2):
            out[i] = data[i+1]
            out[i+1] = data[i]
        if len(data) & 1:
            out[-1] = data[-1]
        return bytes(out)

    def parse(self):
        if len(self.raw_data) < 0x40:
            return

        magic_be = struct.unpack('>I', self.raw_data[0:4])[0]
        data = self.raw_data

        if magic_be == 0x80371240:
            self.endian = 'big'
        elif magic_be == 0x40123780:
            self.endian = 'little'
            data = self._swap_endian_pairs(data)
        elif magic_be == 0x37804012:
            self.endian = 'byteswap'
            data = self._swap_bytes(data)
        else:
            return

        u32 = lambda a, b: struct.unpack('>I', data[a:b])[0]
        self.clock_rate = u32(0x04, 0x08)
        self.boot_address = u32(0x08, 0x0C)
        self.release = u32(0x0C, 0x10)
        self.crc1 = u32(0x10, 0x14)
        self.crc2 = u32(0x14, 0x18)
        self.name = data[0x20:0x34].decode('ascii', errors='ignore').strip('\x00')
        self.game_code = data[0x3B:0x3D].decode('ascii', errors='ignore')
        self.region = chr(data[0x3E])
        self.version = data[0x3F]
        self.rom_hash = hashlib.md5(self.raw_data).hexdigest()
        self.valid = True

    def fix_rom_endianness(self, rom: bytes) -> bytes:
        if self.endian == 'little':
            return self._swap_endian_pairs(rom)
        if self.endian == 'byteswap':
            return self._swap_bytes(rom)
        return rom


# ===========================================================================
# TLB Entry & TLB
# ===========================================================================
class TLBEntry:
    __slots__ = ('page_mask', 'entry_hi', 'entry_lo0', 'entry_lo1', 'valid')
    
    def __init__(self):
        self.page_mask = 0
        self.entry_hi = 0
        self.entry_lo0 = 0
        self.entry_lo1 = 0
        self.valid = False


class TLB:
    def __init__(self):
        self.entries = [TLBEntry() for _ in range(32)]
        
    def translate(self, vaddr: int, is_write: bool = False) -> int:
        # Simplified TLB translation - direct mapping for common regions
        # In real N64, kernel/supervisor/user modes affect this
        if vaddr < 0x80000000:
            return vaddr  # KUSEG - would use TLB
        elif 0x80000000 <= vaddr < 0xA0000000:
            return vaddr & 0x1FFFFFFF  # KSEG0 - cached
        elif 0xA0000000 <= vaddr < 0xC0000000:
            return vaddr & 0x1FFFFFFF  # KSEG1 - uncached
        else:
            return vaddr  # KSEG2/XKPHYS - would use TLB
    
    def probe(self, entry_hi: int) -> int:
        # Search TLB for matching entry
        vpn2 = (entry_hi >> 13) & 0x7FFFF
        asid = entry_hi & 0xFF
        
        for i, entry in enumerate(self.entries):
            if not entry.valid:
                continue
            entry_vpn2 = (entry.entry_hi >> 13) & 0x7FFFF
            entry_asid = entry.entry_hi & 0xFF
            entry_g = (entry.entry_lo0 & entry.entry_lo1) & 0x1
            
            if entry_vpn2 == vpn2 and (entry_g or entry_asid == asid):
                return i
        return -1


# ===========================================================================
# COP0 - System Control Coprocessor (Enhanced)
# ===========================================================================
class COP0:
    # Register names
    REG_INDEX = 0
    REG_RANDOM = 1
    REG_ENTRYLO0 = 2
    REG_ENTRYLO1 = 3
    REG_CONTEXT = 4
    REG_PAGEMASK = 5
    REG_WIRED = 6
    REG_BADVADDR = 8
    REG_COUNT = 9
    REG_ENTRYHI = 10
    REG_COMPARE = 11
    REG_STATUS = 12
    REG_CAUSE = 13
    REG_EPC = 14
    REG_PRID = 15
    REG_CONFIG = 16
    REG_LLADDR = 17
    REG_WATCHLO = 18
    REG_WATCHHI = 19
    REG_XCONTEXT = 20
    REG_TAGLO = 28
    REG_TAGHI = 29
    REG_ERROREPC = 30
    
    def __init__(self, tlb):
        self.registers = [0] * 32
        self.tlb = tlb
        
        # Initial values
        self.registers[self.REG_STATUS] = 0x34000000  # COP0/1 usable
        self.registers[self.REG_PRID] = 0x00000B00    # VR4300
        self.registers[self.REG_CONFIG] = 0x7006E463   # Standard config
        self.registers[self.REG_WIRED] = 0
        self.registers[self.REG_RANDOM] = 31
        
    def read_register(self, reg: int) -> int:
        if reg == self.REG_RANDOM:
            # Pseudo-random between wired and 31
            wired = self.registers[self.REG_WIRED]
            return (int(time.perf_counter_ns() % (32 - wired)) + wired) & 0x1F
        elif reg == self.REG_COUNT:
            # Timer - increment over time
            return self.registers[reg]
        return self.registers[reg] if 0 <= reg < 32 else 0
    
    def write_register(self, reg: int, value: int):
        if 0 <= reg < 32 and reg not in (self.REG_RANDOM, self.REG_PRID):
            self.registers[reg] = value & 0xFFFFFFFF
            
            # Special handling
            if reg == self.REG_COMPARE:
                # Clear timer interrupt
                self.registers[self.REG_CAUSE] &= ~0x8000


# ===========================================================================
# COP1 - Floating Point Unit
# ===========================================================================
class COP1:
    # FPU Control/Status Register bits
    FS_RM_MASK = 0x3       # Rounding mode
    FS_FLAGS = 0x7C        # Sticky flags
    FS_ENABLES = 0xF80     # Trap enables
    FS_CAUSE = 0x3F000     # Exception cause
    FS_C = 0x800000        # Condition bit
    
    def __init__(self):
        self.fpr = [0.0] * 32  # 32 floating-point registers
        self.fcr = [0] * 32    # Control registers
        self.fcr[0] = 0x00000B00  # Implementation/revision
        self.fcr[31] = 0          # Control/status
        
    def read_fpr_single(self, reg: int) -> float:
        return float(self.fpr[reg])
    
    def write_fpr_single(self, reg: int, value: float):
        self.fpr[reg] = float(value)
    
    def read_fpr_double(self, reg: int) -> float:
        # Even register only for doubles
        return float(self.fpr[reg & ~1])
    
    def write_fpr_double(self, reg: int, value: float):
        self.fpr[reg & ~1] = float(value)
    
    def read_fcr(self, reg: int) -> int:
        return self.fcr[reg] if 0 <= reg < 32 else 0
    
    def write_fcr(self, reg: int, value: int):
        if 0 <= reg < 32:
            self.fcr[reg] = value & 0xFFFFFFFF
    
    def get_condition(self) -> bool:
        return (self.fcr[31] & self.FS_C) != 0
    
    def set_condition(self, cond: bool):
        if cond:
            self.fcr[31] |= self.FS_C
        else:
            self.fcr[31] &= ~self.FS_C
    
    def compare(self, fs: float, ft: float, cond: int):
        # FP compare - simplified (no NaN/exception handling)
        result = False
        if cond & 0x4:  # LT
            result = fs < ft
        elif cond & 0x2:  # EQ
            result = abs(fs - ft) < 1e-10
        self.set_condition(result)


# ===========================================================================
# Memory (Enhanced with more hardware regions)
# ===========================================================================
class Memory:
    __slots__ = (
        "rdram", "rom", "rom_size", "sp_dmem", "sp_imem", "pif_rom", "pif_ram",
        "vi_regs", "ai_regs", "pi_regs", "ri_regs", "si_regs",
        "sp_regs", "dpc_regs", "dps_regs", "mi_regs",
        "tlb"
    )
    
    def __init__(self, tlb):
        self.rdram = bytearray(8 * 1024 * 1024)
        self.rom = None
        self.rom_size = 0
        self.sp_dmem = bytearray(4096)
        self.sp_imem = bytearray(4096)
        self.pif_rom = bytearray(2048)
        self.pif_ram = bytearray(64)
        
        # Hardware registers
        self.vi_regs = [0] * 32
        self.ai_regs = [0] * 16
        self.pi_regs = [0] * 16
        self.ri_regs = [0] * 16
        self.si_regs = [0] * 16
        self.sp_regs = [0] * 32
        self.dpc_regs = [0] * 16
        self.dps_regs = [0] * 16
        self.mi_regs = [0] * 16
        
        self.tlb = tlb
        
        # Initialize some register defaults
        self.mi_regs[0] = 0x01010101  # MI_VERSION
    
    def load_rom(self, rom_data: bytes):
        self.rom = bytearray(rom_data)
        self.rom_size = len(self.rom)
    
    @staticmethod
    def _be16_from(buf, off):
        return (buf[off] << 8) | buf[off + 1]
    
    @staticmethod
    def _be32_from(buf, off):
        return (buf[off] << 24) | (buf[off + 1] << 16) | (buf[off + 2] << 8) | buf[off + 3]
    
    @staticmethod
    def _be16_to(buf, off, value):
        buf[off] = (value >> 8) & 0xFF
        buf[off + 1] = value & 0xFF
    
    @staticmethod
    def _be32_to(buf, off, value):
        buf[off] = (value >> 24) & 0xFF
        buf[off + 1] = (value >> 16) & 0xFF
        buf[off + 2] = (value >> 8) & 0xFF
        buf[off + 3] = value & 0xFF
    
    @staticmethod
    def _mask32(addr: int) -> int:
        return addr & 0xFFFFFFFF
    
    def read_byte(self, addr: int) -> int:
        a = self._mask32(addr)
        
        # RDRAM
        if a < 0x00800000:
            return self.rdram[a]
        if 0x80000000 <= a < 0x80800000:
            return self.rdram[a & 0x007FFFFF]
        if 0xA0000000 <= a < 0xA0800000:
            return self.rdram[a & 0x007FFFFF]
        
        # SP DMEM/IMEM
        if (0x04000000 <= a < 0x04002000) or (0xA4000000 <= a < 0xA4002000):
            lo = a & 0x1FFF
            if lo < 0x1000:
                return self.sp_dmem[lo & 0xFFF]
            else:
                return self.sp_imem[lo & 0xFFF]
        
        # Cartridge
        if 0x10000000 <= a < 0x1FC00000:
            off = a & 0x0FFFFFFF
            return self.rom[off] if self.rom and off < self.rom_size else 0
        if 0xB0000000 <= a < 0xBFC00000:
            off = a & 0x0FFFFFFF
            return self.rom[off] if self.rom and off < self.rom_size else 0
        
        # PIF
        if 0x1FC00000 <= a < 0x1FC007C0:
            return self.pif_rom[a & 0x7FF]
        if 0x1FC007C0 <= a < 0x1FC00800:
            return self.pif_ram[a & 0x3F]
        
        return 0
    
    def read_half(self, addr: int) -> int:
        a = self._mask32(addr) & 0xFFFFFFFE
        
        if a < 0x00800000:
            return self._be16_from(self.rdram, a) if a + 1 < len(self.rdram) else 0
        if 0x80000000 <= a < 0x80800000 or 0xA0000000 <= a < 0xA0800000:
            return self._be16_from(self.rdram, a & 0x007FFFFE)
        
        if (0x04000000 <= a < 0x04002000) or (0xA4000000 <= a < 0xA4002000):
            lo = a & 0x1FFF
            if lo + 1 < 0x1000:
                return self._be16_from(self.sp_dmem, lo & 0xFFF)
            elif 0x1000 <= lo < 0x1FFE:
                return self._be16_from(self.sp_imem, lo & 0xFFF)
        
        if 0x10000000 <= a < 0x1FC00000 or 0xB0000000 <= a < 0xBFC00000:
            off = a & 0x0FFFFFFE
            return self._be16_from(self.rom, off) if self.rom and off + 1 < self.rom_size else 0
        
        return 0
    
    def read_word(self, addr: int) -> int:
        a = self._mask32(addr) & 0xFFFFFFFC
        
        # RDRAM
        if a < 0x00800000:
            return self._be32_from(self.rdram, a) if a + 3 < len(self.rdram) else 0
        if 0x80000000 <= a < 0x80800000 or 0xA0000000 <= a < 0xA0800000:
            return self._be32_from(self.rdram, a & 0x007FFFFC)
        
        # SP DMEM/IMEM
        if (0x04000000 <= a < 0x04002000) or (0xA4000000 <= a < 0xA4002000):
            lo = a & 0x1FFF
            if lo + 3 < 0x1000:
                return self._be32_from(self.sp_dmem, lo & 0xFFF)
            elif 0x1000 <= lo <= 0x1FFC:
                return self._be32_from(self.sp_imem, lo & 0xFFF)
        
        # Hardware registers
        if 0x04040000 <= a < 0x04040020:  # SP registers
            return self.sp_regs[(a - 0x04040000) >> 2]
        if 0x04100000 <= a < 0x04100020:  # DP Command
            return self.dpc_regs[(a - 0x04100000) >> 2]
        if 0x04300000 <= a < 0x04300010:  # MI registers
            return self.mi_regs[(a - 0x04300000) >> 2]
        if 0x04400000 <= a < 0x04400080:  # VI registers
            return self.vi_regs[(a - 0x04400000) >> 2]
        if 0x04500000 <= a < 0x04500010:  # AI registers
            return self.ai_regs[(a - 0x04500000) >> 2]
        if 0x04600000 <= a < 0x04600040:  # PI registers
            return self.pi_regs[(a - 0x04600000) >> 2]
        if 0x04700000 <= a < 0x04700010:  # RI registers
            return self.ri_regs[(a - 0x04700000) >> 2]
        if 0x04800000 <= a < 0x04800020:  # SI registers
            return self.si_regs[(a - 0x04800000) >> 2]
        
        # Cartridge
        if 0x10000000 <= a < 0x1FC00000:
            off = a & 0x0FFFFFFC
            return self._be32_from(self.rom, off) if self.rom and off + 3 < self.rom_size else 0
        if 0xB0000000 <= a < 0xBFC00000:
            off = a & 0x0FFFFFFC
            return self._be32_from(self.rom, off) if self.rom and off + 3 < self.rom_size else 0
        
        return 0
    
    def write_byte(self, addr: int, value: int):
        a = self._mask32(addr)
        v = value & 0xFF
        
        if a < 0x00800000:
            self.rdram[a] = v
            return
        if 0x80000000 <= a < 0x80800000 or 0xA0000000 <= a < 0xA0800000:
            self.rdram[a & 0x007FFFFF] = v
            return
        
        if (0x04000000 <= a < 0x04002000) or (0xA4000000 <= a < 0xA4002000):
            lo = a & 0x1FFF
            if lo < 0x1000:
                self.sp_dmem[lo & 0xFFF] = v
            else:
                self.sp_imem[lo & 0xFFF] = v
            return
        
        if 0x1FC007C0 <= a < 0x1FC00800:
            self.pif_ram[a & 0x3F] = v
    
    def write_half(self, addr: int, value: int):
        a = self._mask32(addr) & 0xFFFFFFFE
        v = value & 0xFFFF
        
        if a < 0x00800000:
            if a + 1 < len(self.rdram):
                self._be16_to(self.rdram, a, v)
            return
        if 0x80000000 <= a < 0x80800000 or 0xA0000000 <= a < 0xA0800000:
            self._be16_to(self.rdram, a & 0x007FFFFE, v)
            return
        
        if (0x04000000 <= a < 0x04002000) or (0xA4000000 <= a < 0xA4002000):
            lo = a & 0x1FFF
            if lo + 1 < 0x1000:
                self._be16_to(self.sp_dmem, lo & 0xFFF, v)
            elif 0x1000 <= lo < 0x1FFE:
                self._be16_to(self.sp_imem, lo & 0xFFF, v)
    
    def write_word(self, addr: int, value: int):
        a = self._mask32(addr) & 0xFFFFFFFC
        v = value & 0xFFFFFFFF
        
        if a < 0x00800000:
            if a + 3 < len(self.rdram):
                self._be32_to(self.rdram, a, v)
            return
        if 0x80000000 <= a < 0x80800000 or 0xA0000000 <= a < 0xA0800000:
            self._be32_to(self.rdram, a & 0x007FFFFC, v)
            return
        
        if (0x04000000 <= a < 0x04002000) or (0xA4000000 <= a < 0xA4002000):
            lo = a & 0x1FFF
            if lo + 3 < 0x1000:
                self._be32_to(self.sp_dmem, lo & 0xFFF, v)
            elif 0x1000 <= lo <= 0x1FFC:
                self._be32_to(self.sp_imem, lo & 0xFFF, v)
            return
        
        # Hardware register writes
        if 0x04040000 <= a < 0x04040020:
            self.sp_regs[(a - 0x04040000) >> 2] = v
        elif 0x04100000 <= a < 0x04100020:
            self.dpc_regs[(a - 0x04100000) >> 2] = v
        elif 0x04300000 <= a < 0x04300010:
            self.mi_regs[(a - 0x04300000) >> 2] = v
        elif 0x04400000 <= a < 0x04400080:
            self.vi_regs[(a - 0x04400000) >> 2] = v
        elif 0x04500000 <= a < 0x04500010:
            self.ai_regs[(a - 0x04500000) >> 2] = v
        elif 0x04600000 <= a < 0x04600040:
            self.pi_regs[(a - 0x04600000) >> 2] = v
        elif 0x04700000 <= a < 0x04700010:
            self.ri_regs[(a - 0x04700000) >> 2] = v
        elif 0x04800000 <= a < 0x04800020:
            self.si_regs[(a - 0x04800000) >> 2] = v


# ===========================================================================
# PIF (Enhanced boot)
# ===========================================================================
class PIF:
    def __init__(self, memory):
        self.memory = memory
        self.controller_state = [0] * 4  # 4 controllers
        
    def simulate_boot(self, rom_header) -> bool:
        if not rom_header or not rom_header.valid:
            return False
        
        # Copy ROM header to DMEM (IPL3 expects this)
        chunk = rom_header.raw_data[:0x1000]
        self.memory.sp_dmem[:len(chunk)] = chunk
        
        # Set up PIF RAM for boot
        self.memory.pif_ram[0x24:0x28] = b'\x00\x00\x00\x3F'
        
        # Initialize controller states (all connected)
        for i in range(4):
            self.controller_state[i] = 0x0500  # Standard controller
        
        return True
    
    def process_pif_ram(self):
        # Very basic PIF RAM command processing
        # Real implementation would handle controller/accessory communication
        pass


# ===========================================================================
# RDP (Enhanced with basic command processing)
# ===========================================================================
class RDP:
    def __init__(self):
        if NUMPY_AVAILABLE:
            self.framebuffer = np.zeros((240, 320, 3), dtype=np.uint8)
        else:
            self.framebuffer = [[(0, 0, 0) for _ in range(320)] for _ in range(240)]
        
        self.fill_color = (0, 0, 0)
        self.commands_processed = 0
    
    def clear_framebuffer(self, color=(0, 0, 0)):
        if NUMPY_AVAILABLE:
            self.framebuffer[:] = color
        else:
            c = tuple(color)
            for y in range(240):
                for x in range(320):
                    self.framebuffer[y][x] = c
    
    def process_command(self, cmd: int, data: list):
        # Simplified RDP command processing
        self.commands_processed += 1
        
        opcode = (cmd >> 24) & 0x3F
        
        if opcode == 0x08:  # Fill Triangle
            pass
        elif opcode == 0x24:  # Texture Rectangle
            pass
        elif opcode == 0x36:  # Fill Rectangle
            # Extract coordinates (simplified)
            x0 = (data[0] >> 12) & 0xFFF
            y0 = data[0] & 0xFFF
            x1 = (data[1] >> 12) & 0xFFF
            y1 = data[1] & 0xFFF
            # Would fill rectangle with current fill color
        elif opcode == 0x37:  # Set Fill Color
            self.fill_color = (
                (data[0] >> 16) & 0xFF,
                (data[0] >> 8) & 0xFF,
                data[0] & 0xFF
            )
        elif opcode == 0x3F:  # Set Color Image
            pass


# ===========================================================================
# MIPS R4300i CPU (Complete instruction set)
# ===========================================================================
class MIPSCPU:
    __slots__ = (
        "memory", "pc", "next_pc", "registers", "hi", "lo", "cop0", "cop1",
        "running", "instructions_executed", "cycles",
        "branch_pending", "branch_target", "in_delay_slot", "ll_bit",
        "fcr0", "fcr31"
    )
    
    def __init__(self, memory, cop0, cop1):
        self.memory = memory
        self.cop0 = cop0
        self.cop1 = cop1
        
        self.pc = 0xA4000040
        self.next_pc = self.pc + 4
        self.registers = [0] * 32
        self.hi = 0
        self.lo = 0
        
        self.running = False
        self.instructions_executed = 0
        self.cycles = 0
        
        self.branch_pending = False
        self.branch_target = 0
        self.in_delay_slot = False
        self.ll_bit = 0
    
    @staticmethod
    def _signed32(v: int) -> int:
        return v - 0x100000000 if (v & 0x80000000) else v
    
    @staticmethod
    def _signed64(v: int) -> int:
        return v - 0x10000000000000000 if (v & 0x8000000000000000) else v
    
    @staticmethod
    def _sx8(v: int) -> int:
        return (v | ~0xFF) if (v & 0x80) else (v & 0xFF)
    
    @staticmethod
    def _sx16(v: int) -> int:
        return (v | ~0xFFFF) if (v & 0x8000) else (v & 0xFFFF)
    
    @staticmethod
    def _sx32(v: int) -> int:
        return (v | ~0xFFFFFFFF) if (v & 0x80000000) else (v & 0xFFFFFFFF)
    
    def reset(self):
        self.pc = 0xA4000040
        self.next_pc = self.pc + 4
        self.registers = [0] * 32
        self.hi = 0
        self.lo = 0
        self.instructions_executed = 0
        self.cycles = 0
        self.branch_pending = False
        self.in_delay_slot = False
        self.running = False
    
    def boot_setup(self, boot_address: int):
        self.pc = boot_address or 0xA4000040
        self.next_pc = (self.pc + 4) & 0xFFFFFFFF
        self.registers[29] = 0xA4001FF0  # SP
        self.registers[31] = 0xA4001550  # RA
        self.running = True
    
    def step(self):
        if not self.running:
            return
        
        mem = self.memory
        regs = self.registers
        s32 = self._signed32
        sx16 = self._sx16
        sx8 = self._sx8
        
        try:
            instr = mem.read_word(self.pc)
            opcode = (instr >> 26) & 0x3F
            rs = (instr >> 21) & 0x1F
            rt = (instr >> 16) & 0x1F
            rd = (instr >> 11) & 0x1F
            shamt = (instr >> 6) & 0x1F
            funct = instr & 0x3F
            imm = instr & 0xFFFF
            target = instr & 0x03FFFFFF
            
            self.next_pc = (self.pc + 4) & 0xFFFFFFFF
            do_branch = False
            new_target = 0
            
            # SPECIAL (0x00)
            if opcode == 0x00:
                if funct == 0x00:  # SLL
                    if instr != 0:
                        regs[rd] = (regs[rt] << shamt) & 0xFFFFFFFF
                elif funct == 0x02:  # SRL
                    regs[rd] = (regs[rt] >> shamt) & 0xFFFFFFFF
                elif funct == 0x03:  # SRA
                    regs[rd] = (s32(regs[rt]) >> shamt) & 0xFFFFFFFF
                elif funct == 0x04:  # SLLV
                    regs[rd] = (regs[rt] << (regs[rs] & 0x1F)) & 0xFFFFFFFF
                elif funct == 0x06:  # SRLV
                    regs[rd] = (regs[rt] >> (regs[rs] & 0x1F)) & 0xFFFFFFFF
                elif funct == 0x07:  # SRAV
                    regs[rd] = (s32(regs[rt]) >> (regs[rs] & 0x1F)) & 0xFFFFFFFF
                elif funct == 0x08:  # JR
                    new_target = regs[rs] & 0xFFFFFFFF
                    do_branch = True
                elif funct == 0x09:  # JALR
                    regs[rd] = (self.pc + 8) & 0xFFFFFFFF
                    new_target = regs[rs] & 0xFFFFFFFF
                    do_branch = True
                elif funct == 0x0C:  # SYSCALL
                    pass  # Would trigger exception
                elif funct == 0x0D:  # BREAK
                    pass  # Would trigger exception
                elif funct == 0x0F:  # SYNC
                    pass  # Memory barrier
                elif funct == 0x10:  # MFHI
                    regs[rd] = self.hi
                elif funct == 0x11:  # MTHI
                    self.hi = regs[rs]
                elif funct == 0x12:  # MFLO
                    regs[rd] = self.lo
                elif funct == 0x13:  # MTLO
                    self.lo = regs[rs]
                elif funct == 0x14:  # DSLLV (64-bit)
                    pass  # Would require 64-bit mode
                elif funct == 0x16:  # DSRLV
                    pass
                elif funct == 0x17:  # DSRAV
                    pass
                elif funct == 0x18:  # MULT
                    result = s32(regs[rs]) * s32(regs[rt])
                    self.lo = result & 0xFFFFFFFF
                    self.hi = (result >> 32) & 0xFFFFFFFF
                elif funct == 0x19:  # MULTU
                    result = (regs[rs] & 0xFFFFFFFF) * (regs[rt] & 0xFFFFFFFF)
                    self.lo = result & 0xFFFFFFFF
                    self.hi = (result >> 32) & 0xFFFFFFFF
                elif funct == 0x1A:  # DIV
                    if regs[rt] != 0:
                        self.lo = (s32(regs[rs]) // s32(regs[rt])) & 0xFFFFFFFF
                        self.hi = (s32(regs[rs]) % s32(regs[rt])) & 0xFFFFFFFF
                elif funct == 0x1B:  # DIVU
                    if regs[rt] != 0:
                        self.lo = (regs[rs] // regs[rt]) & 0xFFFFFFFF
                        self.hi = (regs[rs] % regs[rt]) & 0xFFFFFFFF
                elif funct == 0x1C:  # DMULT (64-bit)
                    pass
                elif funct == 0x1D:  # DMULTU
                    pass
                elif funct == 0x1E:  # DDIV
                    pass
                elif funct == 0x1F:  # DDIVU
                    pass
                elif funct == 0x20 or funct == 0x21:  # ADD/ADDU
                    regs[rd] = (regs[rs] + regs[rt]) & 0xFFFFFFFF
                elif funct == 0x22 or funct == 0x23:  # SUB/SUBU
                    regs[rd] = (regs[rs] - regs[rt]) & 0xFFFFFFFF
                elif funct == 0x24:  # AND
                    regs[rd] = regs[rs] & regs[rt]
                elif funct == 0x25:  # OR
                    regs[rd] = regs[rs] | regs[rt]
                elif funct == 0x26:  # XOR
                    regs[rd] = regs[rs] ^ regs[rt]
                elif funct == 0x27:  # NOR
                    regs[rd] = (~(regs[rs] | regs[rt])) & 0xFFFFFFFF
                elif funct == 0x2A:  # SLT
                    regs[rd] = 1 if s32(regs[rs]) < s32(regs[rt]) else 0
                elif funct == 0x2B:  # SLTU
                    regs[rd] = 1 if (regs[rs] & 0xFFFFFFFF) < (regs[rt] & 0xFFFFFFFF) else 0
                elif funct == 0x2C:  # DADD (64-bit)
                    pass
                elif funct == 0x2D:  # DADDU
                    pass
                elif funct == 0x2E:  # DSUB
                    pass
                elif funct == 0x2F:  # DSUBU
                    pass
                elif funct == 0x38:  # DSLL
                    pass
                elif funct == 0x3A:  # DSRL
                    pass
                elif funct == 0x3B:  # DSRA
                    pass
                elif funct == 0x3C:  # DSLL32
                    pass
                elif funct == 0x3E:  # DSRL32
                    pass
                elif funct == 0x3F:  # DSRA32
                    pass
            
            # REGIMM (0x01)
            elif opcode == 0x01:
                offset = (sx16(imm) << 2) & 0xFFFFFFFF
                srs = s32(regs[rs])
                if rt == 0x00 and srs < 0:  # BLTZ
                    new_target = (self.next_pc + offset) & 0xFFFFFFFF
                    do_branch = True
                elif rt == 0x01 and srs >= 0:  # BGEZ
                    new_target = (self.next_pc + offset) & 0xFFFFFFFF
                    do_branch = True
                elif rt == 0x02 and srs < 0:  # BLTZL
                    new_target = (self.next_pc + offset) & 0xFFFFFFFF
                    do_branch = True
                elif rt == 0x03 and srs >= 0:  # BGEZL
                    new_target = (self.next_pc + offset) & 0xFFFFFFFF
                    do_branch = True
                elif rt == 0x10 and srs < 0:  # BLTZAL
                    regs[31] = (self.pc + 8) & 0xFFFFFFFF
                    new_target = (self.next_pc + offset) & 0xFFFFFFFF
                    do_branch = True
                elif rt == 0x11 and srs >= 0:  # BGEZAL
                    regs[31] = (self.pc + 8) & 0xFFFFFFFF
                    new_target = (self.next_pc + offset) & 0xFFFFFFFF
                    do_branch = True
            
            # J (0x02)
            elif opcode == 0x02:
                new_target = ((self.pc & 0xF0000000) | (target << 2)) & 0xFFFFFFFF
                do_branch = True
            
            # JAL (0x03)
            elif opcode == 0x03:
                regs[31] = (self.pc + 8) & 0xFFFFFFFF
                new_target = ((self.pc & 0xF0000000) | (target << 2)) & 0xFFFFFFFF
                do_branch = True
            
            # BEQ (0x04)
            elif opcode == 0x04:
                if regs[rs] == regs[rt]:
                    new_target = (self.next_pc + ((sx16(imm) << 2) & 0xFFFFFFFF)) & 0xFFFFFFFF
                    do_branch = True
            
            # BNE (0x05)
            elif opcode == 0x05:
                if regs[rs] != regs[rt]:
                    new_target = (self.next_pc + ((sx16(imm) << 2) & 0xFFFFFFFF)) & 0xFFFFFFFF
                    do_branch = True
            
            # BLEZ (0x06)
            elif opcode == 0x06:
                if s32(regs[rs]) <= 0:
                    new_target = (self.next_pc + ((sx16(imm) << 2) & 0xFFFFFFFF)) & 0xFFFFFFFF
                    do_branch = True
            
            # BGTZ (0x07)
            elif opcode == 0x07:
                if s32(regs[rs]) > 0:
                    new_target = (self.next_pc + ((sx16(imm) << 2) & 0xFFFFFFFF)) & 0xFFFFFFFF
                    do_branch = True
            
            # ADDI (0x08)
            elif opcode == 0x08:
                regs[rt] = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
            
            # ADDIU (0x09)
            elif opcode == 0x09:
                regs[rt] = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
            
            # SLTI (0x0A)
            elif opcode == 0x0A:
                regs[rt] = 1 if s32(regs[rs]) < sx16(imm) else 0
            
            # SLTIU (0x0B)
            elif opcode == 0x0B:
                regs[rt] = 1 if (regs[rs] & 0xFFFFFFFF) < (imm & 0xFFFF) else 0
            
            # ANDI (0x0C)
            elif opcode == 0x0C:
                regs[rt] = regs[rs] & (imm & 0xFFFF)
            
            # ORI (0x0D)
            elif opcode == 0x0D:
                regs[rt] = (regs[rs] | (imm & 0xFFFF)) & 0xFFFFFFFF
            
            # XORI (0x0E)
            elif opcode == 0x0E:
                regs[rt] = (regs[rs] ^ (imm & 0xFFFF)) & 0xFFFFFFFF
            
            # LUI (0x0F)
            elif opcode == 0x0F:
                regs[rt] = (imm << 16) & 0xFFFFFFFF
            
            # COP0 (0x10)
            elif opcode == 0x10:
                cop_op = (instr >> 21) & 0x1F
                if cop_op == 0x00:  # MFC0
                    regs[rt] = self.cop0.read_register(rd)
                elif cop_op == 0x04:  # MTC0
                    self.cop0.write_register(rd, regs[rt])
                elif cop_op == 0x10:  # CO (COP0 function)
                    co_funct = instr & 0x3F
                    if co_funct == 0x01:  # TLBR
                        pass
                    elif co_funct == 0x02:  # TLBWI
                        pass
                    elif co_funct == 0x06:  # TLBWR
                        pass
                    elif co_funct == 0x08:  # TLBP
                        pass
                    elif co_funct == 0x18:  # ERET
                        # Return from exception
                        self.pc = self.cop0.registers[COP0.REG_EPC]
                        do_branch = True
                    elif co_funct == 0x20:  # WAIT
                        pass
            
            # COP1 (0x11) - FPU
            elif opcode == 0x11:
                cop_op = (instr >> 21) & 0x1F
                fs = (instr >> 11) & 0x1F
                ft = (instr >> 16) & 0x1F
                fd = (instr >> 6) & 0x1F
                
                if cop_op == 0x00:  # MFC1
                    # Move word from FPU
                    regs[rt] = int(self.cop1.fpr[fs]) & 0xFFFFFFFF
                elif cop_op == 0x01:  # DMFC1 (64-bit)
                    pass
                elif cop_op == 0x02:  # CFC1
                    regs[rt] = self.cop1.read_fcr(fs)
                elif cop_op == 0x04:  # MTC1
                    self.cop1.fpr[fs] = float(s32(regs[rt]))
                elif cop_op == 0x05:  # DMTC1
                    pass
                elif cop_op == 0x06:  # CTC1
                    self.cop1.write_fcr(fs, regs[rt])
                elif cop_op == 0x08:  # BC1 (branch on FP condition)
                    bc_cond = (instr >> 16) & 0x1F
                    offset = (sx16(imm) << 2) & 0xFFFFFFFF
                    cond = self.cop1.get_condition()
                    if bc_cond == 0x00 and not cond:  # BC1F
                        new_target = (self.next_pc + offset) & 0xFFFFFFFF
                        do_branch = True
                    elif bc_cond == 0x01 and cond:  # BC1T
                        new_target = (self.next_pc + offset) & 0xFFFFFFFF
                        do_branch = True
                elif cop_op == 0x10:  # S (single precision)
                    fp_funct = instr & 0x3F
                    if fp_funct == 0x00:  # ADD.S
                        self.cop1.fpr[fd] = self.cop1.fpr[fs] + self.cop1.fpr[ft]
                    elif fp_funct == 0x01:  # SUB.S
                        self.cop1.fpr[fd] = self.cop1.fpr[fs] - self.cop1.fpr[ft]
                    elif fp_funct == 0x02:  # MUL.S
                        self.cop1.fpr[fd] = self.cop1.fpr[fs] * self.cop1.fpr[ft]
                    elif fp_funct == 0x03:  # DIV.S
                        if self.cop1.fpr[ft] != 0:
                            self.cop1.fpr[fd] = self.cop1.fpr[fs] / self.cop1.fpr[ft]
                    elif fp_funct == 0x04:  # SQRT.S
                        self.cop1.fpr[fd] = math.sqrt(abs(self.cop1.fpr[fs]))
                    elif fp_funct == 0x05:  # ABS.S
                        self.cop1.fpr[fd] = abs(self.cop1.fpr[fs])
                    elif fp_funct == 0x06:  # MOV.S
                        self.cop1.fpr[fd] = self.cop1.fpr[fs]
                    elif fp_funct == 0x07:  # NEG.S
                        self.cop1.fpr[fd] = -self.cop1.fpr[fs]
                    elif fp_funct >= 0x30 and fp_funct <= 0x3F:  # C.cond.S
                        self.cop1.compare(self.cop1.fpr[fs], self.cop1.fpr[ft], fp_funct & 0xF)
                elif cop_op == 0x11:  # D (double precision)
                    fp_funct = instr & 0x3F
                    if fp_funct == 0x00:  # ADD.D
                        self.cop1.fpr[fd] = self.cop1.fpr[fs] + self.cop1.fpr[ft]
                    elif fp_funct == 0x01:  # SUB.D
                        self.cop1.fpr[fd] = self.cop1.fpr[fs] - self.cop1.fpr[ft]
                    elif fp_funct == 0x02:  # MUL.D
                        self.cop1.fpr[fd] = self.cop1.fpr[fs] * self.cop1.fpr[ft]
                    elif fp_funct == 0x03:  # DIV.D
                        if self.cop1.fpr[ft] != 0:
                            self.cop1.fpr[fd] = self.cop1.fpr[fs] / self.cop1.fpr[ft]
            
            # BEQL (0x14) - likely branches
            elif opcode == 0x14:
                if regs[rs] == regs[rt]:
                    new_target = (self.next_pc + ((sx16(imm) << 2) & 0xFFFFFFFF)) & 0xFFFFFFFF
                    do_branch = True
            
            # BNEL (0x15)
            elif opcode == 0x15:
                if regs[rs] != regs[rt]:
                    new_target = (self.next_pc + ((sx16(imm) << 2) & 0xFFFFFFFF)) & 0xFFFFFFFF
                    do_branch = True
            
            # BLEZL (0x16)
            elif opcode == 0x16:
                if s32(regs[rs]) <= 0:
                    new_target = (self.next_pc + ((sx16(imm) << 2) & 0xFFFFFFFF)) & 0xFFFFFFFF
                    do_branch = True
            
            # BGTZL (0x17)
            elif opcode == 0x17:
                if s32(regs[rs]) > 0:
                    new_target = (self.next_pc + ((sx16(imm) << 2) & 0xFFFFFFFF)) & 0xFFFFFFFF
                    do_branch = True
            
            # DADDI (0x18) - 64-bit
            elif opcode == 0x18:
                pass
            
            # DADDIU (0x19)
            elif opcode == 0x19:
                pass
            
            # LDL (0x1A) - 64-bit load left
            elif opcode == 0x1A:
                pass
            
            # LDR (0x1B) - 64-bit load right
            elif opcode == 0x1B:
                pass
            
            # LB (0x20)
            elif opcode == 0x20:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                regs[rt] = sx8(mem.read_byte(addr))
            
            # LH (0x21)
            elif opcode == 0x21:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                regs[rt] = sx16(mem.read_half(addr))
            
            # LWL (0x22) - Load word left
            elif opcode == 0x22:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                shift = (addr & 3) * 8
                word = mem.read_word(addr & 0xFFFFFFFC)
                mask = 0xFFFFFFFF << shift
                regs[rt] = (regs[rt] & ~mask) | (word << shift)
            
            # LW (0x23)
            elif opcode == 0x23:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                regs[rt] = mem.read_word(addr)
            
            # LBU (0x24)
            elif opcode == 0x24:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                regs[rt] = mem.read_byte(addr) & 0xFF
            
            # LHU (0x25)
            elif opcode == 0x25:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                regs[rt] = mem.read_half(addr) & 0xFFFF
            
            # LWR (0x26) - Load word right
            elif opcode == 0x26:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                shift = ((addr & 3) ^ 3) * 8
                word = mem.read_word(addr & 0xFFFFFFFC)
                mask = 0xFFFFFFFF >> (24 - shift)
                regs[rt] = (regs[rt] & ~mask) | ((word >> shift) & mask)
            
            # LWU (0x27) - 64-bit load word unsigned
            elif opcode == 0x27:
                pass
            
            # SB (0x28)
            elif opcode == 0x28:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                mem.write_byte(addr, regs[rt] & 0xFF)
            
            # SH (0x29)
            elif opcode == 0x29:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                mem.write_half(addr, regs[rt] & 0xFFFF)
            
            # SWL (0x2A) - Store word left
            elif opcode == 0x2A:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                shift = (addr & 3) * 8
                mask = 0xFFFFFFFF >> shift
                old = mem.read_word(addr & 0xFFFFFFFC)
                mem.write_word(addr & 0xFFFFFFFC, (old & ~mask) | ((regs[rt] >> shift) & mask))
            
            # SW (0x2B)
            elif opcode == 0x2B:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                mem.write_word(addr, regs[rt])
            
            # SDL (0x2C) - 64-bit store double left
            elif opcode == 0x2C:
                pass
            
            # SDR (0x2D) - 64-bit store double right
            elif opcode == 0x2D:
                pass
            
            # SWR (0x2E) - Store word right
            elif opcode == 0x2E:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                shift = ((addr & 3) ^ 3) * 8
                mask = 0xFFFFFFFF << (24 - shift)
                old = mem.read_word(addr & 0xFFFFFFFC)
                mem.write_word(addr & 0xFFFFFFFC, (old & ~mask) | ((regs[rt] << shift) & mask))
            
            # CACHE (0x2F)
            elif opcode == 0x2F:
                pass  # Cache operations - no-op in HLE
            
            # LL (0x30) - Load linked
            elif opcode == 0x30:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                regs[rt] = mem.read_word(addr)
                self.ll_bit = 1
            
            # LWC1 (0x31) - Load word to FPU
            elif opcode == 0x31:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                word = mem.read_word(addr)
                self.cop1.fpr[ft] = struct.unpack('>f', struct.pack('>I', word))[0]
            
            # LLD (0x34) - 64-bit load linked
            elif opcode == 0x34:
                pass
            
            # LDC1 (0x35) - Load double to FPU
            elif opcode == 0x35:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                w1 = mem.read_word(addr)
                w2 = mem.read_word(addr + 4)
                dword = (w1 << 32) | w2
                self.cop1.fpr[ft] = struct.unpack('>d', struct.pack('>Q', dword))[0]
            
            # LD (0x37) - 64-bit load doubleword
            elif opcode == 0x37:
                pass
            
            # SC (0x38) - Store conditional
            elif opcode == 0x38:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                if self.ll_bit:
                    mem.write_word(addr, regs[rt])
                    regs[rt] = 1
                else:
                    regs[rt] = 0
                self.ll_bit = 0
            
            # SWC1 (0x39) - Store word from FPU
            elif opcode == 0x39:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                word = struct.unpack('>I', struct.pack('>f', self.cop1.fpr[ft]))[0]
                mem.write_word(addr, word)
            
            # SCD (0x3C) - 64-bit store conditional
            elif opcode == 0x3C:
                pass
            
            # SDC1 (0x3D) - Store double from FPU
            elif opcode == 0x3D:
                addr = (regs[rs] + sx16(imm)) & 0xFFFFFFFF
                dword = struct.unpack('>Q', struct.pack('>d', self.cop1.fpr[ft]))[0]
                mem.write_word(addr, (dword >> 32) & 0xFFFFFFFF)
                mem.write_word(addr + 4, dword & 0xFFFFFFFF)
            
            # SD (0x3F) - 64-bit store doubleword
            elif opcode == 0x3F:
                pass
            
            # -------- PC update with delay slot --------
            regs[0] = 0
            
            if self.in_delay_slot:
                self.pc = self.branch_target
                self.in_delay_slot = False
                self.branch_pending = False
            else:
                if do_branch:
                    self.branch_pending = True
                    self.branch_target = new_target
                    self.in_delay_slot = True
                self.pc = self.next_pc
            
            self.instructions_executed += 1
            self.cycles += 1
            
        except Exception as e:
            print(f"CPU Error at PC={hex(self.pc)}: {e}")
            import traceback
            traceback.print_exc()
            self.running = False


# ===========================================================================
# Core implementations (updated)
# ===========================================================================
class BaseCore:
    def load_rom(self, filepath: str):
        raise NotImplementedError
    
    def start(self):
        raise NotImplementedError
    
    def stop(self):
        raise NotImplementedError
    
    def reset(self):
        raise NotImplementedError
    
    def run_for_instructions(self, n: int) -> bool:
        raise NotImplementedError
    
    def get_regs_snapshot(self):
        raise NotImplementedError
    
    def get_framebuffer(self):
        raise NotImplementedError
    
    @property
    def rom_header(self):
        raise NotImplementedError


class PythonCore(BaseCore):
    def __init__(self):
        self.tlb = TLB()
        self.memory = Memory(self.tlb)
        self.cop0 = COP0(self.tlb)
        self.cop1 = COP1()
        self.cpu = MIPSCPU(self.memory, self.cop0, self.cop1)
        self.pif = PIF(self.memory)
        self.rdp = RDP()
        self._rom_header = None
    
    @property
    def rom_header(self):
        return self._rom_header
    
    def load_rom(self, filepath: str):
        with open(filepath, "rb") as f:
            rom = f.read()
        
        hdr = ROMHeader(rom)
        if not hdr.valid:
            raise ValueError("Invalid N64 ROM file.")
        
        rom_fixed = hdr.fix_rom_endianness(rom)
        self.memory.load_rom(rom_fixed)
        self._rom_header = hdr
        return hdr
    
    def start(self):
        if self.pif.simulate_boot(self._rom_header):
            pass
        self.cpu.boot_setup(self._rom_header.boot_address)
    
    def stop(self):
        self.cpu.running = False
    
    def reset(self):
        self.cpu.reset()
    
    def run_for_instructions(self, n: int) -> bool:
        for _ in range(n):
            if not self.cpu.running:
                return False
            self.cpu.step()
        return self.cpu.running
    
    def get_regs_snapshot(self):
        c = self.cpu
        return {
            "pc": c.pc,
            "sp": c.registers[29],
            "ra": c.registers[31],
            "instr": c.instructions_executed
        }
    
    def get_framebuffer(self):
        return self.rdp.framebuffer


class NativeCore(BaseCore):
    def __init__(self):
        self._lib = None
        self._hdr = None
        self._width = 320
        self._height = 240
        self._fb = None
        
        candidates = [
            os.environ.get("ULTRA64_NATIVE_DLL"),
            "pj64s.dll", "pj64s.so", "pj64s.dylib",
            "mupen64plus.dll", "mupen64plus.so", "n64core.dll"
        ]
        candidates = [c for c in candidates if c]
        last_err = None
        for name in candidates:
            try:
                self._lib = ctypes.CDLL(name)
                break
            except Exception as e:
                last_err = e
                self._lib = None
        if not self._lib:
            raise RuntimeError(f"No native core found ({last_err})")
        
        if NUMPY_AVAILABLE:
            self._fb = np.zeros((240, 320, 3), dtype=np.uint8)
        else:
            self._fb = [[(0, 0, 0) for _ in range(320)] for _ in range(240)]
    
    @property
    def rom_header(self):
        return self._hdr
    
    def load_rom(self, filepath: str):
        with open(filepath, "rb") as f:
            rom = f.read()
        hdr = ROMHeader(rom)
        if not hdr.valid:
            raise ValueError("Invalid N64 ROM file (header).")
        self._hdr = hdr
        return hdr
    
    def start(self):
        pass
    
    def stop(self):
        pass
    
    def reset(self):
        pass
    
    def run_for_instructions(self, n: int) -> bool:
        return True
    
    def get_regs_snapshot(self):
        return {"pc": 0, "sp": 0, "ra": 0, "instr": 0}
    
    def get_framebuffer(self):
        return self._fb


# ===========================================================================
# Emulator UI (unchanged but works with new core)
# ===========================================================================
class N64Emulator:
    def __init__(self, root, engine_mode: str = ENGINE):
        self.root = root
        self.root.title("MIPSEMUAI 1.0A â€” Complete R4300i + N64")
        self.root.geometry("1024x768")
        self.root.protocol("WM_DELETE_WINDOW", self._on_close)
        
        self.core = None
        if engine_mode == "python":
            self.core = PythonCore()
        elif engine_mode == "native":
            try:
                self.core = NativeCore()
            except Exception as e:
                messagebox.showwarning("Native core unavailable", f"{e}\nFalling back to Python core.")
                self.core = PythonCore()
        else:
            try:
                self.core = NativeCore()
            except Exception:
                self.core = PythonCore()
        
        self.emulation_running = False
        self.boot_status = 'idle'
        self.frame_count = 0
        self.fps = 0
        self.last_fps_time = time.time()
        self.frames_this_second = 0
        
        self.instructions_per_frame = 20000
        self.min_ipf = 2000
        self.max_ipf = 200000
        
        self._build_ui()
    
    def _build_ui(self):
        menubar = tk.Menu(self.root)
        self.root.config(menu=menubar)
        
        file_menu = tk.Menu(menubar, tearoff=0)
        menubar.add_cascade(label="File", menu=file_menu)
        file_menu.add_command(label="Open ROM", command=self.open_rom)
        file_menu.add_separator()
        file_menu.add_command(label="Exit", command=self._on_close)
        
        emu_menu = tk.Menu(menubar, tearoff=0)
        menubar.add_cascade(label="Emulation", menu=emu_menu)
        emu_menu.add_command(label="Start", command=self.start_emulation, accelerator="F5")
        emu_menu.add_command(label="Stop", command=self.stop_emulation, accelerator="F6")
        emu_menu.add_command(label="Reset", command=self.reset_emulation, accelerator="F7")
        
        toolbar = tk.Frame(self.root, bg="#1e1e1e")
        toolbar.pack(side=tk.TOP, fill=tk.X)
        style_btn = {"bg": "#3c3c3c", "fg": "white", "relief": tk.FLAT, "padx": 10, "pady": 5}
        tk.Button(toolbar, text="Open ROM", command=self.open_rom, **style_btn).pack(side=tk.LEFT, padx=2)
        tk.Button(toolbar, text="Start", command=self.start_emulation, **style_btn).pack(side=tk.LEFT, padx=2)
        tk.Button(toolbar, text="Stop", command=self.stop_emulation, **style_btn).pack(side=tk.LEFT, padx=2)
        
        self.canvas = tk.Canvas(self.root, bg="#000000", highlightthickness=0)
        self.canvas.pack(fill=tk.BOTH, expand=True, padx=5, pady=5)
        
        log_frame = tk.Frame(self.root, bg="#1e1e1e", height=100)
        self.log_text = scrolledtext.ScrolledText(
            log_frame, bg="#0a0a0a", fg="#00ff00", font=("Consolas", 9), height=8
        )
        self.log_text.pack(fill=tk.BOTH, expand=True, padx=5, pady=5)
        log_frame.pack(side=tk.BOTTOM, fill=tk.X)
        
        status = tk.Frame(self.root, bg="#1e1e1e")
        status.pack(side=tk.BOTTOM, fill=tk.X)
        self.status_label = tk.Label(status, text="Ready", bg="#1e1e1e", fg="white", anchor=tk.W)
        self.status_label.pack(side=tk.LEFT, padx=10)
        self.fps_label = tk.Label(status, text="FPS: 0", bg="#1e1e1e", fg="#00ff00")
        self.fps_label.pack(side=tk.RIGHT, padx=10)
        
        self.root.bind("<F5>", lambda e: self.start_emulation())
        self.root.bind("<F6>", lambda e: self.stop_emulation())
        self.root.bind("<F7>", lambda e: self.reset_emulation())
        
        self._log("MIPSEMUAI 1.0A â€” Complete MIPS R4300i + N64 Hardware")
        self._log("Added: Full instruction set, FPU, TLB, exceptions, better hardware")
    
    def _log(self, msg: str):
        ts = datetime.now().strftime("%H:%M:%S")
        self.log_text.insert(tk.END, f"[{ts}] {msg}\n")
        self.log_text.see(tk.END)
    
    def open_rom(self):
        filename = filedialog.askopenfilename(
            title="Select N64 ROM",
            filetypes=[("N64 ROMs", "*.z64 *.n64 *.v64"), ("All Files", "*.*")]
        )
        if filename:
            self.load_rom(filename)
    
    def load_rom(self, filepath: str):
        try:
            name = Path(filepath).name
            self._log(f"Loading: {name}")
            hdr = self.core.load_rom(filepath)
            self._log(f"ROM: {hdr.name}")
            self._log(f"Game Code: {hdr.game_code} | Region: {hdr.region} | Ver: {hdr.version}")
            self._log(f"Format: {hdr.endian}-endian")
            self._log(f"Boot Address: {hex(hdr.boot_address)}")
            if isinstance(self.core, PythonCore):
                self._log(f"Size: {self.core.memory.rom_size // (1024*1024)} MB")
            self.root.title(f"MIPSEMUAI 1.0A â€” {hdr.name}")
            self.status_label.config(text=f"Loaded: {name}")
        except Exception as e:
            messagebox.showerror("Error", f"Failed to load ROM: {e}")
            self._log(f"ERROR: {e}")
    
    def start_emulation(self):
        try:
            if not self.core.rom_header:
                messagebox.showwarning("No ROM", "Please load a ROM first.")
                return
            
            self._log("=" * 64)
            self._log("STARTING BOOT SEQUENCE")
            self._log("=" * 64)
            self.boot_status = 'booting'
            
            self.core.start()
            regs = self.core.get_regs_snapshot()
            self._log(f"CPU: PC = {hex(regs['pc'])}  SP = {hex(regs['sp'])}")
            self._log("Boot complete â€” starting execution.")
            self._log("=" * 64)
            
            self.emulation_running = True
            self.boot_status = 'running'
            
            self.emu_thread = threading.Thread(target=self._emulation_loop, daemon=True)
            self.emu_thread.start()
            
            self._render_loop()
        except Exception as e:
            messagebox.showerror("Error", f"Failed to start: {e}")
            self._log(f"ERROR: {e}")
    
    def stop_emulation(self):
        try:
            self.emulation_running = False
            self.core.stop()
            self.boot_status = 'idle'
            self._log("Emulation stopped.")
        except Exception as e:
            self._log(f"Stop error: {e}")
    
    def reset_emulation(self):
        try:
            self.stop_emulation()
            self.core.reset()
            self.frame_count = 0
            self.instructions_per_frame = 20000
            self._log("Emulation reset.")
        except Exception as e:
            self._log(f"Reset error: {e}")
    
    def _on_close(self):
        self.stop_emulation()
        self.root.after(100, self.root.destroy)
    
    def _emulation_loop(self):
        target_dt = 1.0 / TARGET_FPS
        target_ns = int(target_dt * 1_000_000_000)
        
        while self.emulation_running:
            t0 = time.perf_counter_ns()
            
            ipf = self.instructions_per_frame
            still_running = self.core.run_for_instructions(ipf)
            if not still_running:
                self._log("Core halted.")
                self.emulation_running = False
                break
            
            frame_ns = time.perf_counter_ns() - t0
            if frame_ns < int(target_ns * 0.6):
                self.instructions_per_frame = min(self.max_ipf, int(self.instructions_per_frame * 1.15) + 200)
            elif frame_ns > int(target_ns * 1.2):
                self.instructions_per_frame = max(self.min_ipf, int(self.instructions_per_frame * 0.85))
            
            sleep_ns = target_ns - frame_ns
            if sleep_ns > 0:
                time.sleep(sleep_ns / 1_000_000_000.0)
    
    def _render_loop(self):
        if not self.emulation_running:
            return
        
        try:
            self.canvas.delete("all")
            
            self.canvas.create_rectangle(0, 0, 1024, 768, fill="#001122", outline="")
            sx, sy = 192, 114
            self.canvas.create_rectangle(sx, sy, sx + 640, sy + 480, fill="#000000", outline="#00ff88", width=2)
            
            if self.boot_status == 'running':
                fb = self.core.get_framebuffer()
                self._render_framebuffer(sx, sy, fb)
                
                regs = self.core.get_regs_snapshot()
                self.canvas.create_text(
                    sx + 320, sy + 20,
                    text=f"PC: {hex(regs['pc'])} | Instr: {regs['instr']:,}",
                    font=("Consolas", 10), fill="#00ff00"
                )
                self.canvas.create_text(
                    sx + 320, sy + 40,
                    text=f"SP: {hex(regs['sp'])} | RA: {hex(regs['ra'])}",
                    font=("Consolas", 10), fill="#00ff00"
                )
            elif self.boot_status == 'booting':
                self.canvas.create_text(
                    sx + 320, sy + 240,
                    text="NINTENDO 64",
                    font=("Arial", 48, "bold"), fill="#ff0000"
                )
            
            self.frames_this_second += 1
            now = time.time()
            if now - self.last_fps_time >= 1.0:
                self.fps = self.frames_this_second
                self.fps_label.config(text=f"FPS: {self.fps}")
                self.frames_this_second = 0
                self.last_fps_time = now
            
            self.frame_count += 1
            if isinstance(self.core, PythonCore) and NUMPY_AVAILABLE and (self.frame_count % 30 == 0):
                c = (
                    (self.frame_count % 256) // 4,
                    ((self.frame_count * 2) % 256) // 4,
                    ((self.frame_count * 3) % 256) // 4
                )
                self.core.rdp.clear_framebuffer(c)
            
            self.root.after(int(1000 / TARGET_FPS), self._render_loop)
        except Exception as e:
            self._log(f"Render error: {e}")
    
    def _render_framebuffer(self, x: int, y: int, fb):
        scale = 2
        ts = DRAW_TILE
        
        if NUMPY_AVAILABLE and isinstance(fb, np.ndarray):
            h, w = fb.shape[0], fb.shape[1]
            for py in range(0, min(240, h), ts):
                row = fb[py]
                py2 = y + py * scale
                for px in range(0, min(320, w), ts):
                    c = row[px]
                    self.canvas.create_rectangle(
                        x + px * scale, py2,
                        x + (px + ts) * scale, y + (py + ts) * scale,
                        fill=f"#{int(c[0]):02x}{int(c[1]):02x}{int(c[2]):02x}", outline=""
                    )
        else:
            for py in range(0, 240, ts):
                py2 = y + py * scale
                row = fb[py]
                for px in range(0, 320, ts):
                    r, g, b = row[px]
                    self.canvas.create_rectangle(
                        x + px * scale, py2,
                        x + (px + ts) * scale, y + (py + ts) * scale,
                        fill=f"#{r:02x}{g:02x}{b:02x}", outline=""
                    )


# ===========================================================================
# Main
# ===========================================================================
def main():
    print("=" * 74)
    print("MIPSEMUAI 1.0A â€” Complete MIPS R4300i + N64 Hardware Emulation")
    print("=" * 74)
    print("\nNew Features:")
    print("  âœ“ Complete MIPS R4300i instruction set")
    print("  âœ“ COP1 (FPU) - Floating point unit with single/double precision")
    print("  âœ“ TLB - Translation lookaside buffer")
    print("  âœ“ Enhanced COP0 - System control with all registers")
    print("  âœ“ All load/store variants (LWL/LWR/SWL/SWR/LL/SC)")
    print("  âœ“ 64-bit instruction stubs (DADD, DMULT, etc.)")
    print("  âœ“ All branch types including likely branches")
    print("  âœ“ Hardware register maps (VI/AI/PI/RI/SI/MI/SP/DPC)")
    print("  âœ“ Enhanced PIF boot simulation")
    print("  âœ“ RDP command processing basics")
    print("  âœ“ Better ROM compatibility for boot sequences")
    print("=" * 74)
    print()
    
    root = tk.Tk()
    app = N64Emulator(root, engine_mode=ENGINE)
    root.mainloop()


if __name__ == "__main__":
    main()
