

================================================================
== Vivado HLS Report for 'Loop_g1_proc'
================================================================
* Date:           Tue Jul 14 13:29:09 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114745|  114745|  114745|  114745|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-------+-------+-------+-------+---------+
        |                                |                      |    Latency    |    Interval   | Pipeline|
        |            Instance            |        Module        |  min  |  max  |  min  |  max  |   Type  |
        +--------------------------------+----------------------+-------+-------+-------+-------+---------+
        |grp_goertzelInterno_simp_fu_79  |goertzelInterno_simp  |  14340|  14340|  14340|  14340|   none  |
        +--------------------------------+----------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- g1      |  114744|  114744|     14343|          -|          -|     8|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     19|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     16|    1161|   1176|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        -|      -|      49|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1210|   1282|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+----------------------+---------+-------+------+------+
    |grp_goertzelInterno_simp_fu_79  |goertzelInterno_simp  |        0|     16|  1161|  1176|
    +--------------------------------+----------------------+---------+-------+------+------+
    |Total                           |                      |        0|     16|  1161|  1176|
    +--------------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_97_p2        |     +    |      0|  0|  13|           4|           1|
    |start_write         |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_91_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  19|          10|           8|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  27|          5|    1|          5|
    |ap_done           |   9|          2|    1|          2|
    |aux_array_V_read  |   9|          2|    1|          2|
    |j_reg_67          |   9|          2|    4|          8|
    |real_start        |   9|          2|    1|          2|
    |y_V_blk_n         |   9|          2|    1|          2|
    |y_V_din           |  15|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             |  87|         18|   41|        117|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   4|   0|    4|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_reg_grp_goertzelInterno_simp_fu_79_ap_start  |   1|   0|    1|          0|
    |j_1_reg_115                                     |   4|   0|    4|          0|
    |j_reg_67                                        |   4|   0|    4|          0|
    |real_start_status_reg                           |   1|   0|    1|          0|
    |start_control_reg                               |   1|   0|    1|          0|
    |start_once_reg                                  |   1|   0|    1|          0|
    |vectorAuxiliar_1_V_reg_120                      |  32|   0|   32|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  49|   0|   49|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_done              | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|start_out            | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|start_write          | out |    1| ap_ctrl_hs | Loop_g1_proc | return value |
|aux_array_V_dout     |  in |   32|   ap_fifo  |  aux_array_V |    pointer   |
|aux_array_V_empty_n  |  in |    1|   ap_fifo  |  aux_array_V |    pointer   |
|aux_array_V_read     | out |    1|   ap_fifo  |  aux_array_V |    pointer   |
|y_V_din              | out |   32|   ap_fifo  |      y_V     |    pointer   |
|y_V_full_n           |  in |    1|   ap_fifo  |      y_V     |    pointer   |
|y_V_write            | out |    1|   ap_fifo  |      y_V     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

