### Week-3


# GLS OF BABYSOC

![Toolchain-Yosys](https://img.shields.io/badge/Tool-Yosys-blue)
![Simulator-Icarus\_Verilog](https://img.shields.io/badge/Simulator-Icarus_Verilog-orange)



## Post-Synthesis GLS  
## Purpose of GLS

The Gate-Level Simulation (GLS) verifies the correctness of a synthesized netlist by ensuring it behaves exactly like the original RTL design.

When a circuit is synthesized, its Verilog code is converted into a gate-level representation (composed of standard cells like AND, OR, flip-flops, etc.).
GLS helps confirm that this transformation did not change the intended behavior.


### âœ… Key Objectives

1. **Functional Verification After Synthesis**

   * Ensures the gate-level netlist produces the same results as RTL for all test cases.
2. **Timing Validation**

   * Verifies that the circuit performs correctly even when realistic gate delays are introduced.
3. **Reset & Initialization Check**

   * Detects uninitialized registers or flip-flops that could lead to â€˜Xâ€™ (unknown) values during simulation.
4. **Optimization Integrity Check**

   * Confirms that synthesis optimizations did not alter or remove required logic.
5. **Confidence Before Tapeout**

   * Validates that the synthesized hardware behaves as intended before physical design and fabrication.

## âš™ï¸ Tools Used

| Tool                    | Purpose                                 | Example Version |
| ----------------------- | --------------------------------------- | --------------- |
| **Yosys**               | Synthesis (generate gate-level netlist) | 0.57+           |
| **Icarus Verilog**      | Simulation (pre and post-synthesis)     | 11.0            |
| **GTKWave**             | View waveform results                   | â€”               |
| **OpenLane (optional)** | PnR using SKY130 PDK                    | â€”               |


## ğŸ§  Step-by-Step Commands 

### 1ï¸âƒ£ Read Verilog Source Files

```bash
 read_verilog /home/manohar-g/VLSI/VSDBabySoC/src/module/vsdbabysoc.v

```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/main/Screenshot%20from%202025-10-07%2023-10-14.png)
```bash
 read_verilog -sv -I /home/manohar-g/VLSI/VSDBabySoC/src/include /home/manohar-g/VLSI/VSDBabySoC/src/module/rvmyth.v
```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/main/Screenshot%20from%202025-10-07%2023-16-17.png)
 ```bash

 read_verilog -sv -I /home/manohar-g/VLSI/VSDBabySoC/src/include /home/manohar-g/VLSI/VSDBabySoC/src/module/clk_gate.v

```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/main/Screenshot%20from%202025-10-07%2023-17-10.png)



### 2ï¸âƒ£ Read Liberty Files
```bash

read_liberty -lib /home/manohar-g/VLSI/VSDBabySoC/src/lib/avsdpll.lib

```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/main/Screenshot%20from%202025-10-07%2023-21-27.png)

```bash
read_liberty -lib /home/manohar-g/VLSI/VSDBabySoC/src/lib/avsddac.lib
```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/main/Screenshot%20from%202025-10-07%2023-22-17.png)
```bash
read_liberty -lib /home/manohar-g/VLSI/VSDBabySoC/src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/main/Screenshot%20from%202025-10-07%2023-24-39.png)
### 3ï¸âƒ£ Run Synthesis
```bash
synth -top vsdbabysoc

```


<p align="center">
  <img src="https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/2308bbea4a3d7b51fa37e70d7267ba2fbf03e443/Screenshot%20from%202025-10-07%2023-27-16.png" alt="Yosys synthesis setup" width="80%">
</p>


<p align="center">
  <img src="https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/main/Screenshot%20from%202025-10-07%2023-28-04.png" alt="Synthesis progress" width="80%">
</p>


<p align="center">
  <img src="https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/2308bbea4a3d7b51fa37e70d7267ba2fbf03e443/Screenshot%20from%202025-10-07%2023-28-31.png" alt="Netlist generation" width="75%">
</p>


<p align="center">
  <img src="https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/2308bbea4a3d7b51fa37e70d7267ba2fbf03e443/Screenshot%20from%202025-10-07%2023-28-48.png" alt="GLS iverilog run" width="75%">
</p>


<p align="center">
  <img src="https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/2308bbea4a3d7b51fa37e70d7267ba2fbf03e443/Screenshot%20from%202025-10-07%2023-29-26.png" alt="Post-synth simulation output" width="70%">
</p>


<p align="center">
  <img src="https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/2308bbea4a3d7b51fa37e70d7267ba2fbf03e443/Screenshot%20from%202025-10-07%2023-29-37.png" alt="GLS verification complete" width="70%">
</p>

### 4ï¸âƒ£ Map D Flip-Flops to Standard Cells

```bash
dfflibmap -liberty /home/manohar-g/VLSI/VSDBabySoC/src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/d19c73a011980fa99840aeda6236368bf577bee7/Screenshot%20from%202025-10-07%2023-32-03.png)
### 5ï¸âƒ£ Perform Optimization and Technology Mapping
```bash

$opt
```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/2d770bf0f4969b860d5d56e1c2777f2a65da34a9/Screenshot%20from%202025-10-07%2023-32-25.png)
```bash
abc -liberty /home/manohar-g/VLSI/VSDBabySoC/src/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -script +strash;scorr;ifraig;retime;{D};strash;dch,-f;map,-M,1,{D}

```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/2d770bf0f4969b860d5d56e1c2777f2a65da34a9/Screenshot%20from%202025-10-07%2023-34-07.png)
### 6ï¸âƒ£ Perform Final Clean-Up and Renaming

```bash

flatten
```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/c53ac320b067cf9feda530fa758ecba2144563a7/Screenshot%20from%202025-10-07%2023-34-48.png)

```bash
setundef -zero
```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/c53ac320b067cf9feda530fa758ecba2144563a7/Screenshot%20from%202025-10-07%2023-35-15.png)
```bash
 clean -purge
```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/1df693beaf0f37367cb27a36cbf1a022b82c2001/Screenshot%20from%202025-10-07%2023-35-40.png)

```bash
 rename -enumerate

```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/c53ac320b067cf9feda530fa758ecba2144563a7/Screenshot%20from%202025-10-07%2023-36-34.png)
### 7ï¸âƒ£ Check Statistics

```bash
stat


```

![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/7c3a334eaa734eb84950d499d893a205dd40387e/Screenshot%20from%202025-10-07%2023-37-20.png)
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/7c3a334eaa734eb84950d499d893a205dd40387e/Screenshot%20from%202025-10-07%2023-37-48.png)
### 8ï¸âƒ£ Write the Synthesized Netlist
```bash
write_verilog -noattr output/synth/vsdbabysoc.synth.v
```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/7c3a334eaa734eb84950d499d893a205dd40387e/Screenshot%20from%202025-10-07%2023-45-33.png)



# ğŸ§© Post-Synthesis Simulation and Waveforms

This section provides a step-by-step guide to perform **post-synthesis simulation** and **view waveforms** for the **VSDBabySoC** project.

---

## âš™ï¸ Step 1: Compile the Testbench

Use the following `iverilog` command to compile the post-synthesis testbench:

```bash
iverilog -o  /home/manohar-g/VLSI/VSDBabySoC/output/post_synth_sim/post_synth_sim.out DPOST_SYNTH_SIM -DFUNCTIONAL -DUNIT_DELAY=#1 -I /home/manohar-g/VLSI/VSDBabySoC/src/include -I /home/manohar-g/VLSI/VSDBabySoC/src/module home/manohar-g/VLSI/VSDBabySoC/src/module/testbench.v

```

### ğŸ“˜ Explanation:

* **`iverilog`** â€“ Compiles the Verilog files.
* **`-o`** â€“ Specifies the output executable file.
* **`-DPOST_SYNTH_SIM`** â€“ Defines a macro for post-synthesis simulation.
* **`-DFUNCTIONAL`** â€“ Enables functional simulation mode.
* **`-DUNIT_DELAY=#1`** â€“ Adds a unit delay for gate-level simulation.
* **`-I`** â€“ Includes the necessary source directories.
* **`testbench.v`** â€“ The top-level testbench file for simulation.

---
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/c24ce908348f2d59b1e1bd43c3403c2307f9a1b5/Screenshot%20from%202025-10-07%2023-55-33.png)
##  Step 2: Navigate to the Output Directory

Change the directory to where the post-synthesis simulation output is stored:

```bash
cd output/post_synth_sim/
```


## â–¶ï¸ Step 3: Run the Simulation

Execute the compiled simulation file:

```bash
./post_synth_sim.out
```

![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/c24ce908348f2d59b1e1bd43c3403c2307f9a1b5/Screenshot%20from%202025-10-07%2023-55-45.png)


## ğŸ“Š Step 4: View Waveforms Using GTKWave

Open the generated waveform file with GTKWave to visualize signal activity:

```bash
gtkwave post_synth_sim.vcd
```
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/c24ce908348f2d59b1e1bd43c3403c2307f9a1b5/Screenshot%20from%202025-10-07%2023-56-29.png)
![image alt](https://github.com/manohargumma/Post-Synthesis-GLS-STA-Fundamentals/blob/c24ce908348f2d59b1e1bd43c3403c2307f9a1b5/Screenshot%20from%202025-10-08%2000-04-01.png)



## ğŸ§¾ Results Summary

| Stage          | Simulator | Output             | Result        |
| -------------- | --------- | ------------------ | ------------- |
| RTL Simulation | iverilog  | pre_synth_sim.vcd  | âœ… Correct     |
| GLS Simulation | iverilog  | post_synth_sim.vcd | âœ… Matches RTL |
| Synthesis      | yosys     | top_netlist.v      | âœ… Completed   |



---

# ğŸ§® Static Timing Analysis (STA) â€“ Week 3 Task

## ğŸ¯ Objective
To understand and perform **Static Timing Analysis (STA)** on a synthesized netlist using **OpenSTA**, focusing on:
- Setup and Hold checks  
- Slack calculation  
- Clock definitions  
- Path-Based Analysis (PBA)

---

## ğŸ“˜ What is STA?

**Static Timing Analysis (STA)** is used to verify the timing of a digital circuit **without simulation**.  
It analyzes all possible signal paths to ensure data is launched and captured correctly between sequential elements.

STA ensures:
- Correct data transfer between registers  
- No setup or hold time violations  
- The design meets its clock frequency target  

---

## âš™ï¸ Setup and Hold Checks

### â±ï¸ Setup Check
Ensures data arrives **before** the capturing clock edge.

**Condition**
Data Arrival Time â‰¤ Data Required Time

markdown
Copy code

If data arrives late â†’ **Setup Violation** âŒ  
If data arrives early â†’ **Setup Met** âœ…  

**Setup Slack**
Slack = Required Time â€“ Arrival Time

yaml
Copy code

**Example**
| Parameter | Value |
|------------|--------|
| Clock Period | 10 ns |
| Data Arrival | 8.6 ns |
| Required Time | 10.0 ns |
| Slack | +1.4 ns (PASS âœ…) |

---

### âš¡ Hold Check
Ensures data remains stable **after** the active clock edge.

**Condition**
Data Arrival Time â‰¥ Data Required Time

mathematica
Copy code

If data changes too soon â†’ **Hold Violation** âŒ  
If data stays stable â†’ **Hold Met** âœ…  

**Hold Slack**
Slack = Arrival Time â€“ Required Time

yaml
Copy code

---

## ğŸ“ˆ Slack â€“ The Timing Margin

| Type | Formula | Meaning |
|------|----------|----------|
| **Setup Slack** | `RT - AT` | Margin before data becomes late |
| **Hold Slack** | `AT - RT` | Margin before data changes too early |

**Positive Slack:** Timing met âœ…  
**Negative Slack:** Timing violated âŒ  

Slack indicates how much margin exists between data arrival and required time.

---

## ğŸ•’ Clock Definitions in STA

The **clock** provides the reference for sequential timing checks.  
STA tools use clock definitions to determine when signals are launched and captured.

**Clock Definition (SDC Example)**
```tcl
create_clock -name core_clk -period 10 [get_ports clk]
set_clock_uncertainty 0.05 [get_clocks core_clk]
Key Clock Terms
Term	Description
Clock Period	Time between two consecutive edges
Clock Skew	Difference in arrival time of clock edges at registers
Clock Jitter	Variation of clock edge from its ideal position
Clock Uncertainty	Margin covering skew + jitter
Ideal Clock	Clock with zero delay and skew (pre-CTS assumption)

ğŸ” Register-to-Register (Reg2Reg) Path
scss
Copy code
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
CLK â†’ â”‚  FF1 (Q)   â”‚-----> â”‚  FF2 (D)   â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â†‘
         Combinational Logic
FF1 (Launch): Sends data on a clock edge

FF2 (Capture): Receives data on the next clock edge

Setup Check: Data must arrive before capture edge

Hold Check: Data must remain stable after launch edge

ğŸ“Š Path-Based vs Graph-Based Analysis
ğŸ§  Graph-Based Analysis (GBA)
Evaluates all paths simultaneously

Fast but pessimistic (adds unnecessary margins)

Suitable for quick design iterations

ğŸ¯ Path-Based Analysis (PBA)
Analyzes only critical paths in detail

More accurate and realistic results

Used for final timing signoff

Type	Description	Speed	Accuracy
GBA	All paths, fast, conservative	âœ… High	âš ï¸ Pessimistic
PBA	Critical paths only	âš ï¸ Moderate	âœ… Precise

Example

Method	Reported Slack	Result
GBA	â€“0.08 ns	Violation (Pessimistic)
PBA	â€“0.01 ns	Pass (Accurate)

âš™ï¸ Essential STA Concepts
Concept	Description
Arrival Time (AT)	Time when data reaches endpoint
Required Time (RT)	Latest time by which data must arrive
Slew	Time for signal to transition (10%â€“90%)
Load	Capacitance driven by gate output
Clock-to-Q Delay	Time from clock edge to data output transition
Slack	Timing margin between RT and AT

ğŸ§® Example OpenSTA Flow
tcl
Copy code
sta
read_liberty stdcells.lib
read_verilog synthesized_netlist.v
read_sdc constraints.sdc
update_timing
report_checks -path_delay min_max
report_timing -max_paths 10
exit
ğŸ§¾ Summary
Topic	Description
Setup & Hold Checks	Ensure correct data capture timing
Slack	Defines available timing margin
Clock Definitions	Provide timing reference and uncertainty
Path-Based Analysis	Accurate timing check for critical paths
GBA vs PBA	Speed vs Precision trade-off

ğŸ§  Prepared as part of Week 3 â€“ Post-Synthesis GLS & STA Fundamentals Project

yaml
Copy code

---

âœ… Copy this code into your repoâ€™s `README.md` â€” itâ€™s perfectly formatted, concise, and focuses on **Setup/Hold, Slack, Clock, and PBA** as required.







Youâ€™ve hit the Free plan limit for GPT-5.
You need GPT-5 to continue this chat because it has images. Your limit resets after 8:53â€¯PM.

New chat

Upgrade to Go



